datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity,baseline model_output_cosine_sim,baseline model_output_exact_match,baseline model_output_numeric_match,baseline model_output_token_f1,baseline model_output_levenshtein_sim,baseline model_output_bertscore_f1,baseline model_output_weighted_score,baseline model_output_classification,few shot model_output_cosine_sim,few shot model_output_exact_match,few shot model_output_numeric_match,few shot model_output_token_f1,few shot model_output_levenshtein_sim,few shot model_output_bertscore_f1,few shot model_output_weighted_score,few shot model_output_classification,ft model output_cosine_sim,ft model output_exact_match,ft model output_numeric_match,ft model output_token_f1,ft model output_levenshtein_sim,ft model output_bertscore_f1,ft model output_weighted_score,ft model output_classification,ft few_shot model output_cosine_sim,ft few_shot model output_exact_match,ft few_shot model output_numeric_match,ft few_shot model output_token_f1,ft few_shot model output_levenshtein_sim,ft few_shot model output_bertscore_f1,ft few_shot model output_weighted_score,ft few_shot model output_classification
stm32f100,What is the bit_offset of IDR6 field from IDR register from GPIOD peripheral for STM32F100xx microcontroller?,6,23:22,28,23:22,28,0.11516778,0.11516778,0.62673545,0.62673545,0.11516778,False,False,0.0,0.0,0.8340968489646912,0.13087291643023488,Fail,0.62673545,False,False,0.0,0.0,0.9982702732086182,0.18107731342315675,Fail,0.11516778,False,False,0.0,0.0,0.8340968489646912,0.13087291643023488,Fail,0.62673545,False,False,0.0,0.0,0.9982702732086182,0.18107731342315675,Fail
stm32f100,What is the bit_width of IDR7 field from IDR register from GPIOE peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of CC1IE field from DIER register from TIM17 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of BKPRST field from APB1RSTR register from RCC peripheral for STM32F100xx microcontroller?,27,28,0x10,28,0x10,0.8999041,0.8999041,0.23011678,0.23011678,0.8999041,False,False,0.0,0.5,0.9998496770858765,0.2199726551771164,Fail,0.23011678,False,False,0.0,0.0,0.8626182675361633,0.14089857935905456,Fail,0.8999041,False,False,0.0,0.5,0.9998496770858765,0.2199726551771164,Fail,0.23011678,False,False,0.0,0.0,0.8626182675361633,0.14089857935905456,Fail
stm32f100,What is the size of DR31 register from BKP peripheral for STM32F100xx microcontroller?,32,0x1000,0x10,0x1000,0x10,0.21143654,0.21143654,0.29422534,0.29422534,0.21143654,False,False,0.0,0.0,0.8391509056091309,0.13644446283578873,Fail,0.29422534,False,False,0.0,0.0,0.8633670210838318,0.1442163199186325,Fail,0.21143654,False,False,0.0,0.0,0.8391509056091309,0.13644446283578873,Fail,0.29422534,False,False,0.0,0.0,0.8633670210838318,0.1442163199186325,Fail
stm32f100,What is the bit_width of RXDMAEN field from CR2 register from SPI2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the size of OAR2 register from I2C2 peripheral for STM32F100xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f100,What is the description of HSITRIM field from CR register from RCC peripheral for STM32F100xx microcontroller?,"Internal High Speed clock
              trimming",0x1800 - 0x4002 1BFF HSITRIM[4:0]: Internal high-speed clock trimming,HSITRIM[4:0]: Internal high-speed clock trimming,0x1800 - 0x4002 1BFF HSITRIM[4:0]: Internal high-speed clock trimming,HSITRIM[4:0]: Internal high-speed clock trimming,0.7254936,0.7254936,0.81607556,0.81607556,0.7254936,True,True,0.42857142857142855,0.24637681159420288,0.760940670967102,0.7984489074343234,Pass,0.81607556,True,True,0.6,0.35416666666666663,0.7719409465789795,0.8443032534917196,Pass,0.7254936,True,True,0.42857142857142855,0.24637681159420288,0.760940670967102,0.7984489074343234,Pass,0.81607556,True,True,0.6,0.35416666666666663,0.7719409465789795,0.8443032534917196,Pass
stm32f100,What is the bit_offset of DIV_Mantissa field from BRR register from UART4 peripheral for STM32F100xx microcontroller?,4,0x18,0x19,0x18,0x19,0.39217204,0.39217204,0.34809384,0.34809384,0.39217204,False,False,0.0,0.0,0.8601897358894348,0.1486370623111725,Fail,0.34809384,False,False,0.0,0.0,0.8676199913024902,0.14754769057035444,Fail,0.39217204,False,False,0.0,0.0,0.8601897358894348,0.1486370623111725,Fail,0.34809384,False,False,0.0,0.0,0.8676199913024902,0.14754769057035444,Fail
stm32f100,What is the bit_width of CEN field from CR1 register from TIM17 peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of PINRSTF field from CSR register from RCC peripheral for STM32F100xx microcontroller?,PIN reset flag,Pin reset flag,PIN reset flag,Pin reset flag,PIN reset flag,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,0.8571428571428572,0.9984809160232544,0.9926292862210955,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass,1.0000001,True,True,1.0,0.8571428571428572,0.9984809160232544,0.9926292862210955,Pass,1.0000001,True,True,1.0,1.0,1.0000001192092896,1.0000000238418578,Pass
stm32f100,What is the description of CKD field from CR1 register from TIM4 peripheral for STM32F100xx microcontroller?,Clock division,Clock division,Clock division,Clock division,Clock division,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,0.9999997615814209,0.999999961256981,Pass,0.99999994,True,True,1.0,1.0,0.9999997615814209,0.999999961256981,Pass,0.99999994,True,True,1.0,1.0,0.9999997615814209,0.999999961256981,Pass,0.99999994,True,True,1.0,1.0,0.9999997615814209,0.999999961256981,Pass
stm32f100,What is the bit_width of SCEN field from CR3 register from USART2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of DHR12R1 register from DAC peripheral for STM32F100xx microcontroller?,"DAC channel1 12-bit right-aligned data
          holding register(DAC_DHR12R1)",DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1),DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1),DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1),DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1),1.0,1.0,1.0,1.0,1.0,True,True,0.7999999999999999,0.858974358974359,0.918013334274292,0.9406507180898618,Pass,1.0,True,True,0.7999999999999999,0.858974358974359,0.918013334274292,0.9406507180898618,Pass,1.0,True,True,0.7999999999999999,0.858974358974359,0.918013334274292,0.9406507180898618,Pass,1.0,True,True,0.7999999999999999,0.858974358974359,0.918013334274292,0.9406507180898618,Pass
stm32f100,What is the description of BS1 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,Set bit 1,1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Bidirectional Data Output 1 Set Bit 0x00000001 BS2 Bit 0x00000002 BS3 Bit 0x00000004 BS4 Bit 0x00000008 BS5 Bit 0x00000010 BS6 Bit 0x00000020 BS7 Bit 0x00000040 BS8 Bit 0x00000080 BS9 Bit 0x00000100 BS10 Bit 0x00000200 BS11 Bit 0x00000400 BS12 Bit 0x00000800 BS13 Bit 0x00001000 BS14 Bit 0x00002000 BS15 Bit 0x00004000 BS16 Bit 0x00008000 BS17 Bit 0x00010000 BS18 Bit 0x00020000 BS19 Bit 0x00040000 BS20 Bit 0x00080000 BS21 Bit 0x00100000 BS22 Bit 0x00200000 BS23 Bit 0x00400000 BS24 Bit 0x00800000 BS25 Bit 0x01000000 BS26 Bit 0x02000000 BS27 Bit 0x04000000 BS28 Bit 0x08000000 BS29 Bit 0x10000000 BS30 Bit 0x20000000 BS31 Bit 0x40000000 BS32 Bit 0x80000000 BS33 Bit 0x10000000 BS34 Bit 0x20000000 BS35 Bit 0x40000000 BS36 Bit 0x80000000 BS37 Bit 0x10000000 BS38 Bit 0x20000000 BS39 Bit 0x40000000 BS40 Bit 0x80000000 BS41 Bit 0x10000000 BS42 Bit 0x20000000 BS43 Bit 0x40000000 BS44 Bit 0x80000000 BS45 Bit 0x10000000 BS46 Bit 0x20000000 BS47 Bit 0x40000000 BS48 Bit 0x80000000 BS4,1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Bidirectional Data Output 1 Set Bit 0x00000001 BS2 Bit 0x00000002 BS3 Bit 0x00000004 BS4 Bit 0x00000008 BS5 Bit 0x00000010 BS6 Bit 0x00000020 BS7 Bit 0x00000040 BS8 Bit 0x00000080 BS9 Bit 0x00000100 BS10 Bit 0x00000200 BS11 Bit 0x00000400 BS12 Bit 0x00000800 BS13 Bit 0x00001000 BS14 Bit 0x00002000 BS15 Bit 0x00004000 BS16 Bit 0x00008000 BS17 Bit 0x00010000 BS18 Bit 0x00020000 BS19 Bit 0x00040000 BS20 Bit 0x00080000 BS21 Bit 0x00100000 BS22 Bit 0x00200000 BS23 Bit 0x00400000 BS24 Bit 0x00800000 BS25 Bit 0x01000000 BS26 Bit 0x02000000 BS27 Bit 0x04000000 BS28 Bit 0x08000000 BS29 Bit 0x10000000 BS30 Bit 0x20000000 BS31 Bit 0x40000000 BS32 Bit 0x80000000 BS33 Bit 0x10000000 BS34 Bit 0x20000000 BS35 Bit 0x40000000 BS36 Bit 0x80000000 BS37 Bit 0x10000000 BS38 Bit 0x20000000 BS39 Bit 0x40000000 BS40 Bit 0x80000000 BS41 Bit 0x10000000 BS42 Bit 0x20000000 BS43 Bit 0x40000000 BS44 Bit 0x80000000 BS45 Bit 0x10000000 BS46 Bit 0x20000000 BS47 Bit 0x40000000 BS48 Bit 0x80000000 BS4,0.2099652,0.2099652,0.37153468,0.37153468,0.2099652,False,True,0.005167958656330749,0.0026075619295958807,0.6789822578430176,0.3635095684658037,Fail,0.37153468,False,True,0.03947368421052631,0.008146639511201648,0.7367352843284607,0.38738909523492077,Fail,0.2099652,False,True,0.005167958656330749,0.0026075619295958807,0.6789822578430176,0.3635095684658037,Fail,0.37153468,False,True,0.03947368421052631,0.008146639511201648,0.7367352843284607,0.38738909523492077,Fail
stm32f100,What is the bit_width of IDLE field from SR register from USART3 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of AFIO peripheral for STM32F100xx microcontroller?,Alternate function I/O,AFIO,Alternate function I/O and debug configuration (AFIO),AFIO,Alternate function I/O and debug configuration (AFIO),0.12531877,0.12531877,0.5974467,0.5974467,0.12531877,False,True,0.0,0.13636363636363635,0.828525185585022,0.3873628979379481,Fail,0.5974467,True,True,0.6,0.41509433962264153,0.9239065051078796,0.8592130267507625,Pass,0.12531877,False,True,0.0,0.13636363636363635,0.828525185585022,0.3873628979379481,Fail,0.5974467,True,True,0.6,0.41509433962264153,0.9239065051078796,0.8592130267507625,Pass
stm32f100,What is the bit_offset of JDATA field from JDR4 register from ADC1 peripheral for STM32F100xx microcontroller?,0,15,0,15,0,0.36881483,0.36881483,1.0000001,1.0000001,0.36881483,False,False,0.0,0.0,0.9782198071479797,0.16517371237277984,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.36881483,False,False,0.0,0.0,0.9782198071479797,0.16517371237277984,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f100,What is the description of ODR13 field from ODR register from GPIOF peripheral for STM32F100xx microcontroller?,Port output data,Output data register (ODR) (x=A..G) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"Output Data Register 13 of GPIOF Ports, Address 0x4000b80c, Byte 13/32, Bit 0/32, 1/8, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0",Output data register (ODR) (x=A..G) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"Output Data Register 13 of GPIOF Ports, Address 0x4000b80c, Byte 13/32, Bit 0/32, 1/8, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0/32, 0",0.35813865,0.35813865,0.5914606,0.5914606,0.35813865,False,True,0.005249343832020997,0.003240440699935232,0.6408471465110779,0.36524589531085,Fail,0.5914606,False,True,0.028985507246376812,0.00990099009900991,0.7061285376548767,0.39178446088216623,Fail,0.35813865,False,True,0.005249343832020997,0.003240440699935232,0.6408471465110779,0.36524589531085,Fail,0.5914606,False,True,0.028985507246376812,0.00990099009900991,0.7061285376548767,0.39178446088216623,Fail
stm32f100,What is the description of IDLEIE field from CR1 register from UART5 peripheral for STM32F100xx microcontroller?,IDLEIE,Interrupt Enable on Idle Detect Event,Idle Interrupt Enable,Interrupt Enable on Idle Detect Event,Idle Interrupt Enable,0.4065953,0.4065953,0.49688232,0.49688232,0.4065953,False,True,0.0,0.10810810810810811,0.7934530973434448,0.3947531344922813,Fail,0.49688232,False,True,0.0,0.1428571428571429,0.8153429627418518,0.4042884175266538,Fail,0.4065953,False,True,0.0,0.10810810810810811,0.7934530973434448,0.3947531344922813,Fail,0.49688232,False,True,0.0,0.1428571428571429,0.8153429627418518,0.4042884175266538,Fail
stm32f100,What is the bit_width of UART4EN field from APB1ENR register from RCC peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of BR7 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,Reset bit 7,Port x Reset bit y (y= 0 .. 15),"Port B Reset bit 7 (BTLPEN7, BRLPEN7, BRDY7, BREQ7, BERR7, BIF7, BFOV7, BFULL7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7,",Port x Reset bit y (y= 0 .. 15),"Port B Reset bit 7 (BTLPEN7, BRLPEN7, BRDY7, BREQ7, BERR7, BIF7, BFOV7, BFULL7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7, TXPEN7, RXPEN7, TXE7, RXD7, TC7, TXF7, RXL7, TC7,",0.48961857,0.48961857,0.5587565,0.5587565,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.5587565,True,True,0.0375,0.011235955056179803,0.7164095044136047,0.6934610469488616,Partial,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.5587565,True,True,0.0375,0.011235955056179803,0.7164095044136047,0.6934610469488616,Partial
stm32f100,What is the bit_width of CC1OF field from SR register from TIM15 peripheral for STM32F100xx microcontroller?,1,100/709,1,100/709,1,0.28559834,0.28559834,1.0,1.0,0.28559834,True,False,0.0,0.1428571428571429,0.808173418045044,0.4426487867321287,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.28559834,True,False,0.0,0.1428571428571429,0.808173418045044,0.4426487867321287,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of DACRST field from APB1RSTR register from RCC peripheral for STM32F100xx microcontroller?,DAC interface reset,DAC reset.,DAC reset.,DAC reset.,DAC reset.,0.8293011,0.8293011,0.8293011,0.8293011,0.8293011,False,True,0.4,0.42105263157894735,0.9405271410942078,0.5335967586856138,Partial,0.8293011,False,True,0.4,0.42105263157894735,0.9405271410942078,0.5335967586856138,Partial,0.8293011,False,True,0.4,0.42105263157894735,0.9405271410942078,0.5335967586856138,Partial,0.8293011,False,True,0.4,0.42105263157894735,0.9405271410942078,0.5335967586856138,Partial
stm32f100,What is the description of PCE field from CR1 register from UART4 peripheral for STM32F100xx microcontroller?,Parity control enable,10-bit mode enable,PCE Polarity Control Enable,10-bit mode enable,PCE Polarity Control Enable,0.4039398,0.4039398,0.4348398,0.4348398,0.4039398,False,True,0.3333333333333333,0.47619047619047616,0.863740861415863,0.49023431035734355,Fail,0.4348398,False,True,0.5714285714285715,0.7037037037037037,0.8942744135856628,0.5553540507637005,Partial,0.4039398,False,True,0.3333333333333333,0.47619047619047616,0.863740861415863,0.49023431035734355,Fail,0.4348398,False,True,0.5714285714285715,0.7037037037037037,0.8942744135856628,0.5553540507637005,Partial
stm32f100,List all the fields of TXD register from CEC peripheral for STM32F100xx microcontroller.,TXD,"TXD, TXDE, TXDRQ, TXDREQ, TXDACK, TXDEN, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, T","DATA, TXSTART, TXEND, TXB, TXU, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB","TXD, TXDE, TXDRQ, TXDREQ, TXDACK, TXDEN, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, TXDENS, T","DATA, TXSTART, TXEND, TXB, TXU, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB, TXSOM, TXEOM, TXERR, TXARBLOST, TXARB",0.34413654,0.34413654,0.35157764,0.35157764,0.34413654,True,True,0.0,0.0029239766081871066,0.7184246182441711,0.6751167183731035,Partial,0.35157764,False,True,0.0,0.0024999999999999467,0.6852455139160156,0.370490709066391,Fail,0.34413654,True,True,0.0,0.0029239766081871066,0.7184246182441711,0.6751167183731035,Partial,0.35157764,False,True,0.0,0.0024999999999999467,0.6852455139160156,0.370490709066391,Fail
stm32f100,What is the description of IDR7 field from IDR register from GPIOF peripheral for STM32F100xx microcontroller?,Port input data,Input data register (IDR) (x=A..G) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Input Data Register 7 (IDR7),Input data register (IDR) (x=A..G) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Input Data Register 7 (IDR7),0.369937,0.369937,0.4669297,0.4669297,0.369937,False,True,0.005249343832020997,0.0025940337224383825,0.6405400037765503,0.3657574211519509,Fail,0.4669297,False,True,0.5,0.1428571428571429,0.8458978533744812,0.5073740203465734,Partial,0.369937,False,True,0.005249343832020997,0.0025940337224383825,0.6405400037765503,0.3657574211519509,Fail,0.4669297,False,True,0.5,0.1428571428571429,0.8458978533744812,0.5073740203465734,Partial
stm32f100,What is the size of LCKR register from GPIOE peripheral for STM32F100xx microcontroller?,32,0x4,0x4,0x4,0x4,0.3920408,0.3920408,0.3920408,0.3920408,0.3920408,False,False,0.0,0.0,0.8387961387634277,0.14542146027088165,Fail,0.3920408,False,False,0.0,0.0,0.838796079158783,0.14542145133018491,Fail,0.3920408,False,False,0.0,0.0,0.8387961387634277,0.14542146027088165,Fail,0.3920408,False,False,0.0,0.0,0.838796079158783,0.14542145133018491,Fail
stm32f100,What is the description of LCK4 field from LCKR register from GPIOF peripheral for STM32F100xx microcontroller?,Port A Lock bit 4,0x0 LCK4 Lock bit 0x0 Unlocked 0x1 Locked,0x0 Lock 4 Enable 0x0 Lock 3 Enable 0x0 Lock 2 Enable 0x0 Lock 1 Enable 0x0 Lock 0 Enable 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x,0x0 LCK4 Lock bit 0x0 Unlocked 0x1 Locked,0x0 Lock 4 Enable 0x0 Lock 3 Enable 0x0 Lock 2 Enable 0x0 Lock 1 Enable 0x0 Lock 0 Enable 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x0 Lock 0 Data Output Value 0x,0.5860623,0.5860623,0.24323398,0.24323398,0.5860623,False,False,0.3076923076923077,0.24390243902439024,0.8453865647315979,0.22984468380572873,Fail,0.24323398,False,True,0.008733624454148471,0.005045871559632986,0.7161156535148621,0.37157806543345673,Fail,0.5860623,False,False,0.3076923076923077,0.24390243902439024,0.8453865647315979,0.22984468380572873,Fail,0.24323398,False,True,0.008733624454148471,0.005045871559632986,0.7161156535148621,0.37157806543345673,Fail
stm32f100,What is the bit_offset of TIM4EN field from APB1ENR register from RCC peripheral for STM32F100xx microcontroller?,2,0x20,20,0x20,20,0.3935923,0.3935923,0.541844,0.541844,0.3935923,True,False,0.0,0.25,0.8541667461395264,0.46030462682247164,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.3935923,True,False,0.0,0.25,0.8541667461395264,0.46030462682247164,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32f100,What is the bit_offset of CC4S field from CCMR2_Input register from TIM4 peripheral for STM32F100xx microcontroller?,8,12,12,12,12,0.75970125,0.75970125,0.75970125,0.75970125,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail
stm32f100,What is the size of CNT register from TIM1 peripheral for STM32F100xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f100,List all the fields of CCR3 register from TIM2 peripheral for STM32F100xx microcontroller.,CCR3,"CC3P, CC3P_N, CC3NP, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_","CC3P, CC3P_N, CC3NP, CC3NP_N, CC3E, CC3E_N, CC3NE, CC3NE_N, CC3P_P, CC3P_N_P, CC3NP_P, CC3NP_N_P, CC3E_P, CC3E_N_P, CC3NE_P, CC3NE_N_P, CC3P_N_N, CC3P_N_N_N, CC3NP_N_N, CC3NP_N_N_N, CC3E_N_N, CC3E_N_N_N, CC3NE_N_N, CC3NE_N_N_N, CC3P_N_N_N_N, CC3P_N_N_N_N_N, CC3NP_N_N_N_N_N, CC3NP_N_N_N_N_N_N, CC3E_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N_N_N, CC3NP_","CC3P, CC3P_N, CC3NP, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_P, CC3P_N, CC3NP_P, CC3NP_N, CC3P_","CC3P, CC3P_N, CC3NP, CC3NP_N, CC3E, CC3E_N, CC3NE, CC3NE_N, CC3P_P, CC3P_N_P, CC3NP_P, CC3NP_N_P, CC3E_P, CC3E_N_P, CC3NE_P, CC3NE_N_P, CC3P_N_N, CC3P_N_N_N, CC3NP_N_N, CC3NP_N_N_N, CC3E_N_N, CC3E_N_N_N, CC3NE_N_N, CC3NE_N_N_N, CC3P_N_N_N_N, CC3P_N_N_N_N_N, CC3NP_N_N_N_N_N, CC3NP_N_N_N_N_N_N, CC3E_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N_N_N_N, CC3NP_N_N_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N_N_N, CC3E_N_N_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N_N_N, CC3NE_N_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N_N_N, CC3P_N_N_N_N_N_N_N_N_N_N_N_N_N, CC3NP_",0.43861884,0.43861884,0.41838938,0.41838938,0.43861884,False,True,0.0,0.0027548209366391463,0.7050848603248596,0.3778314120349149,Fail,0.41838938,False,True,0.0,0.003355704697986628,0.7136602997779846,0.37813629920050607,Fail,0.43861884,False,True,0.0,0.0027548209366391463,0.7050848603248596,0.3778314120349149,Fail,0.41838938,False,True,0.0,0.003355704697986628,0.7136602997779846,0.37813629920050607,Fail
stm32f100,List all the fields of DR5 register from BKP peripheral for STM32F100xx microcontroller.,D5,"0x04 BKPDR5, 0x08 BKPDR6, 0x0c BKPDR7, 0x10 BKPDR8, 0x14 BKPDR9, 0x18 BKPDR10, 0x1c BKPDR11, 0x20 BKPDR12, 0x24 BKPDR13, 0x28 BKPDR14, 0x2c BKPDR15, 0x30 BKPDR16, 0x34 BKPDR17, 0x38 BKPDR18, 0x3c BKPDR19, 0x40 BKPDR20, 0x44 BKPDR21, 0x48 BKPDR22, 0x4c BKPDR23, 0x50 BKPDR24, 0x54 BKPDR25, 0x58 BKPDR26, 0x5c BKPDR27, 0x60 BKPDR28, 0x64 BKPDR29, 0x68 BKPDR30, 0x6c BKPDR31, 0x70 BKPDR32, 0x74 BKPDR33, 0x78 BKPDR34, 0x7c BKPDR35, 0x80 BKPDR36, 0x84 BKPDR37, 0x88 BKPDR38, 0x8c BKPDR39, 0x90 BKPDR40, 0x94 BKPDR41, 0x98 BKPDR42, 0x9c BKPDR43, 0xa0 BKPDR44, 0xa4 BKPDR45, 0xa8 BKPDR46, 0xac BKPDR47, 0xb0 BKPDR48, 0xb4 BKPDR49, 0xb8 BKPDR50, 0xbc BKPDR51, 0xc0 BKPDR52, 0xc4 BKPDR53, 0xc8 BKPDR54, 0xcc BKPDR55, 0xd0 BKPDR56, 0xd4 BKPDR57, 0xd8 BKPDR58, 0xdc BKPDR59, 0xe0 BKPDR60, 0xe4 BKPDR61, 0xe8 BKPDR62, 0xec BKPDR63, 0xf0 BKPDR64, 0xf4 BKPDR65, 0xf8 BKPDR66, 0xfc BKPDR67, 0x100 BKPDR68, 0x104 BKPDR69, 0x108 BKP","0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,","0x04 BKPDR5, 0x08 BKPDR6, 0x0c BKPDR7, 0x10 BKPDR8, 0x14 BKPDR9, 0x18 BKPDR10, 0x1c BKPDR11, 0x20 BKPDR12, 0x24 BKPDR13, 0x28 BKPDR14, 0x2c BKPDR15, 0x30 BKPDR16, 0x34 BKPDR17, 0x38 BKPDR18, 0x3c BKPDR19, 0x40 BKPDR20, 0x44 BKPDR21, 0x48 BKPDR22, 0x4c BKPDR23, 0x50 BKPDR24, 0x54 BKPDR25, 0x58 BKPDR26, 0x5c BKPDR27, 0x60 BKPDR28, 0x64 BKPDR29, 0x68 BKPDR30, 0x6c BKPDR31, 0x70 BKPDR32, 0x74 BKPDR33, 0x78 BKPDR34, 0x7c BKPDR35, 0x80 BKPDR36, 0x84 BKPDR37, 0x88 BKPDR38, 0x8c BKPDR39, 0x90 BKPDR40, 0x94 BKPDR41, 0x98 BKPDR42, 0x9c BKPDR43, 0xa0 BKPDR44, 0xa4 BKPDR45, 0xa8 BKPDR46, 0xac BKPDR47, 0xb0 BKPDR48, 0xb4 BKPDR49, 0xb8 BKPDR50, 0xbc BKPDR51, 0xc0 BKPDR52, 0xc4 BKPDR53, 0xc8 BKPDR54, 0xcc BKPDR55, 0xd0 BKPDR56, 0xd4 BKPDR57, 0xd8 BKPDR58, 0xdc BKPDR59, 0xe0 BKPDR60, 0xe4 BKPDR61, 0xe8 BKPDR62, 0xec BKPDR63, 0xf0 BKPDR64, 0xf4 BKPDR65, 0xf8 BKPDR66, 0xfc BKPDR67, 0x100 BKPDR68, 0x104 BKPDR69, 0x108 BKP","0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,",0.18134794,0.18134794,0.1066509,0.1066509,0.18134794,False,True,0.0,0.0021834061135370675,0.6880102157592773,0.36237809948916,Fail,0.1066509,False,True,0.0,0.0013037809647978849,0.699323296546936,0.3602962283488008,Fail,0.18134794,False,True,0.0,0.0021834061135370675,0.6880102157592773,0.36237809948916,Fail,0.1066509,False,True,0.0,0.0013037809647978849,0.699323296546936,0.3602962283488008,Fail
stm32f100,What is the bit_offset of CNF2 field from CRL register from GPIOC peripheral for STM32F100xx microcontroller?,10,24,20,24,20,0.5860137,0.5860137,0.67962354,0.67962354,0.5860137,False,False,0.0,0.0,0.9993184208869934,0.17919844686985015,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail,0.5860137,False,False,0.0,0.0,0.9993184208869934,0.17919844686985015,Fail,0.67962354,False,False,0.0,0.5,0.9993488192558289,0.20888350009918213,Fail
stm32f100,What is the size of IPR14 register from NVIC peripheral for STM32F100xx microcontroller?,32,0x2000 0000,32,0x2000 0000,32,0.27829367,0.27829367,0.9999999,0.9999999,0.27829367,False,False,0.0,0.09090909090909094,0.7918081879615784,0.13723136620088056,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.27829367,False,False,0.0,0.09090909090909094,0.7918081879615784,0.13723136620088056,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the bit_width of CNT field from CNT register from TIM5 peripheral for STM32F100xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f100,What is the bit_width of LCK12 field from LCKR register from GPIOE peripheral for STM32F100xx microcontroller?,1,16,12,16,12,0.4854614,0.4854614,0.58160675,0.58160675,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial
stm32f100,List all the fields of SR2 register from I2C1 peripheral for STM32F100xx microcontroller.,"PEC, DUALF, SMBHOST, SMBDEFAULT, GENCALL, TRA, BUSY, MSL","BERR, ADDR, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RX","TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS,","BERR, ADDR, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RXDATAVS, TXBL, TXERR, TXIDLE, RXDATAV, TXDATAV, TXC, TXDV, RX","TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS, TXIS, RXIS,",0.32861012,0.32861012,0.3161008,0.3161008,0.32861012,False,True,0.0,0.034710743801652844,0.7270077466964722,0.37721720530474484,Fail,0.3161008,False,True,0.0,0.019982623805386623,0.71734219789505,0.3744055011744193,Fail,0.32861012,False,True,0.0,0.034710743801652844,0.7270077466964722,0.37721720530474484,Fail,0.3161008,False,True,0.0,0.019982623805386623,0.71734219789505,0.3744055011744193,Fail
stm32f100,What is the bit_width of BR8 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f100,What is the bit_width of TR4 field from FTSR register from EXTI peripheral for STM32F100xx microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f100,What is the description of HDSEL field from CR3 register from USART1 peripheral for STM32F100xx microcontroller?,Half-duplex selection,Single-wire half-duplex communication,Interface address,Single-wire half-duplex communication,Interface address,0.70689124,0.70689124,0.046352245,0.046352245,0.70689124,False,True,0.4,0.43243243243243246,0.9110952019691467,0.5236304638514647,Partial,0.046352245,False,True,0.0,0.09523809523809523,0.8413756489753723,0.3832858643538895,Fail,0.70689124,False,True,0.4,0.43243243243243246,0.9110952019691467,0.5236304638514647,Partial,0.046352245,False,True,0.0,0.09523809523809523,0.8413756489753723,0.3832858643538895,Fail
stm32f100,What is the bit_offset of CTCIF1 field from IFCR register from DMA1 peripheral for STM32F100xx microcontroller?,1,15,28,15,28,0.48225844,0.48225844,0.47213537,0.47213537,0.48225844,True,False,0.0,0.5,0.9993879795074463,0.49902111887931827,Fail,0.47213537,False,False,0.0,0.0,0.9986168742179871,0.17339929938316345,Fail,0.48225844,True,False,0.0,0.5,0.9993879795074463,0.49902111887931827,Fail,0.47213537,False,False,0.0,0.0,0.9986168742179871,0.17339929938316345,Fail
stm32f100,What is the bit_width of MODE0 field from CRL register from GPIOE peripheral for STM32F100xx microcontroller?,2,20,2,20,2,0.541844,0.541844,1.0000002,1.0000002,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the bit_width of MEM2MEM field from CCR7 register from DMA2 peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of CC1IE field from DIER register from TIM14 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the size of CR1 register from UART4 peripheral for STM32F100xx microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the bit_width of MODE12 field from CRH register from GPIOF peripheral for STM32F100xx microcontroller?,2,10,2,10,2,0.6143246,0.6143246,1.0000002,1.0000002,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the description of BIE field from DIER register from TIM16 peripheral for STM32F100xx microcontroller?,Break interrupt enable,BIT 7 BIE: Break interrupt enable,Break interrupt enable,BIT 7 BIE: Break interrupt enable,Break interrupt enable,0.8122115,0.8122115,1.0,1.0,0.8122115,True,True,0.6666666666666666,0.6666666666666667,0.914169430732727,0.8944026569525401,Pass,1.0,True,True,1.0,1.0,0.9999998211860657,0.9999999731779099,Pass,0.8122115,True,True,0.6666666666666666,0.6666666666666667,0.914169430732727,0.8944026569525401,Pass,1.0,True,True,1.0,1.0,0.9999998211860657,0.9999999731779099,Pass
stm32f100,What is the bit_offset of BTEM field from CFGR register from CEC peripheral for STM32F100xx microcontroller?,2,20,20,20,20,0.541844,0.541844,0.541844,0.541844,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32f100,What is the address_offset of DR register from ADC1 peripheral for STM32F100xx microcontroller?,0x4c,0x30,0x30,0x30,0x30,0.7108412,0.7108412,0.7108412,0.7108412,0.7108412,False,False,0.0,0.5,0.8555261492729187,0.18887098133563993,Fail,0.7108412,False,False,0.0,0.5,0.8555261492729187,0.18887098133563993,Fail,0.7108412,False,False,0.0,0.5,0.8555261492729187,0.18887098133563993,Fail,0.7108412,False,False,0.0,0.5,0.8555261492729187,0.18887098133563993,Fail
stm32f100,What is the description of EN1 field from CR register from DAC peripheral for STM32F100xx microcontroller?,DAC channel1 enable,DAC1 enable.,DAC1 enable,DAC1 enable.,DAC1 enable,0.83206785,0.83206785,0.8673029,0.8673029,0.83206785,False,True,0.0,0.5263157894736843,0.9294512867927551,0.4573368748551921,Fail,0.8673029,False,True,0.4,0.5789473684210527,0.9290817975997925,0.5416747827906357,Partial,0.83206785,False,True,0.0,0.5263157894736843,0.9294512867927551,0.4573368748551921,Fail,0.8673029,False,True,0.4,0.5789473684210527,0.9290817975997925,0.5416747827906357,Partial
stm32f100,What is the description of PSC field from PSC register from TIM3 peripheral for STM32F100xx microcontroller?,Prescaler value,PSC[1:0],PSC[1:0],PSC[1:0],PSC[1:0],0.1889205,0.1889205,0.1889205,0.1889205,0.1889205,False,True,0.0,0.06666666666666665,0.7855232954025269,0.3806078525384267,Fail,0.1889205,False,True,0.0,0.06666666666666665,0.7855232954025269,0.3806078525384267,Fail,0.1889205,False,True,0.0,0.06666666666666665,0.7855232954025269,0.3806078525384267,Fail,0.1889205,False,True,0.0,0.06666666666666665,0.7855232954025269,0.3806078525384267,Fail
stm32f100,What is the address_offset of CMAR5 register from DMA1 peripheral for STM32F100xx microcontroller?,0x64,0x08c,0x08c,0x08c,0x08c,0.7085741,0.7085741,0.7085741,0.7085741,0.7085741,False,False,0.0,0.4,0.8358843326568604,0.1808113557100296,Fail,0.7085741,False,False,0.0,0.4,0.8358843326568604,0.1808113557100296,Fail,0.7085741,False,False,0.0,0.4,0.8358843326568604,0.1808113557100296,Fail,0.7085741,False,False,0.0,0.4,0.8358843326568604,0.1808113557100296,Fail
stm32f100,What is the description of IDR0 field from IDR register from GPIOG peripheral for STM32F100xx microcontroller?,Port input data,GPIO Data Register (IDR0),GPIO Data Register 0 (IDR0),GPIO Data Register (IDR0),GPIO Data Register 0 (IDR0),0.3101837,0.3101837,0.2570836,0.2570836,0.3101837,False,True,0.28571428571428575,0.19999999999999996,0.8532127141952515,0.46063394946711406,Fail,0.2570836,False,True,0.25,0.18518518518518523,0.8447673916816711,0.44882854775146197,Fail,0.3101837,False,True,0.28571428571428575,0.19999999999999996,0.8532127141952515,0.46063394946711406,Fail,0.2570836,False,True,0.25,0.18518518518518523,0.8447673916816711,0.44882854775146197,Fail
stm32f100,What is the bit_offset of CNF4 field from CRL register from GPIOD peripheral for STM32F100xx microcontroller?,18,24,20,24,20,0.7388076,0.7388076,0.72139347,0.72139347,0.7388076,False,False,0.0,0.0,0.9991201162338257,0.18680839836597443,Fail,0.72139347,False,False,0.0,0.0,0.9991730451583862,0.18594563007354736,Fail,0.7388076,False,False,0.0,0.0,0.9991201162338257,0.18680839836597443,Fail,0.72139347,False,False,0.0,0.0,0.9991730451583862,0.18594563007354736,Fail
stm32f100,What is the bit_offset of LSION field from CSR register from RCC peripheral for STM32F100xx microcontroller?,0,24,24,24,24,0.43377078,0.43377078,0.43377078,0.43377078,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail
stm32f100,What is the bit_width of CLKDIV field from BTR3 register from FSMC peripheral for STM32F100xx microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f100,What is the bit_width of ITEVTEN field from CR2 register from I2C2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of TS field from SMCR register from TIM2 peripheral for STM32F100xx microcontroller?,4,0x00000002,0,0x00000002,0,0.30642456,0.30642456,0.5480499,0.5480499,0.30642456,False,False,0.0,0.0,0.8090746998786926,0.13668243288993834,Fail,0.5480499,False,False,0.0,0.0,0.979574978351593,0.17433874309062958,Fail,0.30642456,False,False,0.0,0.0,0.8090746998786926,0.13668243288993834,Fail,0.5480499,False,False,0.0,0.0,0.979574978351593,0.17433874309062958,Fail
stm32f100,What is the description of RXCRCR register from SPI1 peripheral for STM32F100xx microcontroller?,RX CRC register,Rx CRC register.,Rx CRC register,Rx CRC register.,Rx CRC register,0.9639609,0.9639609,1.0000002,1.0000002,0.9639609,True,True,0.6666666666666666,0.875,0.9907472729682922,0.9238934685786565,Pass,1.0000002,True,True,1.0,0.9333333333333333,0.9987481832504272,0.9964789060751597,Pass,0.9639609,True,True,0.6666666666666666,0.875,0.9907472729682922,0.9238934685786565,Pass,1.0000002,True,True,1.0,0.9333333333333333,0.9987481832504272,0.9964789060751597,Pass
stm32f100,What is the size of PRLL register from RTC peripheral for STM32F100xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f100,What is the bit_offset of CCO field from RTCCR register from BKP peripheral for STM32F100xx microcontroller?,7,12,12,12,12,0.7221885,0.7221885,0.7221885,0.7221885,0.7221885,False,False,0.0,0.0,0.9998060464859009,0.18608033061027526,Fail,0.7221885,False,False,0.0,0.0,0.9998056888580322,0.18608027696609497,Fail,0.7221885,False,False,0.0,0.0,0.9998060464859009,0.18608033061027526,Fail,0.7221885,False,False,0.0,0.0,0.9998056888580322,0.18608027696609497,Fail
stm32f100,What is the bit_width of CPOL field from CR2 register from USART2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of CGIF3 field from IFCR register from DMA2 peripheral for STM32F100xx microcontroller?,"Channel 3 Global interrupt
              clear",Channel General Interrupt Flag.,Channel General Interrupt Flag 3,Channel General Interrupt Flag.,Channel General Interrupt Flag 3,0.61602074,0.61602074,0.6750511,0.6750511,0.61602074,False,False,0.4444444444444445,0.4565217391304348,0.7781563997268677,0.2592394727583669,Fail,0.6750511,False,True,0.6,0.4565217391304348,0.7754563093185425,0.5428970880093782,Partial,0.61602074,False,False,0.4444444444444445,0.4565217391304348,0.7781563997268677,0.2592394727583669,Fail,0.6750511,False,True,0.6,0.4565217391304348,0.7754563093185425,0.5428970880093782,Partial
stm32f100,What is the description of CC3E field from CCER register from TIM2 peripheral for STM32F100xx microcontroller?,"Capture/Compare 3 output
              enable",CC3 output enable,CC3 output enable,CC3 output enable,CC3 output enable,0.47015807,0.47015807,0.47015807,0.47015807,0.47015807,False,False,0.5714285714285715,0.37777777777777777,0.7875718474388123,0.27481828380671763,Fail,0.47015807,False,False,0.5714285714285715,0.37777777777777777,0.7875718474388123,0.27481828380671763,Fail,0.47015807,False,False,0.5714285714285715,0.37777777777777777,0.7875718474388123,0.27481828380671763,Fail,0.47015807,False,False,0.5714285714285715,0.37777777777777777,0.7875718474388123,0.27481828380671763,Fail
stm32f100,What is the description of EOCIE field from CR1 register from ADC1 peripheral for STM32F100xx microcontroller?,Interrupt enable for EOC,End of Conversion Interrupt Enable,End of Conversion Interrupt Enable,End of Conversion Interrupt Enable,End of Conversion Interrupt Enable,0.52455723,0.52455723,0.52455723,0.52455723,0.52455723,False,True,0.4444444444444445,0.20588235294117652,0.8710842728614807,0.5060735091080073,Partial,0.52455723,False,True,0.4444444444444445,0.20588235294117652,0.8710842728614807,0.5060735091080073,Partial,0.52455723,False,True,0.4444444444444445,0.20588235294117652,0.8710842728614807,0.5060735091080073,Partial,0.52455723,False,True,0.4444444444444445,0.20588235294117652,0.8710842728614807,0.5060735091080073,Partial
stm32f100,What is the description of CEN field from CR1 register from TIM14 peripheral for STM32F100xx microcontroller?,Counter enable,Counter enable,Counter enable,Counter enable,Counter enable,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the bit_offset of RSF field from CRL register from RTC peripheral for STM32F100xx microcontroller?,3,15,15,15,15,0.6004617,0.6004617,0.6004617,0.6004617,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail
stm32f100,What is the bit_width of RL field from RLR register from IWDG peripheral for STM32F100xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f100,What is the bit_width of MR14 field from IMR register from EXTI peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of OA field from OAR register from CEC peripheral for STM32F100xx microcontroller?,Own address,OA: Own Address.,Interface address,OA: Own Address.,Interface address,0.7351841,0.7351841,0.46517587,0.46517587,0.7351841,True,True,0.4,0.625,0.8841934204101562,0.8306382167339326,Pass,0.46517587,False,True,0.5,0.47058823529411764,0.9976987242698669,0.5464430137592203,Partial,0.7351841,True,True,0.4,0.625,0.8841934204101562,0.8306382167339326,Pass,0.46517587,False,True,0.5,0.47058823529411764,0.9976987242698669,0.5464430137592203,Partial
stm32f100,What is the bit_offset of OSSR field from BDTR register from TIM15 peripheral for STM32F100xx microcontroller?,11,0x00000002,0,0x00000002,0,0.26781055,0.26781055,0.43881,0.43881,0.26781055,False,False,0.0,0.0,0.808785617351532,0.13470837026834487,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail,0.26781055,False,False,0.0,0.0,0.808785617351532,0.13470837026834487,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail
stm32f100,What is the bit_width of URS field from CR1 register from TIM14 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of HSERDY field from CR register from RCC peripheral for STM32F100xx microcontroller?,17,19,17,19,17,0.82561404,0.82561404,1.0000001,1.0000001,0.82561404,False,False,0.0,0.5,0.9997177124023438,0.2162383586168289,Fail,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,0.82561404,False,False,0.0,0.5,0.9997177124023438,0.2162383586168289,Fail,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass
stm32f100,What is the bit_offset of CCR1 field from CCR1 register from TIM13 peripheral for STM32F100xx microcontroller?,0,CC1P,0x04,CC1P,0x04,0.30082327,0.30082327,0.66232336,0.66232336,0.30082327,False,False,0.0,0.0,0.8468358516693115,0.14206654131412505,Fail,0.66232336,True,False,0.0,0.25,0.8296993374824524,0.470071068406105,Fail,0.30082327,False,False,0.0,0.0,0.8468358516693115,0.14206654131412505,Fail,0.66232336,True,False,0.0,0.25,0.8296993374824524,0.470071068406105,Fail
stm32f100,What is the bit_width of ODR4 field from ODR register from GPIOB peripheral for STM32F100xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f100,What is the description of BS13 field from BSRR register from GPIOF peripheral for STM32F100xx microcontroller?,Set bit 13,Set bit 13.,BS13 Output Data Status,Set bit 13.,BS13 Output Data Status,0.9798118,0.9798118,0.2927814,0.2927814,0.9798118,True,True,0.6666666666666666,0.9090909090909091,0.975107729434967,0.924044627583388,Pass,0.2927814,False,False,0.0,0.21739130434782605,0.8588957786560059,0.15434300264586573,Fail,0.9798118,True,True,0.6666666666666666,0.9090909090909091,0.975107729434967,0.924044627583388,Pass,0.2927814,False,False,0.0,0.21739130434782605,0.8588957786560059,0.15434300264586573,Fail
stm32f100,What is the bit_offset of CNF15 field from CRH register from GPIOD peripheral for STM32F100xx microcontroller?,30,15,15,15,15,0.7203963,0.7203963,0.7203963,0.7203963,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail
stm32f100,What is the description of ITBUFEN field from CR2 register from I2C2 peripheral for STM32F100xx microcontroller?,Buffer interrupt enable,I2C_CR2_ITBUFEN field description.,Enable ITBUF interrupt generation,I2C_CR2_ITBUFEN field description.,Enable ITBUF interrupt generation,0.12592807,0.12592807,0.65129733,0.65129733,0.12592807,False,True,0.0,0.11764705882352944,0.8227617144584656,0.38559301381602007,Fail,0.65129733,False,True,0.5714285714285715,0.4545454545454546,0.8948062658309937,0.5537987934304522,Partial,0.12592807,False,True,0.0,0.11764705882352944,0.8227617144584656,0.38559301381602007,Fail,0.65129733,False,True,0.5714285714285715,0.4545454545454546,0.8948062658309937,0.5537987934304522,Partial
stm32f100,What is the bit_offset of BS7 field from BSRR register from GPIOD peripheral for STM32F100xx microcontroller?,7,7,28,7,28,1.0000001,1.0000001,0.6345928,0.6345928,1.0000001,True,True,1.0,1.0,0.9999998807907104,0.9999999880790711,Pass,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail,1.0000001,True,True,1.0,1.0,0.9999998807907104,0.9999999880790711,Pass,0.6345928,False,False,0.0,0.0,0.9991750121116638,0.18160589039325714,Fail
stm32f100,What is the bit_width of MODE0 field from CRL register from GPIOD peripheral for STM32F100xx microcontroller?,2,20,2,20,2,0.541844,0.541844,1.0000002,1.0000002,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the bit_width of CCR1 field from CCR1 register from TIM3 peripheral for STM32F100xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f100,What is the bit_offset of BS9 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,9,29,11,29,11,0.49449724,0.49449724,0.7557725,0.7557725,0.49449724,True,False,0.0,0.5,0.9997103810310364,0.49968141913414,Fail,0.7557725,False,False,0.0,0.0,0.9998913407325745,0.18777232468128202,Fail,0.49449724,True,False,0.0,0.5,0.9997103810310364,0.49968141913414,Fail,0.7557725,False,False,0.0,0.0,0.9998913407325745,0.18777232468128202,Fail
stm32f100,What is the bit_width of TCIF3 field from ISR register from DMA1 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of DBA field from DCR register from TIM1 peripheral for STM32F100xx microcontroller?,5,16,1,16,1,0.5548755,0.5548755,0.6379259,0.6379259,0.5548755,False,False,0.0,0.0,0.9997912049293518,0.17771245539188385,Fail,0.6379259,False,False,0.0,0.0,0.9994248747825623,0.18181002736091612,Fail,0.5548755,False,False,0.0,0.0,0.9997912049293518,0.17771245539188385,Fail,0.6379259,False,False,0.0,0.0,0.9994248747825623,0.18181002736091612,Fail
stm32f100,What is the description of D15 field from DR15 register from BKP peripheral for STM32F100xx microcontroller?,Backup data,DATA[15] bitfield from DR15 register from BKP peripheral for STM32F100xx microcontroller.,DATA15 bitfield from DR15 register from BKP peripheral for STM32F100xx microcontroller.,DATA[15] bitfield from DR15 register from BKP peripheral for STM32F100xx microcontroller.,DATA15 bitfield from DR15 register from BKP peripheral for STM32F100xx microcontroller.,0.18741383,0.18741383,0.17571092,0.17571092,0.18741383,False,True,0.0,0.0449438202247191,0.8074643611907959,0.3827375365190961,Fail,0.17571092,False,True,0.0,0.04597701149425293,0.8005613684654236,0.38116860167048444,Fail,0.18741383,False,True,0.0,0.0449438202247191,0.8074643611907959,0.3827375365190961,Fail,0.17571092,False,True,0.0,0.04597701149425293,0.8005613684654236,0.38116860167048444,Fail
stm32f100,What is the description of TCIE field from CR1 register from UART4 peripheral for STM32F100xx microcontroller?,"Transmission complete interrupt
              enable",Transmission Complete Interrupt Enable.,Transmission complete interrupt enable,Transmission Complete Interrupt Enable.,Transmission complete interrupt enable,0.96771336,0.96771336,0.99999994,0.99999994,0.96771336,True,True,0.75,0.6538461538461539,0.7982805967330933,0.9008200650031751,Pass,0.99999994,True,True,1.0,0.7307692307692308,0.7766905426979065,0.9530420399629153,Pass,0.96771336,True,True,0.75,0.6538461538461539,0.7982805967330933,0.9008200650031751,Pass,0.99999994,True,True,1.0,0.7307692307692308,0.7766905426979065,0.9530420399629153,Pass
stm32f100,What is the bit_offset of BR5 field from BRR register from GPIOG peripheral for STM32F100xx microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999997019767761,0.999999961256981,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999997019767761,0.999999961256981,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass
stm32f100,What is the bit_width of OC3M field from CCMR2_Output register from TIM1 peripheral for STM32F100xx microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32f100,What is the bit_offset of PSIZE field from CCR6 register from DMA2 peripheral for STM32F100xx microcontroller?,8,28,20,28,20,0.6536318,0.6536318,0.6506514,0.6506514,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail
stm32f100,What is the description of LSIRDYF field from CIR register from RCC peripheral for STM32F100xx microcontroller?,LSI Ready Interrupt flag,LSI ready interrupt flag,LSI ready interrupt flag,LSI ready interrupt flag,LSI ready interrupt flag,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.9166666666666666,0.9374550580978394,0.9864515920480093,Pass,1.0,True,True,1.0,0.9166666666666666,0.9374550580978394,0.9864515920480093,Pass,1.0,True,True,1.0,0.9166666666666666,0.9374550580978394,0.9864515920480093,Pass,1.0,True,True,1.0,0.9166666666666666,0.9374550580978394,0.9864515920480093,Pass
stm32f100,What is the bit_offset of nRST_STOP field from OBR register from FLASH peripheral for STM32F100xx microcontroller?,3,0x104,16,0x104,16,0.35547513,0.35547513,0.54234654,0.54234654,0.35547513,False,False,0.0,0.0,0.8373791575431824,0.1433806300163269,Fail,0.54234654,False,False,0.0,0.0,0.9995866417884827,0.17705532312393188,Fail,0.35547513,False,False,0.0,0.0,0.8373791575431824,0.1433806300163269,Fail,0.54234654,False,False,0.0,0.0,0.9995866417884827,0.17705532312393188,Fail
stm32f100,What is the bit_width of SQ14 field from SQR1 register from ADC1 peripheral for STM32F100xx microcontroller?,5,12,12,12,12,0.6980264,0.6980264,0.6980264,0.6980264,0.6980264,False,False,0.0,0.0,0.999801516532898,0.18487154841423034,Fail,0.6980264,False,False,0.0,0.0,0.999801516532898,0.18487154841423034,Fail,0.6980264,False,False,0.0,0.0,0.999801516532898,0.18487154841423034,Fail,0.6980264,False,False,0.0,0.0,0.999801516532898,0.18487154841423034,Fail
stm32f100,What is the bit_offset of BR2 field from BRR register from GPIOG peripheral for STM32F100xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the bit_offset of TDE field from DIER register from TIM5 peripheral for STM32F100xx microcontroller?,14,12,20,12,20,0.81254363,0.81254363,0.68577504,0.68577504,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail,0.68577504,False,False,0.0,0.0,0.9994472861289978,0.18420584499835968,Fail,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail,0.68577504,False,False,0.0,0.0,0.9994472861289978,0.18420584499835968,Fail
stm32f100,What is the address_offset of IPR10 register from NVIC peripheral for STM32F100xx microcontroller?,0x428,0x3c0000a0,0xfe400120,0x3c0000a0,0xfe400120,0.56474984,0.56474984,0.55315137,0.55315137,0.56474984,False,False,0.0,0.19999999999999996,0.8496471047401428,0.165684557557106,Fail,0.55315137,False,False,0.0,0.4,0.8821704387664795,0.17998313426971435,Fail,0.56474984,False,False,0.0,0.19999999999999996,0.8496471047401428,0.165684557557106,Fail,0.55315137,False,False,0.0,0.4,0.8821704387664795,0.17998313426971435,Fail
stm32f100,What is the bit_offset of OIS2 field from CR2 register from TIM15 peripheral for STM32F100xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of CPOL field from CR1 register from SPI1 peripheral for STM32F100xx microcontroller?,Clock polarity,Clock polarity,Clock polarity,Clock polarity,Clock polarity,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass
stm32f100,What is the bit_width of OC3PE field from CCMR2_Output register from TIM1 peripheral for STM32F100xx microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f100,What is the bit_offset of RXDMAEN field from CR2 register from SPI2 peripheral for STM32F100xx microcontroller?,0,5,1,5,1,0.46309713,0.46309713,0.6215927,0.6215927,0.46309713,False,False,0.0,0.0,0.9774910807609558,0.1697785183787346,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail,0.46309713,False,False,0.0,0.0,0.9774910807609558,0.1697785183787346,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail
stm32f100,What is the description of IDR9 field from IDR register from GPIOG peripheral for STM32F100xx microcontroller?,Port input data,General-purpose I/O port 9 input data register.,GPIO Port Input Data Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx),General-purpose I/O port 9 input data register.,GPIO Port Input Data Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx) / Port Input Data Direction Register (IDRx),0.68118554,0.68118554,0.45861238,0.45861238,0.68118554,False,True,0.6,0.2978723404255319,0.8615463972091675,0.5481848537795087,Partial,0.45861238,True,True,0.013333333333333332,0.004985754985754931,0.7326405048370361,0.6857426492621077,Partial,0.68118554,False,True,0.6,0.2978723404255319,0.8615463972091675,0.5481848537795087,Partial,0.45861238,True,True,0.013333333333333332,0.004985754985754931,0.7326405048370361,0.6857426492621077,Partial
stm32f100,What is the bit_offset of BS10 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of MODE3 field from CRL register from GPIOD peripheral for STM32F100xx microcontroller?,12,18,12,18,12,0.6573684,0.6573684,1.0000001,1.0000001,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f100,What is the bit_width of SECIE field from CRH register from RTC peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of HTIE field from CCR6 register from DMA1 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of HTIF5 field from ISR register from DMA2 peripheral for STM32F100xx microcontroller?,"Channel 5 Half Transfer Complete
              flag",Halt Interrupt Flag 5,Halt Interrupt Flag 5,Halt Interrupt Flag 5,Halt Interrupt Flag 5,0.39694583,0.39694583,0.39694583,0.39694583,0.39694583,False,True,0.4,0.21568627450980393,0.7657071948051453,0.47548768465425456,Fail,0.39694583,False,True,0.4,0.21568627450980393,0.7657071948051453,0.47548768465425456,Fail,0.39694583,False,True,0.4,0.21568627450980393,0.7657071948051453,0.47548768465425456,Fail,0.39694583,False,True,0.4,0.21568627450980393,0.7657071948051453,0.47548768465425456,Fail
stm32f100,What is the bit_offset of ODR6 field from ODR register from GPIOB peripheral for STM32F100xx microcontroller?,6,15,28,15,28,0.60066557,0.60066557,0.62673545,0.62673545,0.60066557,False,False,0.0,0.0,0.9991106986999512,0.17989988327026368,Fail,0.62673545,False,False,0.0,0.0,0.9982702732086182,0.18107731342315675,Fail,0.60066557,False,False,0.0,0.0,0.9991106986999512,0.17989988327026368,Fail,0.62673545,False,False,0.0,0.0,0.9982702732086182,0.18107731342315675,Fail
stm32f100,What is the size of DR3 register from BKP peripheral for STM32F100xx microcontroller?,32,0x2000 003C,0x2000 003C,0x2000 003C,0x2000 003C,0.31183112,0.31183112,0.31183112,0.31183112,0.31183112,False,False,0.0,0.09090909090909094,0.8211637139320374,0.14331156746907667,Fail,0.31183112,False,False,0.0,0.09090909090909094,0.8211637139320374,0.14331156746907667,Fail,0.31183112,False,False,0.0,0.09090909090909094,0.8211637139320374,0.14331156746907667,Fail,0.31183112,False,False,0.0,0.09090909090909094,0.8211637139320374,0.14331156746907667,Fail
stm32f100,What is the bit_width of DR field from DR register from CRC peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of BR1 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,Reset bit 1,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,BR1,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,BR1,0.14709924,0.14709924,0.2936747,0.2936747,0.14709924,False,False,0.0,0.0,0.6896481513977051,0.11080218479037285,Fail,0.2936747,False,False,0.0,0.09090909090909094,0.8895376324653625,0.15265983478589493,Fail,0.14709924,False,False,0.0,0.0,0.6896481513977051,0.11080218479037285,Fail,0.2936747,False,False,0.0,0.09090909090909094,0.8895376324653625,0.15265983478589493,Fail
stm32f100,What is the bit_offset of BR9 field from BSRR register from GPIOG peripheral for STM32F100xx microcontroller?,25,15,9,15,9,0.73797274,0.73797274,0.4904343,0.4904343,0.73797274,False,False,0.0,0.5,0.9995296001434326,0.21182807683944702,Fail,0.4904343,False,False,0.0,0.0,0.9996914267539978,0.17447542846202851,Fail,0.73797274,False,False,0.0,0.5,0.9995296001434326,0.21182807683944702,Fail,0.4904343,False,False,0.0,0.0,0.9996914267539978,0.17447542846202851,Fail
stm32f100,List all the fields of CR1 register from UART4 peripheral for STM32F100xx microcontroller.,"SBK, RWU, RE, TE, IDLEIE, RXNEIE, TCIE, TXEIE, PEIE, PS, PCE, WAKE, M, UE","RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, WUPE, WUPE, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL,","LOCK, TXDIS, RXDIS, RXINV, TXINV, RXEN, TXEN, TCEN, TE, RE, RIE, TIE, UA, UAS, RES, RESSYNC, CKEN, CKENH, CKENL, SWRST, SWRSTSET, SWRSTCLR, SWRSTTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF,","RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, WUPE, WUPE, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXDIS, TXDIS, RXEN, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL, RXINV, RXEN, TXINV, TXEN, LBCL, CPOL, CLKEN, CPOLCPOL,","LOCK, TXDIS, RXDIS, RXINV, TXINV, RXEN, TXEN, TCEN, TE, RE, RIE, TIE, UA, UAS, RES, RESSYNC, CKEN, CKENH, CKENL, SWRST, SWRSTSET, SWRSTCLR, SWRSTTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF, RESFSET, RESFCLR, RESFTOG, RESF,",0.40208077,0.40208077,0.4886502,0.4886502,0.40208077,False,True,0.0,0.05250783699059558,0.7618667483329773,0.3870094428148389,Fail,0.4886502,False,True,0.024096385542168676,0.04376548307184147,0.7669069170951843,0.39647609896386143,Fail,0.40208077,False,True,0.0,0.05250783699059558,0.7618667483329773,0.3870094428148389,Fail,0.4886502,False,True,0.024096385542168676,0.04376548307184147,0.7669069170951843,0.39647609896386143,Fail
stm32f100,What is the bit_offset of URS field from CR1 register from TIM6 peripheral for STM32F100xx microcontroller?,2,10,0,10,0,0.6143246,0.6143246,0.529222,0.529222,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail
stm32f100,What is the bit_width of DUALF field from SR2 register from I2C2 peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the address_offset of CCR2 register from DMA1 peripheral for STM32F100xx microcontroller?,0x1c,0x40,0x38,0x40,0x38,0.65273905,0.65273905,0.68509614,0.68509614,0.65273905,False,False,0.0,0.5,0.87067049741745,0.188237527012825,Fail,0.68509614,False,False,0.0,0.5,0.8895290493965149,0.19268416464328766,Fail,0.65273905,False,False,0.0,0.5,0.87067049741745,0.188237527012825,Fail,0.68509614,False,False,0.0,0.5,0.8895290493965149,0.19268416464328766,Fail
stm32f100,What is the bit_offset of CC4E field from CCER register from TIM5 peripheral for STM32F100xx microcontroller?,12,CC4E,CC4E,CC4E,CC4E,0.19464964,0.19464964,0.19464964,0.19464964,0.19464964,False,False,0.0,0.0,0.8398604989051819,0.13571155667304993,Fail,0.19464964,False,False,0.0,0.0,0.8398604989051819,0.13571155667304993,Fail,0.19464964,False,False,0.0,0.0,0.8398604989051819,0.13571155667304993,Fail,0.19464964,False,False,0.0,0.0,0.8398604989051819,0.13571155667304993,Fail
stm32f100,What is the bit_width of ECE field from SMCR register from TIM3 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of URS field from CR1 register from TIM3 peripheral for STM32F100xx microcontroller?,2,10,0,10,0,0.6143246,0.6143246,0.529222,0.529222,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail
stm32f100,What is the bit_width of URS field from CR1 register from TIM7 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the address_offset of CCR1 register from TIM15 peripheral for STM32F100xx microcontroller?,0x34,0x34,0x34,0x34,0x34,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f100,What is the bit_offset of TR11 field from FTSR register from EXTI peripheral for STM32F100xx microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f100,What is the description of LCK13 field from LCKR register from GPIOB peripheral for STM32F100xx microcontroller?,Port A Lock bit 13,130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130,LCK13 Port A Lock Key 13,130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130 130,LCK13 Port A Lock Key 13,0.10276225,0.10276225,0.765882,0.765882,0.10276225,False,False,0.0,0.007822685788787531,0.6739544868469238,0.10662241992109603,Fail,0.765882,False,True,0.7272727272727272,0.625,0.8370174765586853,0.5905512676997619,Partial,0.10276225,False,False,0.0,0.007822685788787531,0.6739544868469238,0.10662241992109603,Fail,0.765882,False,True,0.7272727272727272,0.625,0.8370174765586853,0.5905512676997619,Partial
stm32f100,What is the bit_width of CPHA field from CR1 register from SPI3 peripheral for STM32F100xx microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f100,What is the bit_width of RBTFE field from ESR register from CEC peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of LCKR register from GPIOD peripheral for STM32F100xx microcontroller?,"Port configuration lock
          register",GPIO configuration lock register (GPIOD_LCKR),Port configuration lock register (GPIOx_LCKR) (x=A..G),GPIO configuration lock register (GPIOD_LCKR),Port configuration lock register (GPIOx_LCKR) (x=A..G),0.6277473,0.6277473,0.78032976,0.78032976,0.6277473,False,True,0.6666666666666665,0.4444444444444444,0.7842816710472107,0.5545851710769865,Partial,0.78032976,True,True,0.8,0.4629629629629629,0.7845005393028259,0.8898397172380378,Pass,0.6277473,False,True,0.6666666666666665,0.4444444444444444,0.7842816710472107,0.5545851710769865,Partial,0.78032976,True,True,0.8,0.4629629629629629,0.7845005393028259,0.8898397172380378,Pass
stm32f100,What is the bit_width of EN field from CCR6 register from DMA1 peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of CNF1 field from CRL register from GPIOE peripheral for STM32F100xx microcontroller?,"Port n.1 configuration
              bits",0: CC1 channel configured as output/input,0: CC1 configuration,0: CC1 channel configured as output/input,0: CC1 configuration,0.34721154,0.34721154,0.38978037,0.38978037,0.34721154,False,False,0.0,0.19512195121951215,0.7679225206375122,0.14230505264386897,Fail,0.38978037,False,False,0.28571428571428575,0.3902439024390244,0.7867403030395508,0.2141551163398015,Fail,0.34721154,False,False,0.0,0.19512195121951215,0.7679225206375122,0.14230505264386897,Fail,0.38978037,False,False,0.28571428571428575,0.3902439024390244,0.7867403030395508,0.2141551163398015,Fail
stm32f100,What is the bit_offset of ARR field from ARR register from TIM17 peripheral for STM32F100xx microcontroller?,0,0x0000,0x00,0x0000,0x00,0.626982,0.626982,0.7006788,0.7006788,0.626982,True,False,0.0,0.16666666666666663,0.8293282389640808,0.464081667860349,Fail,0.7006788,True,False,0.0,0.25,0.8357253670692444,0.47289274632930756,Fail,0.626982,True,False,0.0,0.16666666666666663,0.8293282389640808,0.464081667860349,Fail,0.7006788,True,False,0.0,0.25,0.8357253670692444,0.47289274632930756,Fail
stm32f100,What is the bit_width of BR4 field from BRR register from GPIOB peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of IPR_N3 field from IPR0 register from NVIC peripheral for STM32F100xx microcontroller?,IPR_N3,131/709,Interrupt Priority Register 3 (IPR3),131/709,Interrupt Priority Register 3 (IPR3),0.21721058,0.21721058,0.522559,0.522559,0.21721058,False,True,0.0,0.0,0.8052316904067993,0.38164528235793116,Fail,0.522559,False,True,0.0,0.11111111111111116,0.8253418207168579,0.405484778020117,Fail,0.21721058,False,True,0.0,0.0,0.8052316904067993,0.38164528235793116,Fail,0.522559,False,True,0.0,0.11111111111111116,0.8253418207168579,0.405484778020117,Fail
stm32f100,What is the bit_width of BS3 field from BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of SMP10 field from SMPR1 register from ADC1 peripheral for STM32F100xx microcontroller?,3,4,2,4,2,0.8587829,0.8587829,0.86652684,0.86652684,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail
stm32f100,What is the bit_offset of IC2F field from CCMR1_Input register from TIM1 peripheral for STM32F100xx microcontroller?,15,12,12,12,12,0.7611946,0.7611946,0.7611946,0.7611946,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail,0.7611946,False,False,0.0,0.5,0.9997951984405518,0.213029009103775,Fail
stm32f100,What is the bit_offset of MODE13 field from CRH register from GPIOB peripheral for STM32F100xx microcontroller?,20,23,22,23,22,0.7008951,0.7008951,0.76032686,0.76032686,0.7008951,False,False,0.0,0.5,0.9993730187416077,0.20995070636272428,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail,0.7008951,False,False,0.0,0.5,0.9993730187416077,0.20995070636272428,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail
stm32f100,What is the description of BS11 field from BSRR register from GPIOF peripheral for STM32F100xx microcontroller?,Set bit 11,Set bit 11.,Port B pull-down bit 1 set/reset by port 11 bit 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62. 63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80. 81. 82. 83. 84. 85. 86. 87. 88. 89. 90. 91. 92. 93. 94. 95. 96. 97. 98. 99. 100. 101. 102. 103. 104. 105. 106. 107. 108. 109. 110. 111. 112. 113. 114. 115. 116. 117. 118. 119. 120. 121. 122. 123. 124. 125. 126. 127. 128. 129. 130. 131. 132. 133. 134. 135. 136. 137. 138. 139. 140. 141. 142. 143. 144. 145. 146. 147. 148. 149. 150. 151. 152. 153. 154. 155. 156. 157. 158. 159. 160. 161. 162. 163. 164. 165. 166. 167. 168. 169. 170. 171. 172. 173. 174. 175. 176. 177. 178,Set bit 11.,Port B pull-down bit 1 set/reset by port 11 bit 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62. 63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80. 81. 82. 83. 84. 85. 86. 87. 88. 89. 90. 91. 92. 93. 94. 95. 96. 97. 98. 99. 100. 101. 102. 103. 104. 105. 106. 107. 108. 109. 110. 111. 112. 113. 114. 115. 116. 117. 118. 119. 120. 121. 122. 123. 124. 125. 126. 127. 128. 129. 130. 131. 132. 133. 134. 135. 136. 137. 138. 139. 140. 141. 142. 143. 144. 145. 146. 147. 148. 149. 150. 151. 152. 153. 154. 155. 156. 157. 158. 159. 160. 161. 162. 163. 164. 165. 166. 167. 168. 169. 170. 171. 172. 173. 174. 175. 176. 177. 178,0.981191,0.981191,0.43372232,0.43372232,0.981191,True,True,0.6666666666666666,0.9090909090909091,0.9804600477218628,0.9249164349201954,Pass,0.43372232,False,True,0.022099447513812154,0.01129234629861986,0.759638786315918,0.3906164406260202,Fail,0.981191,True,True,0.6666666666666666,0.9090909090909091,0.9804600477218628,0.9249164349201954,Pass,0.43372232,False,True,0.022099447513812154,0.01129234629861986,0.759638786315918,0.3906164406260202,Fail
stm32f100,What is the bit_offset of PE field from CR1 register from I2C1 peripheral for STM32F100xx microcontroller?,0,15,0,15,0,0.36881483,0.36881483,1.0000001,1.0000001,0.36881483,False,False,0.0,0.0,0.9782199859619141,0.16517373919486997,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.36881483,False,False,0.0,0.0,0.9782199859619141,0.16517373919486997,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f100,List all the fields of IDR register from GPIOA peripheral for STM32F100xx microcontroller.,"IDR0, IDR1, IDR2, IDR3, IDR4, IDR5, IDR6, IDR7, IDR8, IDR9, IDR10, IDR11, IDR12, IDR13, IDR14, IDR15","IDR0, IDR1, IDR2, IDR3, IDR4, IDR5, IDR6, IDR7, IDR8, IDR9, IDR10, IDR11, IDR12, IDR13, IDR14, IDR15, IDR16, IDR17, IDR18, IDR19, IDR20, IDR21, IDR22, IDR23, IDR24, IDR25, IDR26, IDR27, IDR28, IDR29, IDR30, IDR31, IDR32, IDR33, IDR34, IDR35, IDR36, IDR37, IDR38, IDR39, IDR40, IDR41, IDR42, IDR43, IDR44, IDR45, IDR46, IDR47, IDR48, IDR49, IDR50, IDR51, IDR52, IDR53, IDR54, IDR55, IDR56, IDR57, IDR58, IDR59, IDR60, IDR61, IDR62, IDR63, IDR64, IDR65, IDR66, IDR67, IDR68, IDR69, IDR70, IDR71, IDR72, IDR73, IDR74, IDR75, IDR76, IDR77, IDR78, IDR79, IDR80, IDR81, IDR82, IDR83, IDR84, IDR85, IDR86, IDR87, IDR88, IDR89, IDR90, IDR91, IDR92, IDR93, IDR94, IDR95, IDR96, IDR97, IDR98, IDR99, IDR100, IDR101, IDR102, IDR103, IDR104, IDR105, IDR106, IDR107, IDR108, IDR109, IDR110, IDR111, IDR112, IDR113, IDR114, IDR115, IDR116, IDR117, IDR118, IDR119, IDR120, IDR121, IDR122, IDR123, IDR124, IDR125, IDR126, IDR127, IDR128, IDR129, IDR130, IDR131, IDR132, IDR133, IDR134, IDR135, IDR136, IDR137, IDR138, IDR139, IDR140, IDR141, IDR142, IDR143, IDR144, IDR145, IDR","IDR0, IDR1, IDR2, IDR3, IDR4, IDR5, IDR6, IDR7, IDR8, IDR9, IDR10, IDR11, IDR12, IDR13, IDR14, IDR15, IDR16, IDR17, IDR18, IDR19, IDR20, IDR21, IDR22, IDR23, IDR24, IDR25, IDR26, IDR27, IDR28, IDR29, IDR30, IDR31, IDR32, IDR33, IDR34, IDR35, IDR36, IDR37, IDR38, IDR39, IDR40, IDR41, IDR42, IDR43, IDR44, IDR45, IDR46, IDR47, IDR48, IDR49, IDR50, IDR51, IDR52, IDR53, IDR54, IDR55, IDR56, IDR57, IDR58, IDR59, IDR60, IDR61, IDR62, IDR63, IDR64, IDR65, IDR66, IDR67, IDR68, IDR69, IDR70, IDR71, IDR72, IDR73, IDR74, IDR75, IDR76, IDR77, IDR78, IDR79, IDR80, IDR81, IDR82, IDR83, IDR84, IDR85, IDR86, IDR87, IDR88, IDR89, IDR90, IDR91, IDR92, IDR93, IDR94, IDR95, IDR96, IDR97, IDR98, IDR99, IDR100, IDR101, IDR102, IDR103, IDR104, IDR105, IDR106, IDR107, IDR108, IDR109, IDR110, IDR111, IDR112, IDR113, IDR114, IDR115, IDR116, IDR117, IDR118, IDR119, IDR120, IDR121, IDR122, IDR123, IDR124, IDR125, IDR126, IDR127, IDR128, IDR129, IDR130, IDR131, IDR132, IDR133, IDR134, IDR135, IDR136, IDR137, IDR138, IDR139, IDR140, IDR141, IDR142, IDR143, IDR144, IDR145, IDR","IDR0, IDR1, IDR2, IDR3, IDR4, IDR5, IDR6, IDR7, IDR8, IDR9, IDR10, IDR11, IDR12, IDR13, IDR14, IDR15, IDR16, IDR17, IDR18, IDR19, IDR20, IDR21, IDR22, IDR23, IDR24, IDR25, IDR26, IDR27, IDR28, IDR29, IDR30, IDR31, IDR32, IDR33, IDR34, IDR35, IDR36, IDR37, IDR38, IDR39, IDR40, IDR41, IDR42, IDR43, IDR44, IDR45, IDR46, IDR47, IDR48, IDR49, IDR50, IDR51, IDR52, IDR53, IDR54, IDR55, IDR56, IDR57, IDR58, IDR59, IDR60, IDR61, IDR62, IDR63, IDR64, IDR65, IDR66, IDR67, IDR68, IDR69, IDR70, IDR71, IDR72, IDR73, IDR74, IDR75, IDR76, IDR77, IDR78, IDR79, IDR80, IDR81, IDR82, IDR83, IDR84, IDR85, IDR86, IDR87, IDR88, IDR89, IDR90, IDR91, IDR92, IDR93, IDR94, IDR95, IDR96, IDR97, IDR98, IDR99, IDR100, IDR101, IDR102, IDR103, IDR104, IDR105, IDR106, IDR107, IDR108, IDR109, IDR110, IDR111, IDR112, IDR113, IDR114, IDR115, IDR116, IDR117, IDR118, IDR119, IDR120, IDR121, IDR122, IDR123, IDR124, IDR125, IDR126, IDR127, IDR128, IDR129, IDR130, IDR131, IDR132, IDR133, IDR134, IDR135, IDR136, IDR137, IDR138, IDR139, IDR140, IDR141, IDR142, IDR143, IDR144, IDR145, IDR","IDR0, IDR1, IDR2, IDR3, IDR4, IDR5, IDR6, IDR7, IDR8, IDR9, IDR10, IDR11, IDR12, IDR13, IDR14, IDR15, IDR16, IDR17, IDR18, IDR19, IDR20, IDR21, IDR22, IDR23, IDR24, IDR25, IDR26, IDR27, IDR28, IDR29, IDR30, IDR31, IDR32, IDR33, IDR34, IDR35, IDR36, IDR37, IDR38, IDR39, IDR40, IDR41, IDR42, IDR43, IDR44, IDR45, IDR46, IDR47, IDR48, IDR49, IDR50, IDR51, IDR52, IDR53, IDR54, IDR55, IDR56, IDR57, IDR58, IDR59, IDR60, IDR61, IDR62, IDR63, IDR64, IDR65, IDR66, IDR67, IDR68, IDR69, IDR70, IDR71, IDR72, IDR73, IDR74, IDR75, IDR76, IDR77, IDR78, IDR79, IDR80, IDR81, IDR82, IDR83, IDR84, IDR85, IDR86, IDR87, IDR88, IDR89, IDR90, IDR91, IDR92, IDR93, IDR94, IDR95, IDR96, IDR97, IDR98, IDR99, IDR100, IDR101, IDR102, IDR103, IDR104, IDR105, IDR106, IDR107, IDR108, IDR109, IDR110, IDR111, IDR112, IDR113, IDR114, IDR115, IDR116, IDR117, IDR118, IDR119, IDR120, IDR121, IDR122, IDR123, IDR124, IDR125, IDR126, IDR127, IDR128, IDR129, IDR130, IDR131, IDR132, IDR133, IDR134, IDR135, IDR136, IDR137, IDR138, IDR139, IDR140, IDR141, IDR142, IDR143, IDR144, IDR145, IDR",0.79168224,0.79168224,0.79168224,0.79168224,0.79168224,True,True,0.18404907975460127,0.09425070688030157,0.9049766063690186,0.7668529544176464,Pass,0.79168224,True,True,0.18404907975460127,0.09425070688030157,0.9049766063690186,0.7668529544176464,Pass,0.79168224,True,True,0.18404907975460127,0.09425070688030157,0.9049766063690186,0.7668529544176464,Pass,0.79168224,True,True,0.18404907975460127,0.09425070688030157,0.9049766063690186,0.7668529544176464,Pass
stm32f100,What is the description of BR7 field from BSRR register from GPIOE peripheral for STM32F100xx microcontroller?,Reset bit 7,Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),0.48961857,0.48961857,0.48961857,0.48961857,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail
stm32f100,What is the description of DBG_IWDG_STOP field from CR register from DBG peripheral for STM32F100xx microcontroller?,DBG_IWDG_STOP,Debug stop mode for IWDG.,Debug stop during IWDG stop,Debug stop mode for IWDG.,Debug stop during IWDG stop,0.6966679,0.6966679,0.710297,0.710297,0.6966679,False,True,0.0,0.040000000000000036,0.8753463625907898,0.4181353498697281,Fail,0.710297,False,True,0.0,0.18518518518518523,0.8596543073654175,0.42372225478843406,Fail,0.6966679,False,True,0.0,0.040000000000000036,0.8753463625907898,0.4181353498697281,Fail,0.710297,False,True,0.0,0.18518518518518523,0.8596543073654175,0.42372225478843406,Fail
stm32f100,List all the fields of CR2 register from ADC1 peripheral for STM32F100xx microcontroller.,"TSVREFE, SWSTART, JSWSTART, EXTTRIG, EXTSEL, JEXTTRIG, JEXTSEL, ALIGN, DMA, RSTCAL, CAL, CONT, ADON","DMAEN, CAL, CALI, DTRGSEL, DTRGDISC, DTRGEN, DMACFG, ALIGN, JEXTSEL, EXTSEL, EXTEN, EXTEN_0, EXTEN_1, EXTEN_2, EXTEN_3, EXTEN_4, EXTEN_5, EXTEN_6, EXTEN_7, EXTEN_8, EXTEN_9, EXTEN_10, EXTEN_11, EXTEN_12, EXTEN_13, EXTEN_14, EXTEN_15, EXTEN_16, EXTEN_17, EXTEN_18, EXTEN_19, EXTEN_20, EXTEN_21, EXTEN_22, EXTEN_23, EXTEN_24, EXTEN_25, EXTEN_26, EXTEN_27, EXTEN_28, EXTEN_29, EXTEN_30, EXTEN_31, EXTEN_32, EXTEN_33, EXTEN_34, EXTEN_35, EXTEN_36, EXTEN_37, EXTEN_38, EXTEN_39, EXTEN_40, EXTEN_41, EXTEN_42, EXTEN_43, EXTEN_44, EXTEN_45, EXTEN_46, EXTEN_47, EXTEN_48, EXTEN_49, EXTEN_50, EXTEN_51, EXTEN_52, EXTEN_53, EXTEN_54, EXTEN_55, EXTEN_56, EXTEN_57, EXTEN_58, EXTEN_59, EXTEN_60, EXTEN_61, EXTEN_62, EXTEN_63, EXTEN_64, EXTEN_65, EXTEN_66, EXTEN_67, EXTEN_68, EXTEN_69, EXTEN_70, EXTEN_71, EXTEN_72, EXTEN_73, EXTEN_74, EXTEN_75, EXTEN_76, EXTEN_77, EXTEN_78, EXTEN_79, EXTEN_80, EXTEN_81, EXTEN_82, EXTEN_83, EXTEN_84, EXTEN_85, EXTEN_86, EXTEN_87, EXTEN_88, EXTEN_89, EXTEN_90, EXTEN_91, EXTEN_92, EXTEN_93, EXTEN_94, EXTEN_95, EXTEN_96, EXTEN_97, EXTEN_98, EXTEN_99, EXTEN_100, EXTEN_101, EXTEN_102, EXTEN","BITSWAP, EXTSEL, EXTEN, EXTEN_0, EXTSEL_0, EXTSEL_1, EXTSEL_2, EXTSEL_3, EXTSEL_4, EXTSEL_5, EXTSEL_6, EXTSEL_7, EXTSEL_8, EXTSEL_9, EXTSEL_10, EXTSEL_11, EXTSEL_12, EXTSEL_13, EXTSEL_14, EXTSEL_15, EXTSEL_16, EXTSEL_17, EXTSEL_18, EXTSEL_19, EXTSEL_20, EXTSEL_21, EXTSEL_22, EXTSEL_23, EXTSEL_24, EXTSEL_25, EXTSEL_26, EXTSEL_27, EXTSEL_28, EXTSEL_29, EXTSEL_30, EXTSEL_31, EXTSEL_32, EXTSEL_33, EXTSEL_34, EXTSEL_35, EXTSEL_36, EXTSEL_37, EXTSEL_38, EXTSEL_39, EXTSEL_40, EXTSEL_41, EXTSEL_42, EXTSEL_43, EXTSEL_44, EXTSEL_45, EXTSEL_46, EXTSEL_47, EXTSEL_48, EXTSEL_49, EXTSEL_50, EXTSEL_51, EXTSEL_52, EXTSEL_53, EXTSEL_54, EXTSEL_55, EXTSEL_56, EXTSEL_57, EXTSEL_58, EXTSEL_59, EXTSEL_60, EXTSEL_61, EXTSEL_62, EXTSEL_63, EXTSEL_64, EXTSEL_65, EXTSEL_66, EXTSEL_67, EXTSEL_68, EXTSEL_69, EXTSEL_70, EXTSEL_71, EXTSEL_72, EXTSEL_73, EXTSEL_74, EXTSEL_75, EXTSEL_76, EXTSEL_77, EXTSEL_78, EXTSEL_79, EXTSEL_80, EXTSEL_81, EXTSEL_82, EXTSEL_83, EXTSEL_84, EXTSEL_85, EXTSEL_86, EXTSEL_87, EXTSEL_88, EXTSEL_89, EXTSEL_90, EXTSEL_91, EXTSEL_92, EXTSEL_93, EXTSEL_9","DMAEN, CAL, CALI, DTRGSEL, DTRGDISC, DTRGEN, DMACFG, ALIGN, JEXTSEL, EXTSEL, EXTEN, EXTEN_0, EXTEN_1, EXTEN_2, EXTEN_3, EXTEN_4, EXTEN_5, EXTEN_6, EXTEN_7, EXTEN_8, EXTEN_9, EXTEN_10, EXTEN_11, EXTEN_12, EXTEN_13, EXTEN_14, EXTEN_15, EXTEN_16, EXTEN_17, EXTEN_18, EXTEN_19, EXTEN_20, EXTEN_21, EXTEN_22, EXTEN_23, EXTEN_24, EXTEN_25, EXTEN_26, EXTEN_27, EXTEN_28, EXTEN_29, EXTEN_30, EXTEN_31, EXTEN_32, EXTEN_33, EXTEN_34, EXTEN_35, EXTEN_36, EXTEN_37, EXTEN_38, EXTEN_39, EXTEN_40, EXTEN_41, EXTEN_42, EXTEN_43, EXTEN_44, EXTEN_45, EXTEN_46, EXTEN_47, EXTEN_48, EXTEN_49, EXTEN_50, EXTEN_51, EXTEN_52, EXTEN_53, EXTEN_54, EXTEN_55, EXTEN_56, EXTEN_57, EXTEN_58, EXTEN_59, EXTEN_60, EXTEN_61, EXTEN_62, EXTEN_63, EXTEN_64, EXTEN_65, EXTEN_66, EXTEN_67, EXTEN_68, EXTEN_69, EXTEN_70, EXTEN_71, EXTEN_72, EXTEN_73, EXTEN_74, EXTEN_75, EXTEN_76, EXTEN_77, EXTEN_78, EXTEN_79, EXTEN_80, EXTEN_81, EXTEN_82, EXTEN_83, EXTEN_84, EXTEN_85, EXTEN_86, EXTEN_87, EXTEN_88, EXTEN_89, EXTEN_90, EXTEN_91, EXTEN_92, EXTEN_93, EXTEN_94, EXTEN_95, EXTEN_96, EXTEN_97, EXTEN_98, EXTEN_99, EXTEN_100, EXTEN_101, EXTEN_102, EXTEN","BITSWAP, EXTSEL, EXTEN, EXTEN_0, EXTSEL_0, EXTSEL_1, EXTSEL_2, EXTSEL_3, EXTSEL_4, EXTSEL_5, EXTSEL_6, EXTSEL_7, EXTSEL_8, EXTSEL_9, EXTSEL_10, EXTSEL_11, EXTSEL_12, EXTSEL_13, EXTSEL_14, EXTSEL_15, EXTSEL_16, EXTSEL_17, EXTSEL_18, EXTSEL_19, EXTSEL_20, EXTSEL_21, EXTSEL_22, EXTSEL_23, EXTSEL_24, EXTSEL_25, EXTSEL_26, EXTSEL_27, EXTSEL_28, EXTSEL_29, EXTSEL_30, EXTSEL_31, EXTSEL_32, EXTSEL_33, EXTSEL_34, EXTSEL_35, EXTSEL_36, EXTSEL_37, EXTSEL_38, EXTSEL_39, EXTSEL_40, EXTSEL_41, EXTSEL_42, EXTSEL_43, EXTSEL_44, EXTSEL_45, EXTSEL_46, EXTSEL_47, EXTSEL_48, EXTSEL_49, EXTSEL_50, EXTSEL_51, EXTSEL_52, EXTSEL_53, EXTSEL_54, EXTSEL_55, EXTSEL_56, EXTSEL_57, EXTSEL_58, EXTSEL_59, EXTSEL_60, EXTSEL_61, EXTSEL_62, EXTSEL_63, EXTSEL_64, EXTSEL_65, EXTSEL_66, EXTSEL_67, EXTSEL_68, EXTSEL_69, EXTSEL_70, EXTSEL_71, EXTSEL_72, EXTSEL_73, EXTSEL_74, EXTSEL_75, EXTSEL_76, EXTSEL_77, EXTSEL_78, EXTSEL_79, EXTSEL_80, EXTSEL_81, EXTSEL_82, EXTSEL_83, EXTSEL_84, EXTSEL_85, EXTSEL_86, EXTSEL_87, EXTSEL_88, EXTSEL_89, EXTSEL_90, EXTSEL_91, EXTSEL_92, EXTSEL_93, EXTSEL_9",0.5972769,0.5972769,0.37299782,0.37299782,0.5972769,False,True,0.0625,0.05035971223021585,0.7840046286582947,0.4124825262122875,Fail,0.37299782,False,True,0.01785714285714286,0.05821596244131455,0.783891499042511,0.3927158425687384,Fail,0.5972769,False,True,0.0625,0.05035971223021585,0.7840046286582947,0.4124825262122875,Fail,0.37299782,False,True,0.01785714285714286,0.05821596244131455,0.783891499042511,0.3927158425687384,Fail
stm32f100,What is the bit_offset of BR0 field from BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,16,0,0,0,0,0.3899445,0.3899445,0.3899445,0.3899445,0.3899445,False,False,0.0,0.0,0.9781718254089355,0.1662229984998703,Fail,0.3899445,False,False,0.0,0.0,0.9781713485717773,0.16622292697429655,Fail,0.3899445,False,False,0.0,0.0,0.9781718254089355,0.1662229984998703,Fail,0.3899445,False,False,0.0,0.0,0.9781713485717773,0.16622292697429655,Fail
stm32f100,What is the size of IABR0 register from NVIC peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the bit_width of CSBF field from CR register from PWR peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the size of DR16 register from BKP peripheral for STM32F100xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail
stm32f100,What is the bit_width of SPE field from CR1 register from SPI3 peripheral for STM32F100xx microcontroller?,1,4,1,4,1,0.768664,0.768664,1.0,1.0,0.768664,False,False,0.0,0.0,0.9998272061347961,0.18840728104114532,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998272061347961,0.18840728104114532,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the base address of PWR peripheral for STM32F100xx microcontroller?,0x40007000,0x40041000,0x4004a000,0x40041000,0x4004a000,0.9536631,0.9536631,0.9234932,0.9234932,0.9536631,False,False,0.0,0.8,0.9594160914421082,0.23159556925296784,Fail,0.9234932,False,False,0.0,0.8,0.954351007938385,0.2293273115158081,Fail,0.9536631,False,False,0.0,0.8,0.9594160914421082,0.23159556925296784,Fail,0.9234932,False,False,0.0,0.8,0.954351007938385,0.2293273115158081,Fail
stm32f100,What is the bit_width of TR11 field from FTSR register from EXTI peripheral for STM32F100xx microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,0.80541563,False,False,0.0,0.0,0.9997975826263428,0.19024041891098023,Fail,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,0.80541563,False,False,0.0,0.0,0.9997975826263428,0.19024041891098023,Fail
stm32f100,What is the bit_offset of CC3IE field from DIER register from TIM2 peripheral for STM32F100xx microcontroller?,3,CC3IE,CC3IE,CC3IE,CC3IE,0.3663826,0.3663826,0.3663826,0.3663826,0.3663826,True,False,0.0,0.19999999999999996,0.8362417817115784,0.45375539720058444,Fail,0.3663826,True,False,0.0,0.19999999999999996,0.8362417817115784,0.45375539720058444,Fail,0.3663826,True,False,0.0,0.19999999999999996,0.8362417817115784,0.45375539720058444,Fail,0.3663826,True,False,0.0,0.19999999999999996,0.8362417817115784,0.45375539720058444,Fail
stm32f100,List all the fields of CMAR3 register from DMA2 peripheral for STM32F100xx microcontroller.,MA,"CMAR3, CMAR4, CMAR5, CMAR6, CMAR7, CMAR8, CMAR9, CMAR10, CMAR11, CMAR12, CMAR13, CMAR14, CMAR15, CMAR16, CMAR17, CMAR18, CMAR19, CMAR20, CMAR21, CMAR22, CMAR23, CMAR24, CMAR25, CMAR26, CMAR27, CMAR28, CMAR29, CMAR30, CMAR31, CMAR32, CMAR33, CMAR34, CMAR35, CMAR36, CMAR37, CMAR38, CMAR39, CMAR40, CMAR41, CMAR42, CMAR43, CMAR44, CMAR45, CMAR46, CMAR47, CMAR48, CMAR49, CMAR50, CMAR51, CMAR52, CMAR53, CMAR54, CMAR55, CMAR56, CMAR57, CMAR58, CMAR59, CMAR60, CMAR61, CMAR62, CMAR63, CMAR64, CMAR65, CMAR66, CMAR67, CMAR68, CMAR69, CMAR70, CMAR71, CMAR72, CMAR73, CMAR74, CMAR75, CMAR76, CMAR77, CMAR78, CMAR79, CMAR80, CMAR81, CMAR82, CMAR83, CMAR84, CMAR85, CMAR86, CMAR87, CMAR88, CMAR89, CMAR90, CMAR91, CMAR92, CMAR93, CMAR94, CMAR95, CMAR96, CMAR97, CMAR98, CMAR99, CMAR100, CMAR101, CMAR102, CMAR103, CMAR104, CMAR105, CMAR106, CMAR107, CMAR108, CMAR109, CMAR110, CMAR111, CMAR112, CMAR113, CMAR114, CMAR115, CMAR116, CMAR117, CMAR118, CMAR119, CMAR120, CMAR121, CMAR122, CMAR123, CMAR124, CMAR125, CMAR126, CMAR1",CMAR3,"CMAR3, CMAR4, CMAR5, CMAR6, CMAR7, CMAR8, CMAR9, CMAR10, CMAR11, CMAR12, CMAR13, CMAR14, CMAR15, CMAR16, CMAR17, CMAR18, CMAR19, CMAR20, CMAR21, CMAR22, CMAR23, CMAR24, CMAR25, CMAR26, CMAR27, CMAR28, CMAR29, CMAR30, CMAR31, CMAR32, CMAR33, CMAR34, CMAR35, CMAR36, CMAR37, CMAR38, CMAR39, CMAR40, CMAR41, CMAR42, CMAR43, CMAR44, CMAR45, CMAR46, CMAR47, CMAR48, CMAR49, CMAR50, CMAR51, CMAR52, CMAR53, CMAR54, CMAR55, CMAR56, CMAR57, CMAR58, CMAR59, CMAR60, CMAR61, CMAR62, CMAR63, CMAR64, CMAR65, CMAR66, CMAR67, CMAR68, CMAR69, CMAR70, CMAR71, CMAR72, CMAR73, CMAR74, CMAR75, CMAR76, CMAR77, CMAR78, CMAR79, CMAR80, CMAR81, CMAR82, CMAR83, CMAR84, CMAR85, CMAR86, CMAR87, CMAR88, CMAR89, CMAR90, CMAR91, CMAR92, CMAR93, CMAR94, CMAR95, CMAR96, CMAR97, CMAR98, CMAR99, CMAR100, CMAR101, CMAR102, CMAR103, CMAR104, CMAR105, CMAR106, CMAR107, CMAR108, CMAR109, CMAR110, CMAR111, CMAR112, CMAR113, CMAR114, CMAR115, CMAR116, CMAR117, CMAR118, CMAR119, CMAR120, CMAR121, CMAR122, CMAR123, CMAR124, CMAR125, CMAR126, CMAR1",CMAR3,0.089587525,0.089587525,0.35177356,0.35177356,0.089587525,True,True,0.0,0.001966568338249708,0.6860440373420715,0.6574843102448868,Partial,0.35177356,True,True,0.0,0.4,0.8342815041542053,0.7127309036254884,Pass,0.089587525,True,True,0.0,0.001966568338249708,0.6860440373420715,0.6574843102448868,Partial,0.35177356,True,True,0.0,0.4,0.8342815041542053,0.7127309036254884,Pass
stm32f100,What is the bit_offset of CC1IF field from SR register from TIM5 peripheral for STM32F100xx microcontroller?,1,CC1IF,CC1IF,CC1IF,CC1IF,0.35031712,0.35031712,0.35031712,0.35031712,0.35031712,True,False,0.0,0.19999999999999996,0.849712073802948,0.45497266709804535,Fail,0.35031712,True,False,0.0,0.19999999999999996,0.8497120141983032,0.4549726581573486,Fail,0.35031712,True,False,0.0,0.19999999999999996,0.849712073802948,0.45497266709804535,Fail,0.35031712,True,False,0.0,0.19999999999999996,0.8497120141983032,0.4549726581573486,Fail
stm32f100,What is the description of DACC2DHR field from DHR12LD register from DAC peripheral for STM32F100xx microcontroller?,"DAC channel2 12-bit right-aligned
              data",DACC2DHR[11:0] Reserved rw rw rw rw rw rw rw rw rw rw rw rw,DACC2DHR[11:0] Dual DAC 12-bit left-aligned data,DACC2DHR[11:0] Reserved rw rw rw rw rw rw rw rw rw rw rw rw,DACC2DHR[11:0] Dual DAC 12-bit left-aligned data,0.3345843,0.3345843,0.8242235,0.8242235,0.3345843,False,False,0.0,0.2033898305084746,0.7799287438392639,0.14388801788879654,Fail,0.8242235,False,True,0.5454545454545454,0.3076923076923077,0.8068333268165588,0.5367116994165875,Partial,0.3345843,False,False,0.0,0.2033898305084746,0.7799287438392639,0.14388801788879654,Fail,0.8242235,False,True,0.5454545454545454,0.3076923076923077,0.8068333268165588,0.5367116994165875,Partial
stm32f100,What is the address_offset of CMAR4 register from DMA1 peripheral for STM32F100xx microcontroller?,0x50,0x08c,0x08c,0x08c,0x08c,0.7254756,0.7254756,0.7254756,0.7254756,0.7254756,False,False,0.0,0.4,0.8569591045379639,0.18481764614582064,Fail,0.7254756,False,False,0.0,0.4,0.8569591045379639,0.18481764614582064,Fail,0.7254756,False,False,0.0,0.4,0.8569591045379639,0.18481764614582064,Fail,0.7254756,False,False,0.0,0.4,0.8569591045379639,0.18481764614582064,Fail
stm32f100,What is the address_offset of CCMR1_Input register from TIM4 peripheral for STM32F100xx microcontroller?,0x18,0x18,0x18,0x18,0x18,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f100,What is the bit_offset of CC1P field from CCER register from TIM15 peripheral for STM32F100xx microcontroller?,1,CC1P,CC1P,CC1P,CC1P,0.34383416,0.34383416,0.34383416,0.34383416,0.34383416,True,False,0.0,0.25,0.8589999675750732,0.45854170322418214,Fail,0.34383416,True,False,0.0,0.25,0.8589999675750732,0.45854170322418214,Fail,0.34383416,True,False,0.0,0.25,0.8589999675750732,0.45854170322418214,Fail,0.34383416,True,False,0.0,0.25,0.8589999675750732,0.45854170322418214,Fail
stm32f100,What is the description of NOSTRETCH field from CR1 register from I2C1 peripheral for STM32F100xx microcontroller?,"Clock stretching disable (Slave
              mode)",Clock stretching disable (Slave mode),Clock stretching disable (Slave mode),Clock stretching disable (Slave mode),Clock stretching disable (Slave mode),1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.7254901960784313,0.8361817598342896,0.9617017737790651,Pass,1.0,True,True,1.0,0.7254901960784313,0.8361817598342896,0.9617017737790651,Pass,1.0,True,True,1.0,0.7254901960784313,0.8361817598342896,0.9617017737790651,Pass,1.0,True,True,1.0,0.7254901960784313,0.8361817598342896,0.9617017737790651,Pass
stm32f100,What is the bit_offset of IDR10 field from IDR register from GPIOB peripheral for STM32F100xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of MODE13 field from CRH register from GPIOF peripheral for STM32F100xx microcontroller?,Port n.13 mode bits,"13:12, These bits are written by software to configure the corresponding I/O port.",00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00,"13:12, These bits are written by software to configure the corresponding I/O port.",00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00,0.6919949,0.6919949,0.09108168,0.09108168,0.6919949,False,True,0.11764705882352941,0.12195121951219512,0.8646174073219299,0.4439193291121952,Fail,0.09108168,False,False,0.0,0.003911342894393766,0.7687346935272217,0.12005985511716995,Fail,0.6919949,False,True,0.11764705882352941,0.12195121951219512,0.8646174073219299,0.4439193291121952,Fail,0.09108168,False,False,0.0,0.003911342894393766,0.7687346935272217,0.12005985511716995,Fail
stm32f100,What is the description of DATAST field from BWTR1 register from FSMC peripheral for STM32F100xx microcontroller?,DATAST,DATAHOLD time - [506/709],DATAHOLD time - [/INST] 128/255,DATAHOLD time - [506/709],DATAHOLD time - [/INST] 128/255,0.30993372,0.30993372,0.3392927,0.3392927,0.30993372,False,True,0.0,0.16000000000000003,0.7605257034301758,0.38757554161548613,Fail,0.3392927,False,True,0.0,0.19354838709677424,0.7522215247154236,0.38947528331510484,Fail,0.30993372,False,True,0.0,0.16000000000000003,0.7605257034301758,0.38757554161548613,Fail,0.3392927,False,True,0.0,0.19354838709677424,0.7522215247154236,0.38947528331510484,Fail
stm32f100,What is the bit_offset of MR15 field from IMR register from EXTI peripheral for STM32F100xx microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass
stm32f100,What is the bit_offset of CCR2 field from CCR2 register from TIM4 peripheral for STM32F100xx microcontroller?,0,0x4,0x08,0x4,0x08,0.6839094,0.6839094,0.6668011,0.6668011,0.6839094,True,False,0.0,0.33333333333333337,0.8261619210243225,0.47478642563025153,Fail,0.6668011,True,False,0.0,0.25,0.8429930806159973,0.4722890168428421,Fail,0.6839094,True,False,0.0,0.33333333333333337,0.8261619210243225,0.47478642563025153,Fail,0.6668011,True,False,0.0,0.25,0.8429930806159973,0.4722890168428421,Fail
stm32f100,What is the bit_offset of ADD field from CR2 register from USART2 peripheral for STM32F100xx microcontroller?,0,16,0,16,0,0.3899445,0.3899445,1.0000001,1.0000001,0.3899445,False,False,0.0,0.0,0.9781718254089355,0.1662229984998703,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.3899445,False,False,0.0,0.0,0.9781718254089355,0.1662229984998703,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f100,What is the bit_offset of MINC field from CCR7 register from DMA1 peripheral for STM32F100xx microcontroller?,7,12,12,12,12,0.7221885,0.7221885,0.7221885,0.7221885,0.7221885,False,False,0.0,0.0,0.9998059868812561,0.18608032166957855,Fail,0.7221885,False,False,0.0,0.0,0.9998058676719666,0.18608030378818513,Fail,0.7221885,False,False,0.0,0.0,0.9998059868812561,0.18608032166957855,Fail,0.7221885,False,False,0.0,0.0,0.9998058676719666,0.18608030378818513,Fail
stm32f100,What is the bit_width of BR5 field from BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,0.4854614,True,False,0.0,0.5,0.9995969533920288,0.4992126137018204,Fail
stm32f100,What is the description of DMAUDRIE2 field from CR register from DAC peripheral for STM32F100xx microcontroller?,"DAC channel2 DMA underrun interrupt
              enable",DMA request ............................................ 195,DMA request 2 unmask/mask enable,DMA request ............................................ 195,DMA request 2 unmask/mask enable,0.28757113,0.28757113,0.507214,0.507214,0.28757113,False,True,0.2,0.050000000000000044,0.8051596879959106,0.4276525098085404,Fail,0.507214,False,True,0.3636363636363636,0.2857142857142857,0.7834997177124023,0.4798986451579379,Fail,0.28757113,False,True,0.2,0.050000000000000044,0.8051596879959106,0.4276525098085404,Fail,0.507214,False,True,0.3636363636363636,0.2857142857142857,0.7834997177124023,0.4798986451579379,Fail
stm32f100,What is the bit_offset of EXTI11 field from EXTICR3 register from AFIO peripheral for STM32F100xx microcontroller?,12,11,11,11,11,0.83577025,0.83577025,0.83577025,0.83577025,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32f100,What is the description of CIRC field from CCR2 register from DMA1 peripheral for STM32F100xx microcontroller?,Circular mode,Circular mode,Circular mode,Circular mode,Circular mode,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass
stm32f100,What is the description of CHTIF1 field from IFCR register from DMA2 peripheral for STM32F100xx microcontroller?,"Channel 1 Half Transfer
              clear",CHTIF1 Interrupt Flag Clear,CHTIF1 Interrupt flag set,CHTIF1 Interrupt Flag Clear,CHTIF1 Interrupt flag set,0.3453008,0.3453008,0.25069392,0.25069392,0.3453008,False,False,0.22222222222222224,0.2790697674418605,0.7533469200134277,0.18866501050093992,Fail,0.25069392,False,False,0.0,0.2093023255813954,0.7497705221176147,0.13546539046043574,Fail,0.3453008,False,False,0.22222222222222224,0.2790697674418605,0.7533469200134277,0.18866501050093992,Fail,0.25069392,False,False,0.0,0.2093023255813954,0.7497705221176147,0.13546539046043574,Fail
stm32f100,What is the bit_offset of BS13 field from BSRR register from GPIOD peripheral for STM32F100xx microcontroller?,13,13,13,13,13,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass
stm32f100,What is the bit_offset of ADDSET field from BTR1 register from FSMC peripheral for STM32F100xx microcontroller?,0,24,0-3,24,0-3,0.43377078,0.43377078,0.67960227,0.67960227,0.43377078,False,False,0.0,0.0,0.9782775640487671,0.16843017339706423,Fail,0.67960227,True,True,0.0,0.33333333333333337,0.8394129872322083,0.7265587280193965,Pass,0.43377078,False,False,0.0,0.0,0.9782775640487671,0.16843017339706423,Fail,0.67960227,True,True,0.0,0.33333333333333337,0.8394129872322083,0.7265587280193965,Pass
stm32f100,What is the description of MODE2 field from CRL register from GPIOE peripheral for STM32F100xx microcontroller?,Port n.2 mode bits,00 —CRL [1:0] [1:0] [1:0] [101 [1:0] [10] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:01 [1.01 [1.0] [1:01,Configuration mode,00 —CRL [1:0] [1:0] [1:0] [101 [1:0] [10] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:0] [1:01 [1.01 [1.0] [1:01,Configuration mode,0.13019316,0.13019316,0.24688992,0.24688992,0.13019316,False,False,0.0,0.03738317757009346,0.7894484400749207,0.12679608283895197,Fail,0.24688992,False,False,0.3333333333333333,0.11111111111111116,0.9011145234107971,0.21973389668597115,Fail,0.13019316,False,False,0.0,0.03738317757009346,0.7894484400749207,0.12679608283895197,Fail,0.24688992,False,False,0.3333333333333333,0.11111111111111116,0.9011145234107971,0.21973389668597115,Fail
stm32f100,What is the address_offset of CCR4 register from DMA2 peripheral for STM32F100xx microcontroller?,0x44,0x090,0x14c,0x090,0x14c,0.62442786,0.62442786,0.64521486,0.64521486,0.62442786,False,False,0.0,0.4,0.9367032051086426,0.19172687351703643,Fail,0.64521486,False,False,0.0,0.6,0.9101510047912598,0.19878339350223542,Fail,0.62442786,False,False,0.0,0.4,0.9367032051086426,0.19172687351703643,Fail,0.64521486,False,False,0.0,0.6,0.9101510047912598,0.19878339350223542,Fail
stm32f100,What is the address_offset of CR2 register from ADC1 peripheral for STM32F100xx microcontroller?,0x8,0x04,0x04,0x04,0x04,0.7516222,0.7516222,0.7516222,0.7516222,0.7516222,False,False,0.0,0.5,0.9325489401817322,0.20246345102787017,Fail,0.7516222,False,False,0.0,0.5,0.932548999786377,0.20246345996856688,Fail,0.7516222,False,False,0.0,0.5,0.9325489401817322,0.20246345102787017,Fail,0.7516222,False,False,0.0,0.5,0.932548999786377,0.20246345996856688,Fail
stm32f100,What is the description of PLLRDYIE field from CIR register from RCC peripheral for STM32F100xx microcontroller?,PLL Ready Interrupt Enable,PLL Ready Interrupt Enable,PLL Ready Interrupt Enable,PLL Ready Interrupt Enable,PLL Ready Interrupt Enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass
stm32f100,What is the bit_offset of IDR10 field from IDR register from GPIOD peripheral for STM32F100xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of CCDS field from CR2 register from TIM16 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of ODR11 field from ODR register from GPIOF peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of IC4PSC field from CCMR2_Input register from TIM1 peripheral for STM32F100xx microcontroller?,Input capture 4 prescaler,IC4PSC: Input capture 4 prescaler,IC4PSC: Input capture 4 prescaler,IC4PSC: Input capture 4 prescaler,IC4PSC: Input capture 4 prescaler,0.83955044,0.83955044,0.83955044,0.83955044,0.83955044,True,True,0.888888888888889,0.7575757575757576,0.9221965670585632,0.9459635724925032,Pass,0.83955044,True,True,0.888888888888889,0.7575757575757576,0.9221965670585632,0.9459635724925032,Pass,0.83955044,True,True,0.888888888888889,0.7575757575757576,0.9221965670585632,0.9459635724925032,Pass,0.83955044,True,True,0.888888888888889,0.7575757575757576,0.9221965670585632,0.9459635724925032,Pass
stm32f100,What is the bit_width of USART1RST field from APB2RSTR register from RCC peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of CMS field from CR1 register from TIM4 peripheral for STM32F100xx microcontroller?,2,12,2,12,2,0.6423191,0.6423191,1.0000002,1.0000002,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the description of BS9 field from BSRR register from GPIOE peripheral for STM32F100xx microcontroller?,Set bit 9,Port B Set bit 9.0 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200,Bidirectional mode / Output type for BS9 pin.,Port B Set bit 9.0 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200 0x00000200,Bidirectional mode / Output type for BS9 pin.,0.3332048,0.3332048,0.2774703,0.2774703,0.3332048,True,True,0.051948051948051945,0.01158301158301156,0.7057610750198364,0.6834931625142856,Partial,0.2774703,False,False,0.0,0.1333333333333333,0.8304778933525085,0.14511186520258584,Fail,0.3332048,True,True,0.051948051948051945,0.01158301158301156,0.7057610750198364,0.6834931625142856,Partial,0.2774703,False,False,0.0,0.1333333333333333,0.8304778933525085,0.14511186520258584,Fail
stm32f100,What is the description of CMAR6 register from DMA1 peripheral for STM32F100xx microcontroller?,"DMA channel 6 memory address
          register",MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reserved,MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reserved,MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.29834867,0.29834867,0.22970942,0.22970942,0.29834867,False,False,0.0,0.19587628865979378,0.7546054124832153,0.13790205956734333,Fail,0.22970942,False,False,0.0,0.02185089974293064,0.6800029873847961,0.11457846392626016,Fail,0.29834867,False,False,0.0,0.19587628865979378,0.7546054124832153,0.13790205956734333,Fail,0.22970942,False,False,0.0,0.02185089974293064,0.6800029873847961,0.11457846392626016,Fail
stm32f100,What is the description of ADD7 field from OAR1 register from I2C2 peripheral for STM32F100xx microcontroller?,Interface address,7 Bit Addressing Enable for Slave Transmission.,Interface address,7 Bit Addressing Enable for Slave Transmission.,Interface address,0.3593076,0.3593076,1.0,1.0,0.3593076,False,True,0.0,0.19148936170212771,0.8383934497833252,0.40329886490994304,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,0.3593076,False,True,0.0,0.19148936170212771,0.8383934497833252,0.40329886490994304,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass
stm32f100,What is the bit_width of BR14 field from BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,0.80541563,False,False,0.0,0.0,0.9997975826263428,0.19024041891098023,Fail,0.4854614,True,False,0.0,0.5,0.9995970726013184,0.4992126315832138,Fail,0.80541563,False,False,0.0,0.0,0.9997975826263428,0.19024041891098023,Fail
stm32f100,What is the description of BR14 field from BRR register from GPIOC peripheral for STM32F100xx microcontroller?,Reset bit 14,Port B pull-up/down register 14 bitfield description,Port B pull-up bit 14.,Port B pull-up/down register 14 bitfield description,Port B pull-up bit 14.,0.37712085,0.37712085,0.46213406,0.46213406,0.37712085,False,True,0.2,0.15384615384615385,0.8617731332778931,0.44581432030751156,Fail,0.46213406,False,True,0.25,0.31818181818181823,0.9161350131034851,0.476436046036807,Fail,0.37712085,False,True,0.2,0.15384615384615385,0.8617731332778931,0.44581432030751156,Fail,0.46213406,False,True,0.25,0.31818181818181823,0.9161350131034851,0.476436046036807,Fail
stm32f100,What is the address_offset of DR7 register from BKP peripheral for STM32F100xx microcontroller?,0x18,0x08c,0x0c,0x08c,0x0c,0.73959196,0.73959196,0.7257782,0.7257782,0.73959196,False,False,0.0,0.6,0.8662319183349609,0.1969143855571747,Fail,0.7257782,False,False,0.0,0.5,0.8524484038352966,0.18915617167949675,Fail,0.73959196,False,False,0.0,0.6,0.8662319183349609,0.1969143855571747,Fail,0.7257782,False,False,0.0,0.5,0.8524484038352966,0.18915617167949675,Fail
stm32f100,What is the description of WAITPOL field from BCR4 register from FSMC peripheral for STM32F100xx microcontroller?,WAITPOL,WAITPOL: Wait signal polarity bit.,WAITPOL: Wait signal polarity bit.,WAITPOL: Wait signal polarity bit.,WAITPOL: Wait signal polarity bit.,0.59622455,0.59622455,0.59622455,0.59622455,0.59622455,True,True,0.0,0.20588235294117652,0.9170781970024109,0.7276670745190452,Pass,0.59622455,True,True,0.0,0.20588235294117652,0.9170781970024109,0.7276670745190452,Pass,0.59622455,True,True,0.0,0.20588235294117652,0.9170781970024109,0.7276670745190452,Pass,0.59622455,True,True,0.0,0.20588235294117652,0.9170781970024109,0.7276670745190452,Pass
stm32f100,What is the description of SR register from UART5 peripheral for STM32F100xx microcontroller?,Status register,USART Status Register.,SR,USART Status Register.,SR,0.6056856,0.6056856,0.13404754,0.13404754,0.6056856,True,True,0.4,0.6363636363636364,0.8784902095794678,0.8238759928399868,Pass,0.13404754,False,True,0.0,0.06666666666666665,0.8676683306694031,0.3901859598358472,Fail,0.6056856,True,True,0.4,0.6363636363636364,0.8784902095794678,0.8238759928399868,Pass,0.13404754,False,True,0.0,0.06666666666666665,0.8676683306694031,0.3901859598358472,Fail
stm32f100,What is the description of BIF field from SR register from TIM17 peripheral for STM32F100xx microcontroller?,Break interrupt flag,BIF: Break interrupt flag,BKF Full Flag,BIF: Break interrupt flag,BKF Full Flag,0.8284986,0.8284986,0.3701314,0.3701314,0.8284986,True,True,0.8571428571428571,0.8,0.9049553275108337,0.9385968006508693,Pass,0.3701314,False,True,0.3333333333333333,0.35,0.848585307598114,0.47996103296677267,Fail,0.8284986,True,True,0.8571428571428571,0.8,0.9049553275108337,0.9385968006508693,Pass,0.3701314,False,True,0.3333333333333333,0.35,0.848585307598114,0.47996103296677267,Fail
stm32f100,What is the description of BS2 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,Set bit 1,2nd Byte Strobe Enable),BS2 Bit Set 2 MSBs of BSRR Register 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2,2nd Byte Strobe Enable),BS2 Bit Set 2 MSBs of BSRR Register 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2,0.36191574,0.36191574,0.23645514,0.23645514,0.36191574,False,False,0.0,0.13043478260869568,0.8233824968338013,0.14812490052503086,Fail,0.23645514,False,False,0.010335917312661497,0.008894536213468918,0.7183713912963867,0.12209037609256458,Fail,0.36191574,False,False,0.0,0.13043478260869568,0.8233824968338013,0.14812490052503086,Fail,0.23645514,False,False,0.010335917312661497,0.008894536213468918,0.7183713912963867,0.12209037609256458,Fail
stm32f100,What is the bit_width of PA field from CPAR1 register from DMA1 peripheral for STM32F100xx microcontroller?,32,30 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 EWUP PVDO SBF WUF Reserved Reserved rw r r r r,32,30 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 EWUP PVDO SBF WUF Reserved Reserved rw r r r r,32,0.29425263,0.29425263,0.9999999,0.9999999,0.29425263,True,False,0.0,0.015151515151515138,0.7583354115486145,0.429220519192291,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.29425263,True,False,0.0,0.015151515151515138,0.7583354115486145,0.429220519192291,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of IPR_N3 field from IPR4 register from NVIC peripheral for STM32F100xx microcontroller?,IPR_N3,128 7.3.3 JTAG/SWD alternate function remapping . . . . 128 GPIO and AFIO register maps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,12 Bit GPIO Port Interrupt Priority Register 3.,128 7.3.3 JTAG/SWD alternate function remapping . . . . 128 GPIO and AFIO register maps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,12 Bit GPIO Port Interrupt Priority Register 3.,0.20427586,0.20427586,0.28765458,0.28765458,0.20427586,False,True,0.0,0.0006447453255964408,0.624313473701477,0.3538930513906256,Fail,0.28765458,False,True,0.0,0.08510638297872342,0.8246555924415588,0.39233638694945805,Fail,0.20427586,False,True,0.0,0.0006447453255964408,0.624313473701477,0.3538930513906256,Fail,0.28765458,False,True,0.0,0.08510638297872342,0.8246555924415588,0.39233638694945805,Fail
stm32f100,What is the size of PRES register from CEC peripheral for STM32F100xx microcontroller?,32,14,16,14,16,0.6280379,0.6280379,0.69824684,0.69824684,0.6280379,False,False,0.0,0.0,0.9995837807655334,0.1813394635915756,Fail,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.6280379,False,False,0.0,0.0,0.9995837807655334,0.1813394635915756,Fail,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail
stm32f100,What is the description of SMS field from SMCR register from TIM3 peripheral for STM32F100xx microcontroller?,Slave mode selection,Slave mode selection,Slave mode selection,Slave mode selection,Slave mode selection,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass,0.9999999,True,True,1.0,1.0,0.9999999403953552,0.9999999850988388,Pass
stm32f100,What is the description of MODE10 field from CRH register from GPIOB peripheral for STM32F100xx microcontroller?,Port n.10 mode bits,"10: Output mode, max speed 50 MHz.",00: Analog mode,"10: Output mode, max speed 50 MHz.",00: Analog mode,0.45891345,0.45891345,0.41294694,0.41294694,0.45891345,False,True,0.0,0.20588235294117652,0.8818162679672241,0.4155122301157783,Fail,0.41294694,False,False,0.28571428571428575,0.26315789473684215,0.8910766839981079,0.22460960145283465,Fail,0.45891345,False,True,0.0,0.20588235294117652,0.8818162679672241,0.4155122301157783,Fail,0.41294694,False,False,0.28571428571428575,0.26315789473684215,0.8910766839981079,0.22460960145283465,Fail
stm32f100,What is the bit_width of TCIE field from CCR3 register from DMA2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,List all the fields of SR1 register from I2C1 peripheral for STM32F100xx microcontroller.,"SMBALERT, TIMEOUT, PECERR, OVR, AF, ARLO, BERR, TxE, RxNE, STOPF, ADD10, BTF, ADDR, SB",I2C_ACTIVE I2C_TIP I2C_ARBLOS I2C_IF I2C_ICF I2C_IDLE I2C_RXACKREADY I2C_TXACKREADY I2C_RXDATAV I2C_TXDATAV I2C_RXOVER I2C_TXUNDER I2C_RXBLOCKED I2C_TXBLOCKED I2C_SCL_FALLING I2C_SCL_RISING I2C_SCL_STATE I2C_SDA_FALLING I2C_SDA_RISING I2C_SDA_STATE I2C_SCL_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL,"TIP, TDIF, TIDA, TERR, TXDATAV, RXDATAV, ARBLOST, BUSY, ACTO, ACTI, TXRDY, TXIDLE, TXINS, TXDATAA, TXDATAB, TXERR, TXACKREADY, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TX",I2C_ACTIVE I2C_TIP I2C_ARBLOS I2C_IF I2C_ICF I2C_IDLE I2C_RXACKREADY I2C_TXACKREADY I2C_RXDATAV I2C_TXDATAV I2C_RXOVER I2C_TXUNDER I2C_RXBLOCKED I2C_TXBLOCKED I2C_SCL_FALLING I2C_SCL_RISING I2C_SCL_STATE I2C_SDA_FALLING I2C_SDA_RISING I2C_SDA_STATE I2C_SCL_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL_SETUP I2C_SCL_LOW_COUNT I2C_SCL_HIGH_COUNT I2C_SDA_OUT I2C_SDA_IN I2C_SDA_HOLD I2C_SDA_SETUP I2C_SDA_LOW_COUNT I2C_SDA_HIGH_COUNT I2C_SCL_OUT I2C_SCL_IN I2C_SCL_HOLD I2C_SCL,"TIP, TDIF, TIDA, TERR, TXDATAV, RXDATAV, ARBLOST, BUSY, ACTO, ACTI, TXRDY, TXIDLE, TXINS, TXDATAA, TXDATAB, TXERR, TXACKREADY, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TXACKDATAV, TXACKDATAA, TXACKDATAB, TXACKDATAV, TXACKERR, TX",0.31064427,0.31064427,0.5124368,0.5124368,0.31064427,False,True,0.0,0.04340425531914893,0.7295359373092651,0.37713281681182537,Fail,0.5124368,False,True,0.0,0.04307488402915838,0.7511063814163208,0.3904415417716865,Fail,0.31064427,False,True,0.0,0.04340425531914893,0.7295359373092651,0.37713281681182537,Fail,0.5124368,False,True,0.0,0.04307488402915838,0.7511063814163208,0.3904415417716865,Fail
stm32f100,What is the description of CC3OF field from SR register from TIM2 peripheral for STM32F100xx microcontroller?,"Capture/Compare 3 overcapture
              flag",CC3OVF: Capture/compare 3 overflow flag,CC3OVF flag,CC3OVF: Capture/compare 3 overflow flag,CC3OVF flag,0.7378464,0.7378464,0.44122517,0.44122517,0.7378464,False,True,0.6666666666666665,0.375,0.7813515067100525,0.5561783780654271,Partial,0.44122517,False,False,0.3333333333333333,0.16666666666666663,0.7693027257919312,0.21245666742324829,Fail,0.7378464,False,True,0.6666666666666665,0.375,0.7813515067100525,0.5561783780654271,Partial,0.44122517,False,False,0.3333333333333333,0.16666666666666663,0.7693027257919312,0.21245666742324829,Fail
stm32f100,What is the bit_width of FE field from SR register from UART4 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the address_offset of RTCCR register from BKP peripheral for STM32F100xx microcontroller?,0x28,0x30,0x30,0x30,0x30,0.7772658,0.7772658,0.7772658,0.7772658,0.7772658,False,False,0.0,0.5,0.9545773267745972,0.20704988837242125,Fail,0.7772658,False,False,0.0,0.5,0.9545775055885315,0.2070499151945114,Fail,0.7772658,False,False,0.0,0.5,0.9545773267745972,0.20704988837242125,Fail,0.7772658,False,False,0.0,0.5,0.9545775055885315,0.2070499151945114,Fail
stm32f100,What is the bit_offset of CC4S field from CCMR2_Input register from TIM5 peripheral for STM32F100xx microcontroller?,8,12,CC4S,12,CC4S,0.75970125,0.75970125,0.3041234,0.3041234,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.3041234,False,False,0.0,0.0,0.8497687578201294,0.1426714837551117,Fail,0.75970125,False,False,0.0,0.0,0.99976646900177,0.18795003294944762,Fail,0.3041234,False,False,0.0,0.0,0.8497687578201294,0.1426714837551117,Fail
stm32f100,What is the description of LTR register from ADC1 peripheral for STM32F100xx microcontroller?,"watchdog lower threshold
          register",12-bit right-aligned data holding register (ADC_LTR),Analog watchdog low threshold register (ADC_LTR),12-bit right-aligned data holding register (ADC_LTR),Analog watchdog low threshold register (ADC_LTR),0.23123026,0.23123026,0.71875906,0.71875906,0.23123026,False,True,0.2,0.1923076923076923,0.7354146838188171,0.4214891001352898,Fail,0.71875906,False,True,0.6,0.4375,0.7486971020698547,0.5401175183057785,Partial,0.23123026,False,True,0.2,0.1923076923076923,0.7354146838188171,0.4214891001352898,Fail,0.71875906,False,True,0.6,0.4375,0.7486971020698547,0.5401175183057785,Partial
stm32f100,What is the bit_offset of IC2PSC field from CCMR1_Input register from TIM5 peripheral for STM32F100xx microcontroller?,10,11:4,10:8,11:4,10:8,0.43110216,0.43110216,0.55952346,0.55952346,0.43110216,False,False,0.0,0.25,0.8492733836174011,0.16144611537456513,Fail,0.55952346,True,True,0.0,0.5,0.8413729071617126,0.7291821092367173,Pass,0.43110216,False,False,0.0,0.25,0.8492733836174011,0.16144611537456513,Fail,0.55952346,True,True,0.0,0.5,0.8413729071617126,0.7291821092367173,Pass
stm32f100,What is the bit_width of BR7 field from BSRR register from GPIOA peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the bit_offset of CC2OF field from SR register from TIM15 peripheral for STM32F100xx microcontroller?,10,16,10,16,10,0.5112148,0.5112148,1.0,1.0,0.5112148,False,False,0.0,0.5,0.999775767326355,0.20052710473537447,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.5112148,False,False,0.0,0.5,0.999775767326355,0.20052710473537447,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the size of CR2 register from TIM5 peripheral for STM32F100xx microcontroller?,32,32/709,32,32/709,32,0.5873392,0.5873392,0.9999999,0.9999999,0.5873392,True,True,0.0,0.33333333333333337,0.8094861507415771,0.7174565503994624,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.5873392,True,True,0.0,0.33333333333333337,0.8094861507415771,0.7174565503994624,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f100,What is the bit_width of PECERR field from SR1 register from I2C2 peripheral for STM32F100xx microcontroller?,1,8,2,8,2,0.605199,0.605199,0.80541563,0.80541563,0.605199,False,False,0.0,0.0,0.9992080330848694,0.18014115393161775,Fail,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.605199,False,False,0.0,0.0,0.9992080330848694,0.18014115393161775,Fail,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail
stm32f100,What is the description of BR7 field from BRR register from GPIOB peripheral for STM32F100xx microcontroller?,Reset bit 7,Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),0.48961857,0.48961857,0.48961857,0.48961857,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail
stm32f100,What is the description of CCR3 field from CCR3 register from TIM5 peripheral for STM32F100xx microcontroller?,Capture/Compare value,CC2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.,CC3_TIM5 register,CC2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.,CC3_TIM5 register,0.3028254,0.3028254,0.07549636,0.07549636,0.3028254,False,True,0.07843137254901959,0.0680272108843537,0.8107392191886902,0.4058397874969537,Fail,0.07549636,False,True,0.0,0.1428571428571429,0.8177697658538818,0.38358314005391936,Fail,0.3028254,False,True,0.07843137254901959,0.0680272108843537,0.8107392191886902,0.4058397874969537,Fail,0.07549636,False,True,0.0,0.1428571428571429,0.8177697658538818,0.38358314005391936,Fail
stm32f100,What is the bit_width of TR14 field from FTSR register from EXTI peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the description of IDR6 field from IDR register from GPIOC peripheral for STM32F100xx microcontroller?,Port input data,GPIOx_IDR[6] Input data register (10-bit),Input data register (IDR),GPIOx_IDR[6] Input data register (10-bit),Input data register (IDR),0.3302347,0.3302347,0.4597835,0.4597835,0.3302347,False,True,0.5,0.2682926829268293,0.8565333485603333,0.5084063717504826,Partial,0.4597835,False,True,0.5714285714285715,0.16000000000000003,0.8406043648719788,0.5213655437401363,Partial,0.3302347,False,True,0.5,0.2682926829268293,0.8565333485603333,0.5084063717504826,Partial,0.4597835,False,True,0.5714285714285715,0.16000000000000003,0.8406043648719788,0.5213655437401363,Partial
stm32f100,What is the description of MSIZE field from CCR5 register from DMA2 peripheral for STM32F100xx microcontroller?,Memory size,"16-bit, 32-bit, or 16/32-bit",MSIZE field from CCR5 register from DMA2 peripheral for STM32F100xx microcontroller.,"16-bit, 32-bit, or 16/32-bit",MSIZE field from CCR5 register from DMA2 peripheral for STM32F100xx microcontroller.,0.38123935,0.38123935,0.21647707,0.21647707,0.38123935,False,True,0.0,0.0714285714285714,0.7955394387245178,0.3919643121106284,Fail,0.21647707,False,True,0.0,0.09523809523809523,0.7967250347137451,0.3850945132828894,Fail,0.38123935,False,True,0.0,0.0714285714285714,0.7955394387245178,0.3919643121106284,Fail,0.21647707,False,True,0.0,0.09523809523809523,0.7967250347137451,0.3850945132828894,Fail
stm32f100,What is the description of BR10 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,Reset bit 10,Port x Reset bit y (y= 0 .. 15),Port B Reset bit 10,Port x Reset bit y (y= 0 .. 15),Port B Reset bit 10,0.54149795,0.54149795,0.75676215,0.75676215,0.54149795,False,False,0.3333333333333333,0.3548387096774194,0.8475449085235596,0.2386152357183477,Fail,0.75676215,True,True,0.7499999999999999,0.631578947368421,0.9323950409889221,0.9092763108642478,Pass,0.54149795,False,False,0.3333333333333333,0.3548387096774194,0.8475449085235596,0.2386152357183477,Fail,0.75676215,True,True,0.7499999999999999,0.631578947368421,0.9323950409889221,0.9092763108642478,Pass
stm32f100,What is the bit_offset of WAVE1 field from CR register from DAC peripheral for STM32F100xx microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail
stm32f100,What is the bit_width of ADDSET field from BTR1 register from FSMC peripheral for STM32F100xx microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32f100,What is the size of ARR register from TIM16 peripheral for STM32F100xx microcontroller?,32,15:0 ARR[15:0]: Auto-reload value,16,15:0 ARR[15:0]: Auto-reload value,16,0.087545514,0.087545514,0.69824684,0.69824684,0.087545514,False,False,0.0,0.0,0.8214079737663269,0.12758847177028654,Fail,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.087545514,False,False,0.0,0.0,0.8214079737663269,0.12758847177028654,Fail,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail
stm32f100,What is the description of LCK4 field from LCKR register from GPIOA peripheral for STM32F100xx microcontroller?,Port A Lock bit 4,LCK4 Port A Lockout Key 1/256. 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00,Lock Register 4 Access Enable,LCK4 Port A Lockout Key 1/256. 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00000000 0x00000000 - 0x00,Lock Register 4 Access Enable,0.5931889,0.5931889,0.5067456,0.5067456,0.5931889,False,False,0.03636363636363637,0.015931372549019662,0.7461684942245483,0.14965401412756474,Fail,0.5067456,False,True,0.4000000000000001,0.2068965517241379,0.8721056580543518,0.49649795513728573,Fail,0.5931889,False,False,0.03636363636363637,0.015931372549019662,0.7461684942245483,0.14965401412756474,Fail,0.5067456,False,True,0.4000000000000001,0.2068965517241379,0.8721056580543518,0.49649795513728573,Fail
stm32f100,What is the bit_offset of PA field from CPAR3 register from DMA2 peripheral for STM32F100xx microcontroller?,0,0x0000 0000,0x14,0x0000 0000,0x14,0.57847387,0.57847387,0.6166622,0.6166622,0.57847387,True,False,0.0,0.09090909090909094,0.8131774663925171,0.45544576780362556,Fail,0.6166622,True,False,0.0,0.25,0.8370274901390076,0.4688872337341308,Fail,0.57847387,True,False,0.0,0.09090909090909094,0.8131774663925171,0.45544576780362556,Fail,0.6166622,True,False,0.0,0.25,0.8370274901390076,0.4688872337341308,Fail
stm32f100,What is the description of CEN field from CR1 register from TIM17 peripheral for STM32F100xx microcontroller?,Counter enable,Counter enable,Counter enable,Counter enable,Counter enable,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of CNF8 field from CRH register from GPIOD peripheral for STM32F100xx microcontroller?,"Port n.8 configuration
              bits",0x4002 0800 - 0x4002 03FF CNF8 Register 3.4.4 on page 49,8-bit port mode/configuration I/O control register 10.4.10 on page 147,0x4002 0800 - 0x4002 03FF CNF8 Register 3.4.4 on page 49,8-bit port mode/configuration I/O control register 10.4.10 on page 147,0.37171897,0.37171897,0.64676356,0.64676356,0.37171897,False,False,0.0,0.1071428571428571,0.7519091963768005,0.1367294709597315,Fail,0.64676356,False,True,0.14285714285714288,0.3142857142857143,0.7683826684951782,0.4418812927177974,Fail,0.37171897,False,False,0.0,0.1071428571428571,0.7519091963768005,0.1367294709597315,Fail,0.64676356,False,True,0.14285714285714288,0.3142857142857143,0.7683826684951782,0.4418812927177974,Fail
stm32f100,List all the registers of DBG peripheral for STM32F100xx microcontroller.,"IDCODE, CR","DAC_DHR12R2, DAC_DHR8R1, DAC_DHR8R2, DAC_DHR12RD, DAC_DOR1, DAC_DOR2, DAC_SR, DAC_SWTRIGR, I2C2, I2C1, SPI2, TIM7, TIM6, TIM4, TIM3, TIM2, RTC, WWDG, DBGMCU_IDCODE, DBGMCU_CR, DBGMCU_APB1FZ, DBGMCU_APB2FZ, DBGMCU_APB1FSEL0, DBGMCU_APB1FSEL1, DBGMCU_APB2FSEL0, DBGMCU_APB2FSEL1, DBGMCU_APB2FSEL2, DBGMCU_APB2FSEL3, DBGMCU_APB2FSEL4, DBGMCU_APB2FSEL5, DBGMCU_APB2FSEL6, DBGMCU_APB2FSEL7, DBGMCU_APB2FSEL8, DBGMCU_APB2FSEL9, DBGMCU_APB2FSEL10, DBGMCU_APB2FSEL11, DBGMCU_APB2FSEL12, DBGMCU_APB2FSEL13, DBGMCU_APB2FSEL14, DBGMCU_APB2FSEL15, DBGMCU_APB2FSEL16, DBGMCU_APB2FSEL17, DBGMCU_APB2FSEL18, DBGMCU_APB2FSEL19, DBGMCU_APB2FSEL20, DBGMCU_APB2FSEL21, DBGMCU_APB2FSEL22, DBGMCU_APB2FSEL23, DBGMCU_APB2FSEL24, DBGMCU_APB2FSEL25, DBGMCU_APB2FSEL26, DBGMCU_APB2FSEL27, DBGMCU_APB2FSEL28, DBGMCU_APB2FSEL29, DBGMCU_APB2FSEL30, DBGMCU_APB2FSEL31, DBGMCU_APB2FSEL32, DBGMCU_APB2FSEL33, DBGMCU_APB2FSEL34, DBGMCU_APB2FSEL35, DBGMCU_APB2FSEL36, DBGMCU_APB2FSEL37, DBGMCU_APB2FSEL38, DBGMCU_APB2FSEL39, DBGMCU_APB2FSEL40, DBGMCU_APB2FSEL41, DBGMCU_APB2FSEL42, DBGMCU_APB","CR, BDCR, BDTR, STR, SMCR, DIDR, EMCFG, DBGMCU_IDCODE, APB1_FZ, APB2_FZ, FDCAN_CAL, TIM15_BRK, TIM15_CCP, TIM15_ORCH, TIM16_BRK, TIM16_CCP, TIM16_ORCH, TIM17_BRK, TIM17_CCP, TIM17_ORCH, IWDG_FW, WWDG_FW, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR","DAC_DHR12R2, DAC_DHR8R1, DAC_DHR8R2, DAC_DHR12RD, DAC_DOR1, DAC_DOR2, DAC_SR, DAC_SWTRIGR, I2C2, I2C1, SPI2, TIM7, TIM6, TIM4, TIM3, TIM2, RTC, WWDG, DBGMCU_IDCODE, DBGMCU_CR, DBGMCU_APB1FZ, DBGMCU_APB2FZ, DBGMCU_APB1FSEL0, DBGMCU_APB1FSEL1, DBGMCU_APB2FSEL0, DBGMCU_APB2FSEL1, DBGMCU_APB2FSEL2, DBGMCU_APB2FSEL3, DBGMCU_APB2FSEL4, DBGMCU_APB2FSEL5, DBGMCU_APB2FSEL6, DBGMCU_APB2FSEL7, DBGMCU_APB2FSEL8, DBGMCU_APB2FSEL9, DBGMCU_APB2FSEL10, DBGMCU_APB2FSEL11, DBGMCU_APB2FSEL12, DBGMCU_APB2FSEL13, DBGMCU_APB2FSEL14, DBGMCU_APB2FSEL15, DBGMCU_APB2FSEL16, DBGMCU_APB2FSEL17, DBGMCU_APB2FSEL18, DBGMCU_APB2FSEL19, DBGMCU_APB2FSEL20, DBGMCU_APB2FSEL21, DBGMCU_APB2FSEL22, DBGMCU_APB2FSEL23, DBGMCU_APB2FSEL24, DBGMCU_APB2FSEL25, DBGMCU_APB2FSEL26, DBGMCU_APB2FSEL27, DBGMCU_APB2FSEL28, DBGMCU_APB2FSEL29, DBGMCU_APB2FSEL30, DBGMCU_APB2FSEL31, DBGMCU_APB2FSEL32, DBGMCU_APB2FSEL33, DBGMCU_APB2FSEL34, DBGMCU_APB2FSEL35, DBGMCU_APB2FSEL36, DBGMCU_APB2FSEL37, DBGMCU_APB2FSEL38, DBGMCU_APB2FSEL39, DBGMCU_APB2FSEL40, DBGMCU_APB2FSEL41, DBGMCU_APB2FSEL42, DBGMCU_APB","CR, BDCR, BDTR, STR, SMCR, DIDR, EMCFG, DBGMCU_IDCODE, APB1_FZ, APB2_FZ, FDCAN_CAL, TIM15_BRK, TIM15_CCP, TIM15_ORCH, TIM16_BRK, TIM16_CCP, TIM16_ORCH, TIM17_BRK, TIM17_CCP, TIM17_ORCH, IWDG_FW, WWDG_FW, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR, IWDG_SR, IWDG_WINR, IWDG_KSR, IWDG_KR, IWDG_PR, IWDG_RLR, IWDG_KR",0.4056478,0.4056478,0.4982732,0.4982732,0.4056478,False,True,0.0,0.009442870632672351,0.7263659834861755,0.3797094317682516,Fail,0.4982732,False,True,0.0,0.009082652134423275,0.72660231590271,0.3843581396839382,Fail,0.4056478,False,True,0.0,0.009442870632672351,0.7263659834861755,0.3797094317682516,Fail,0.4982732,False,True,0.0,0.009082652134423275,0.72660231590271,0.3843581396839382,Fail
stm32f100,What is the bit_offset of OC1FE field from CCMR1_Output register from TIM4 peripheral for STM32F100xx microcontroller?,2,10,10,10,10,0.6143246,0.6143246,0.6143246,0.6143246,0.6143246,False,False,0.0,0.0,0.9990471601486206,0.18057330548763276,Fail,0.6143246,False,False,0.0,0.0,0.9990471601486206,0.18057330548763276,Fail,0.6143246,False,False,0.0,0.0,0.9990471601486206,0.18057330548763276,Fail,0.6143246,False,False,0.0,0.0,0.9990471601486206,0.18057330548763276,Fail
stm32f100,What is the description of DR20 register from BKP peripheral for STM32F100xx microcontroller?,Backup data register (BKP_DR),BKPFIEUR20 Reserved D 15:0,BKPFIEUR20 Register,BKPFIEUR20 Reserved D 15:0,BKPFIEUR20 Register,0.30315632,0.30315632,0.49275002,0.49275002,0.30315632,False,True,0.0,0.1724137931034483,0.8096506595611572,0.39522610440336425,Fail,0.49275002,False,True,0.3333333333333333,0.31034482758620685,0.8300778865814209,0.4813330919749435,Fail,0.30315632,False,True,0.0,0.1724137931034483,0.8096506595611572,0.39522610440336425,Fail,0.49275002,False,True,0.3333333333333333,0.31034482758620685,0.8300778865814209,0.4813330919749435,Fail
stm32f100,What is the description of HTIF4 field from ISR register from DMA2 peripheral for STM32F100xx microcontroller?,"Channel 4 Half Transfer Complete
              flag",Halt Fetch Interrupt Flag 4.,HALF TRANSFER INTERRUPT FLAG 4,Halt Fetch Interrupt Flag 4.,HALF TRANSFER INTERRUPT FLAG 4,0.28420678,0.28420678,0.73303366,0.73303366,0.28420678,False,True,0.1818181818181818,0.196078431372549,0.7714000940322876,0.4260879109276595,Fail,0.73303366,False,True,0.7272727272727272,0.11764705882352944,0.7555340528488159,0.551318689176743,Partial,0.28420678,False,True,0.1818181818181818,0.196078431372549,0.7714000940322876,0.4260879109276595,Fail,0.73303366,False,True,0.7272727272727272,0.11764705882352944,0.7555340528488159,0.551318689176743,Partial
stm32f100,What is the bit_width of LCK15 field from LCKR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.80541563,False,False,0.0,0.0,0.999797523021698,0.19024040997028352,Fail
stm32f100,What is the size of IPR0 register from NVIC peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f100,What is the bit_offset of ODR7 field from ODR register from GPIOE peripheral for STM32F100xx microcontroller?,7,7,15,7,15,1.0000001,1.0000001,0.6241758,0.6241758,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,0.6241758,False,False,0.0,0.0,0.9996184706687927,0.1811515599489212,Fail,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,0.6241758,False,False,0.0,0.0,0.9996184706687927,0.1811515599489212,Fail
stm32f100,What is the description of BS15 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,Set bit 15,BS15 Set bit of Port Bx Output Register (PBO_ODR),BS15 Set bit,BS15 Set bit of Port Bx Output Register (PBO_ODR),BS15 Set bit,0.41781604,0.41781604,0.8256718,0.8256718,0.41781604,False,False,0.3333333333333333,0.16326530612244894,0.8356972932815552,0.22107532811002667,Fail,0.8256718,False,False,0.6666666666666666,0.33333333333333337,0.8961347937583923,0.3257038086652756,Fail,0.41781604,False,False,0.3333333333333333,0.16326530612244894,0.8356972932815552,0.22107532811002667,Fail,0.8256718,False,False,0.6666666666666666,0.33333333333333337,0.8961347937583923,0.3257038086652756,Fail
stm32f100,What is the description of MODE13 field from CRH register from GPIOD peripheral for STM32F100xx microcontroller?,Port n.13 mode bits,Port x mode bits (y= 0 .. 7),Port x configuration bits (y= 0 .. 7),Port x mode bits (y= 0 .. 7),Port x configuration bits (y= 0 .. 7),0.6785796,0.6785796,0.6000558,0.6000558,0.6785796,False,False,0.5,0.4285714285714286,0.8855023980140686,0.2881829125540597,Fail,0.6000558,False,False,0.3333333333333333,0.29729729729729726,0.8745416402816772,0.2427155682632515,Fail,0.6785796,False,False,0.5,0.4285714285714286,0.8855023980140686,0.2881829125540597,Fail,0.6000558,False,False,0.3333333333333333,0.29729729729729726,0.8745416402816772,0.2427155682632515,Fail
stm32f100,What is the description of LCK12 field from LCKR register from GPIOC peripheral for STM32F100xx microcontroller?,Port A Lock bit 12,LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 1,Port C Lock bit 12.,LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 12/31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LCK12 Lock Configuration 1,Port C Lock bit 12.,0.2759363,0.2759363,0.8756146,0.8756146,0.2759363,False,True,0.01384083044982699,0.015991471215351827,0.7332947254180908,0.37735876373959254,Fail,0.8756146,False,True,0.6,0.8947368421052632,0.9584776759147644,0.6022892226670917,Partial,0.2759363,False,True,0.01384083044982699,0.015991471215351827,0.7332947254180908,0.37735876373959254,Fail,0.8756146,False,True,0.6,0.8947368421052632,0.9584776759147644,0.6022892226670917,Partial
stm32f100,What is the bit_offset of GIF5 field from ISR register from DMA2 peripheral for STM32F100xx microcontroller?,16,25,25,25,25,0.6905679,0.6905679,0.6905679,0.6905679,0.6905679,False,False,0.0,0.0,0.9997014999389648,0.18448362052440642,Fail,0.6905679,False,False,0.0,0.0,0.9997014999389648,0.18448362052440642,Fail,0.6905679,False,False,0.0,0.0,0.9997014999389648,0.18448362052440642,Fail,0.6905679,False,False,0.0,0.0,0.9997014999389648,0.18448362052440642,Fail
stm32f100,What is the bit_offset of TEIE field from CCR1 register from DMA1 peripheral for STM32F100xx microcontroller?,3,15,10,15,10,0.6004617,0.6004617,0.64728796,0.64728796,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.64728796,False,False,0.0,0.0,0.9994939565658569,0.18228849172592163,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.64728796,False,False,0.0,0.0,0.9994939565658569,0.18228849172592163,Fail
stm32f100,What is the bit_width of ODR1 field from ODR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail
stm32f100,What is the bit_width of IDR3 field from IDR register from GPIOG peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the bit_offset of CCR1 field from CCR1 register from TIM17 peripheral for STM32F100xx microcontroller?,0,CC1P,0x04,CC1P,0x04,0.30082327,0.30082327,0.66232336,0.66232336,0.30082327,False,False,0.0,0.0,0.8468360304832458,0.1420665681362152,Fail,0.66232336,True,False,0.0,0.25,0.8296993374824524,0.470071068406105,Fail,0.30082327,False,False,0.0,0.0,0.8468360304832458,0.1420665681362152,Fail,0.66232336,True,False,0.0,0.25,0.8296993374824524,0.470071068406105,Fail
stm32f100,What is the description of CTSE field from CR3 register from USART2 peripheral for STM32F100xx microcontroller?,CTS enable,CTS Enable,CTS input enable,CTS Enable,CTS input enable,1.0,1.0,0.8160046,0.8160046,1.0,True,True,1.0,0.9,0.9491586685180664,0.98737380027771,Pass,0.8160046,False,True,0.8,0.625,0.9305832386016846,0.6216377145051957,Partial,1.0,True,True,1.0,0.9,0.9491586685180664,0.98737380027771,Pass,0.8160046,False,True,0.8,0.625,0.9305832386016846,0.6216377145051957,Partial
stm32f100,What is the description of JOFFSET2 field from JOFR2 register from ADC1 peripheral for STM32F100xx microcontroller?,"Data offset for injected channel
              2",JOFFSET2 Register Description,Jitter offset 2 value for channel 2.,JOFFSET2 Register Description,Jitter offset 2 value for channel 2.,0.18132144,0.18132144,0.6418626,0.6418626,0.18132144,False,False,0.0,0.125,0.7550709247589111,0.12857671082019806,Fail,0.6418626,False,True,0.6153846153846153,0.35416666666666663,0.7938647866249084,0.5419581029659662,Partial,0.18132144,False,False,0.0,0.125,0.7550709247589111,0.12857671082019806,Fail,0.6418626,False,True,0.6153846153846153,0.35416666666666663,0.7938647866249084,0.5419581029659662,Partial
stm32f100,What is the description of LCK6 field from LCKR register from GPIOG peripheral for STM32F100xx microcontroller?,Port A Lock bit 6,15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 LCK6 GPIO Port G Section 7.5 on page 130,Port C Lock bit 6.,15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 LCK6 GPIO Port G Section 7.5 on page 130,Port C Lock bit 6.,0.33306682,0.33306682,0.8815012,0.8815012,0.33306682,False,True,0.13793103448275862,0.11842105263157898,0.8197256326675415,0.42311944548317826,Fail,0.8815012,False,True,0.6,0.8888888888888888,0.9657971262931824,0.6033890732791688,Partial,0.33306682,False,True,0.13793103448275862,0.11842105263157898,0.8197256326675415,0.42311944548317826,Fail,0.8815012,False,True,0.6,0.8888888888888888,0.9657971262931824,0.6033890732791688,Partial
stm32f100,What is the bit_offset of HT field from HTR register from ADC1 peripheral for STM32F100xx microcontroller?,0,12,12,12,12,0.43830746,0.43830746,0.43830746,0.43830746,0.43830746,False,False,0.0,0.0,0.9780371189117432,0.1686209410429001,Fail,0.43830746,False,False,0.0,0.0,0.9780371189117432,0.1686209410429001,Fail,0.43830746,False,False,0.0,0.0,0.9780371189117432,0.1686209410429001,Fail,0.43830746,False,False,0.0,0.0,0.9780371189117432,0.1686209410429001,Fail
stm32f100,What is the description of URS field from CR1 register from TIM12 peripheral for STM32F100xx microcontroller?,Update request source,Update request source,Update request source,Update request source,Update request source,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass
stm32f100,What is the bit_offset of CEN field from CR1 register from TIM17 peripheral for STM32F100xx microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999998807907104,0.9999999880790711,Pass,1.0000001,True,True,1.0,1.0,0.9999998807907104,0.9999999880790711,Pass,1.0000001,True,True,1.0,1.0,0.9999998807907104,0.9999999880790711,Pass,1.0000001,True,True,1.0,1.0,0.9999998807907104,0.9999999880790711,Pass
stm32f100,What is the description of TC field from SR register from USART2 peripheral for STM32F100xx microcontroller?,Transmission complete,TC,TC Interrupt Enable,TC,TC Interrupt Enable,0.32561827,0.32561827,0.23420018,0.23420018,0.32561827,False,True,0.0,0.04761904761904767,0.8747746348381042,0.3998780609596343,Fail,0.23420018,False,True,0.0,0.19047619047619047,0.851793646812439,0.3990028655245191,Fail,0.32561827,False,True,0.0,0.04761904761904767,0.8747746348381042,0.3998780609596343,Fail,0.23420018,False,True,0.0,0.19047619047619047,0.851793646812439,0.3990028655245191,Fail
stm32f100,List all the fields of BRR register from UART5 peripheral for STM32F100xx microcontroller.,"DIV_Fraction, DIV_Mantissa","DIV_Mantissa, DIV_Fraction, ADD, ADDSET, ADDHLD, BUF, TXEN, RXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RX","DIV_Mantissa, DIV_Fraction, ADDHLD, ADDSET, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMD","DIV_Mantissa, DIV_Fraction, ADD, ADDSET, ADDHLD, BUF, TXEN, RXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXDIV, CLKSEL, CLKO, AUTOTX, AUTORX, PDMD, SWRST, SWEN, EN, RXDIS, TXDIS, RXEN, TXEN, RX","DIV_Mantissa, DIV_Fraction, ADDHLD, ADDSET, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMDIS, BUFMD",0.34295258,0.34295258,0.3311488,0.3311488,0.34295258,False,True,0.010471204188481674,0.014195583596214534,0.7697142362594604,0.3854087844194197,Fail,0.3311488,False,True,0.015267175572519083,0.014592274678111639,0.7561219930648804,0.38375878796984647,Fail,0.34295258,False,True,0.010471204188481674,0.014195583596214534,0.7697142362594604,0.3854087844194197,Fail,0.3311488,False,True,0.015267175572519083,0.014592274678111639,0.7561219930648804,0.38375878796984647,Fail
stm32f100,What is the bit_width of MEM2MEM field from CCR4 register from DMA1 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the bit_width of SMBUS field from CR1 register from I2C2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the description of BR7 field from BRR register from GPIOE peripheral for STM32F100xx microcontroller?,Reset bit 7,Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),0.48961857,0.48961857,0.48961857,0.48961857,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail,0.48961857,False,False,0.3333333333333333,0.32258064516129037,0.8529893755912781,0.23522503374404805,Fail
stm32f100,What is the address_offset of BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,0x10,0x08,0x0000 0000,0x08,0x0000 0000,0.79403245,0.79403245,0.7223141,0.7223141,0.79403245,False,False,0.0,0.5,0.9496511220932007,0.20714929103851318,Fail,0.7223141,False,False,0.0,0.2727272727272727,0.8663343787193298,0.17970222641121258,Fail,0.79403245,False,False,0.0,0.5,0.9496511220932007,0.20714929103851318,Fail,0.7223141,False,False,0.0,0.2727272727272727,0.8663343787193298,0.17970222641121258,Fail
stm32f100,What is the bit_offset of CHTIF6 field from IFCR register from DMA2 peripheral for STM32F100xx microcontroller?,22,30,28,30,28,0.67078924,0.67078924,0.7605306,0.7605306,0.67078924,False,False,0.0,0.0,0.9978286623954773,0.18321376144886015,Fail,0.7605306,False,False,0.0,0.5,0.9996938705444336,0.2129806101322174,Fail,0.67078924,False,False,0.0,0.0,0.9978286623954773,0.18321376144886015,Fail,0.7605306,False,False,0.0,0.5,0.9996938705444336,0.2129806101322174,Fail
stm32f100,What is the description of CNF12 field from CRH register from GPIOF peripheral for STM32F100xx microcontroller?,"Port n.12 configuration
              bits",12-bit configuration for port 0-15.,CNF12 configuration of TIMx_CH12 pin/channel.,12-bit configuration for port 0-15.,CNF12 configuration of TIMx_CH12 pin/channel.,0.81260425,0.81260425,0.47251043,0.47251043,0.81260425,False,True,0.4444444444444445,0.40476190476190477,0.7647243738174438,0.5144658526257864,Partial,0.47251043,False,False,0.22222222222222224,0.33333333333333337,0.7586879134178162,0.1985398194856114,Fail,0.81260425,False,True,0.4444444444444445,0.40476190476190477,0.7647243738174438,0.5144658526257864,Partial,0.47251043,False,False,0.22222222222222224,0.33333333333333337,0.7586879134178162,0.1985398194856114,Fail
stm32f100,What is the description of DCR register from TIM16 peripheral for STM32F100xx microcontroller?,DMA control register,DMA control register,DMA control register,DMA control register,DMA control register,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass
stm32f100,What is the bit_offset of CCR4 field from CCR4 register from TIM3 peripheral for STM32F100xx microcontroller?,0,0x10,28,0x10,28,0.6226061,0.6226061,0.4157711,0.4157711,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail
stm32f100,What is the bit_width of IPR_N0 field from IPR7 register from NVIC peripheral for STM32F100xx microcontroller?,8,32,2,32,2,0.67385197,0.67385197,0.6382933,0.6382933,0.67385197,False,False,0.0,0.0,0.9997115135192871,0.18364932537078857,Fail,0.6382933,False,False,0.0,0.0,0.9991874694824219,0.18179278671741486,Fail,0.67385197,False,False,0.0,0.0,0.9997115135192871,0.18364932537078857,Fail,0.6382933,False,False,0.0,0.0,0.9991874694824219,0.18179278671741486,Fail
stm32f100,What is the bit_width of ODR7 field from ODR register from GPIOF peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32f100,What is the description of CR2 register from TIM4 peripheral for STM32F100xx microcontroller?,control register 2,Counter overflow/underflow,TIM16&TIM17 control register 2 (TIMx_CR2),Counter overflow/underflow,TIM16&TIM17 control register 2 (TIMx_CR2),0.25424555,0.25424555,0.5720203,0.5720203,0.25424555,False,False,0.0,0.3076923076923077,0.8389526605606079,0.15393979194072577,Fail,0.5720203,True,True,0.7499999999999999,0.4390243902439024,0.8793210387229919,0.8824503899347492,Pass,0.25424555,False,False,0.0,0.3076923076923077,0.8389526605606079,0.15393979194072577,Fail,0.5720203,True,True,0.7499999999999999,0.4390243902439024,0.8793210387229919,0.8824503899347492,Pass
stm32f100,What is the bit_width of BR11 field from BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675,0.58160675,True,False,0.0,0.5,0.9994516968727112,0.5039980918169021,Partial,0.58160675,True,False,0.0,0.5,0.9994516968727112,0.5039980918169021,Partial,0.58160675,True,False,0.0,0.5,0.9994516968727112,0.5039980918169021,Partial,0.58160675,True,False,0.0,0.5,0.9994516968727112,0.5039980918169021,Partial
stm32f100,What is the description of CMAR5 register from DMA2 peripheral for STM32F100xx microcontroller?,"DMA channel 5 memory address
          register",0x060 DMA_CMARS MAB1ﬂ Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O O 0 0 O 0 0 O 0 0 O 0 0 0x064 DMA_CMARS MAB1ﬂ Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 0 0x068 Reserved OXOGC DMACCRG _ Reserved § N_ 5 2 PL [1-0] 5 u] % § E g & o ngg————2 2 o E o o m m D ul—J m 5—1 m 8 ”J Reseﬁvalue 0 0 O 0 O 0 0 O 0 O 0 0 O 0 0 O 0 0 0x070 DMA_CNDTRS Reserved NDT1&m 0x074 Reseﬁvalue 0000000000000000 DMA_CPAR6 Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O PA[31:0 O 0 0 O 0 O 0 0 O 0 0 O 0 0 0x078 DMA_CMARS MAB1ﬂ Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 0 O 0 0 0x08C 0x090 Register 3 1 0 3 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 2 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 1 DMA_CMAR7 MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,CMAR5 register from DMA2 peripheral for STM32F100xx microcontroller.,0x060 DMA_CMARS MAB1ﬂ Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O O 0 0 O 0 0 O 0 0 O 0 0 0x064 DMA_CMARS MAB1ﬂ Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 0 0x068 Reserved OXOGC DMACCRG _ Reserved § N_ 5 2 PL [1-0] 5 u] % § E g & o ngg————2 2 o E o o m m D ul—J m 5—1 m 8 ”J Reseﬁvalue 0 0 O 0 O 0 0 O 0 O 0 0 O 0 0 O 0 0 0x070 DMA_CNDTRS Reserved NDT1&m 0x074 Reseﬁvalue 0000000000000000 DMA_CPAR6 Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O PA[31:0 O 0 0 O 0 O 0 0 O 0 0 O 0 0 0x078 DMA_CMARS MAB1ﬂ Reseﬁvmue 0 O 0 0 O 0 O 0 0 O 0 0 O O 0 0 O 0 O 0 0 O 0 O 0 0 O 0 0 O 0 0 0x08C 0x090 Register 3 1 0 3 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 2 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 1 DMA_CMAR7 MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,CMAR5 register from DMA2 peripheral for STM32F100xx microcontroller.,0.38657326,0.38657326,0.5976716,0.5976716,0.38657326,False,True,0.011142061281337049,0.035902851108764566,0.7181145548820496,0.38106940079711826,Fail,0.5976716,False,False,0.14285714285714288,0.22058823529411764,0.7801995277404785,0.18651435089712384,Fail,0.38657326,False,True,0.011142061281337049,0.035902851108764566,0.7181145548820496,0.38106940079711826,Fail,0.5976716,False,False,0.14285714285714288,0.22058823529411764,0.7801995277404785,0.18651435089712384,Fail
stm32f100,What is the bit_width of CC2DE field from DIER register from TIM5 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the address_offset of CR2 register from TIM3 peripheral for STM32F100xx microcontroller?,0x4,0x04,0x04,0x04,0x04,0.9548875,0.9548875,0.9548875,0.9548875,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail,0.9548875,False,False,0.0,0.75,0.8974823951721191,0.2198667347431183,Fail,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail,0.9548875,False,False,0.0,0.75,0.8974823951721191,0.2198667347431183,Fail
stm32f100,What is the bit_width of PEC field from SR2 register from I2C2 peripheral for STM32F100xx microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass
stm32f100,What is the description of BR9 field from BSRR register from GPIOG peripheral for STM32F100xx microcontroller?,Reset bit 9,Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),Port x Reset bit y (y= 0 .. 15),0.5299591,0.5299591,0.5299591,0.5299591,0.5299591,False,False,0.3333333333333333,0.32258064516129037,0.8500338792800903,0.23679873494691744,Fail,0.5299591,False,False,0.3333333333333333,0.32258064516129037,0.8500338792800903,0.23679873494691744,Fail,0.5299591,False,False,0.3333333333333333,0.32258064516129037,0.8500338792800903,0.23679873494691744,Fail,0.5299591,False,False,0.3333333333333333,0.32258064516129037,0.8500338792800903,0.23679873494691744,Fail
stm32f100,What is the bit_offset of IDR12 field from IDR register from GPIOA peripheral for STM32F100xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f100,What is the bit_width of D40 field from DR40 register from BKP peripheral for STM32F100xx microcontroller?,16,16,1,16,1,1.0,1.0,0.4854614,0.4854614,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,0.4854614,False,False,0.0,0.5,0.999596893787384,0.19921260476112365,Fail,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,0.4854614,False,False,0.0,0.5,0.999596893787384,0.19921260476112365,Fail
stm32f100,What is the address_offset of DR register from UART4 peripheral for STM32F100xx microcontroller?,0x4,0x4002 2400,0x4000c000,0x4002 2400,0x4000c000,0.5732438,0.5732438,0.59765404,0.59765404,0.5732438,True,False,0.0,0.2727272727272727,0.8860434293746948,0.47520506788383826,Fail,0.59765404,True,False,0.0,0.30000000000000004,0.8362285494804382,0.4703169846534729,Fail,0.5732438,True,False,0.0,0.2727272727272727,0.8860434293746948,0.47520506788383826,Fail,0.59765404,True,False,0.0,0.30000000000000004,0.8362285494804382,0.4703169846534729,Fail
stm32f100,What is the description of JDR3 register from ADC1 peripheral for STM32F100xx microcontroller?,injected data register x,0x38 ADC_JDR3 Reserved JDATA[15:0],JDATA3 Register,0x38 ADC_JDR3 Reserved JDATA[15:0],JDATA3 Register,0.23332325,0.23332325,0.4337503,0.4337503,0.23332325,False,True,0.0,0.11764705882352944,0.8266938924789429,0.39155259912504864,Fail,0.4337503,False,True,0.3333333333333333,0.33333333333333337,0.8582319617271423,0.48375564267237975,Fail,0.23332325,False,True,0.0,0.11764705882352944,0.8266938924789429,0.39155259912504864,Fail,0.4337503,False,True,0.3333333333333333,0.33333333333333337,0.8582319617271423,0.48375564267237975,Fail
stm32f100,What is the description of BR14 field from BRR register from GPIOD peripheral for STM32F100xx microcontroller?,Reset bit 14,14 15 14 14 13 13 12 12 11 10 9 £9 a s,Port x Reset bit y (y= 0 .. 15),14 15 14 14 13 13 12 12 11 10 9 £9 a s,Port x Reset bit y (y= 0 .. 15),0.26757264,0.26757264,0.5773883,0.5773883,0.26757264,False,True,0.11764705882352941,0.07894736842105265,0.7958265542984009,0.4102293953991527,Fail,0.5773883,False,False,0.3333333333333333,0.3548387096774194,0.8374848365783691,0.23890074196682182,Fail,0.26757264,False,True,0.11764705882352941,0.07894736842105265,0.7958265542984009,0.4102293953991527,Fail,0.5773883,False,False,0.3333333333333333,0.3548387096774194,0.8374848365783691,0.23890074196682182,Fail
stm32f100,What is the address_offset of BRR register from USART1 peripheral for STM32F100xx microcontroller?,0x8,0x00,0x04,0x00,0x04,0.81911993,0.81911993,0.7516222,0.7516222,0.81911993,False,False,0.0,0.5,0.907325267791748,0.2020547866821289,Fail,0.7516222,False,False,0.0,0.5,0.932548999786377,0.20246345996856688,Fail,0.81911993,False,False,0.0,0.5,0.907325267791748,0.2020547866821289,Fail,0.7516222,False,False,0.0,0.5,0.932548999786377,0.20246345996856688,Fail
stm32f100,What is the description of BUSTURN field from BTR3 register from FSMC peripheral for STM32F100xx microcontroller?,BUSTURN,BUSTURN[3:0]: Bus turnaround phase duration,29:28 BUSTURN[3:0]: Bus turnaround phase duration,BUSTURN[3:0]: Bus turnaround phase duration,29:28 BUSTURN[3:0]: Bus turnaround phase duration,0.40353787,0.40353787,0.2951882,0.2951882,0.40353787,True,True,0.0,0.16279069767441856,0.8841155767440796,0.7109337648680043,Pass,0.2951882,True,True,0.0,0.1428571428571429,0.8449968695640564,0.6986517970051085,Partial,0.40353787,True,True,0.0,0.16279069767441856,0.8841155767440796,0.7109337648680043,Pass,0.2951882,True,True,0.0,0.1428571428571429,0.8449968695640564,0.6986517970051085,Partial
stm32f100,What is the bit_offset of UDE field from DIER register from TIM4 peripheral for STM32F100xx microcontroller?,8,0x00000004,20,0x00000004,20,0.31410146,0.31410146,0.6506514,0.6506514,0.31410146,False,False,0.0,0.0,0.803445041179657,0.1362218290567398,Fail,0.6506514,False,False,0.0,0.0,0.9990533590316772,0.18239057362079622,Fail,0.31410146,False,False,0.0,0.0,0.803445041179657,0.1362218290567398,Fail,0.6506514,False,False,0.0,0.0,0.9990533590316772,0.18239057362079622,Fail
stm32f100,What is the bit_offset of URS field from CR1 register from TIM15 peripheral for STM32F100xx microcontroller?,2,0x0002,0,0x0002,0,0.40490714,0.40490714,0.529222,0.529222,0.40490714,True,False,0.0,0.16666666666666663,0.8323264718055725,0.45342766096194576,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail,0.40490714,True,False,0.0,0.16666666666666663,0.8323264718055725,0.45342766096194576,Fail,0.529222,False,False,0.0,0.0,0.9796125888824463,0.17340298891067504,Fail
stm32f100,List all the fields of CNT register from TIM12 peripheral for STM32F100xx microcontroller.,CNT,"CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, DIR, DMAB, DBL, DTC, DTI0, DTI1, DTI2, DTI3, DTI4, DTRG, DTG0, DTG1, DTG2, DTG3, DTG4, DTG5, DTG6, DTG7, DTG8, DTG9, DTG10, DTG11, DTG12, DTG13, DTG14, DTG15, DTG16, DTG17, DTG18, DTG19, DTG20, DTG21, DTG22, DTG23, DTG24, DTG25, DTG26, DTG27, DTG28, DTG29, DTG30, DTG31, DTG32, DTG33, DTG34, DTG35, DTG36, DTG37, DTG38, DTG39, DTG40, DTG41, DTG42, DTG43, DTG44, DTG45, DTG46, DTG47, DTG48, DTG49, DTG50, DTG51, DTG52, DTG53, DTG54, DTG55, DTG56, DTG57, DTG58, DTG59, DTG60, DTG61, DTG62, DTG63, DTG64, DTG65, DTG66, DTG67, DTG68, DTG69, DTG70, DTG71, DTG72, DTG73, DTG74, DTG75, DTG76, DTG77, DTG78, DTG79, DTG80, DTG81, DTG82, DTG83, DTG84, DTG85, DTG86, DTG87, DTG88, DTG89, DTG90, DTG91, DTG92, DTG93, DTG94, DTG95, DTG96, DTG97, DTG98, DTG99, DTG100, DTG101, DTG102, DTG103, DTG104, DTG105, DTG106, DTG107, DTG108, DTG109, DTG110, DTG111, DTG112, DTG113, DTG114, DTG115, DTG1","CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, DIR, MMS, OSSI, OSSIP, OSSIPM, OSSIS, OSSIBLANKING, BKCMP, BKDIS, BKDS, BKP, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKDSEN, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG","CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, DIR, DMAB, DBL, DTC, DTI0, DTI1, DTI2, DTI3, DTI4, DTRG, DTG0, DTG1, DTG2, DTG3, DTG4, DTG5, DTG6, DTG7, DTG8, DTG9, DTG10, DTG11, DTG12, DTG13, DTG14, DTG15, DTG16, DTG17, DTG18, DTG19, DTG20, DTG21, DTG22, DTG23, DTG24, DTG25, DTG26, DTG27, DTG28, DTG29, DTG30, DTG31, DTG32, DTG33, DTG34, DTG35, DTG36, DTG37, DTG38, DTG39, DTG40, DTG41, DTG42, DTG43, DTG44, DTG45, DTG46, DTG47, DTG48, DTG49, DTG50, DTG51, DTG52, DTG53, DTG54, DTG55, DTG56, DTG57, DTG58, DTG59, DTG60, DTG61, DTG62, DTG63, DTG64, DTG65, DTG66, DTG67, DTG68, DTG69, DTG70, DTG71, DTG72, DTG73, DTG74, DTG75, DTG76, DTG77, DTG78, DTG79, DTG80, DTG81, DTG82, DTG83, DTG84, DTG85, DTG86, DTG87, DTG88, DTG89, DTG90, DTG91, DTG92, DTG93, DTG94, DTG95, DTG96, DTG97, DTG98, DTG99, DTG100, DTG101, DTG102, DTG103, DTG104, DTG105, DTG106, DTG107, DTG108, DTG109, DTG110, DTG111, DTG112, DTG113, DTG114, DTG115, DTG1","CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, DIR, MMS, OSSI, OSSIP, OSSIPM, OSSIS, OSSIBLANKING, BKCMP, BKDIS, BKDS, BKP, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKDSEN, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG, BKPOL, BKPRST, BKCMP, BKDIS, BKDS, BKF, BKCE, BKCINV, BKAVG",0.2877558,0.2877558,0.33540255,0.33540255,0.2877558,True,True,0.0,0.0032679738562091387,0.730219304561615,0.6740840837456823,Partial,0.33540255,True,True,0.0,0.002669039145907437,0.7242085337638855,0.6755348594375353,Partial,0.2877558,True,True,0.0,0.0032679738562091387,0.730219304561615,0.6740840837456823,Partial,0.33540255,True,True,0.0,0.002669039145907437,0.7242085337638855,0.6755348594375353,Partial
stm32f100,What is the bit_width of ADDHLD field from BWTR4 register from FSMC peripheral for STM32F100xx microcontroller?,4,10,12,10,12,0.6570035,0.6570035,0.6974304,0.6974304,0.6570035,False,False,0.0,0.0,0.9990981221199036,0.18271489441394806,Fail,0.6974304,False,False,0.0,0.0,0.9993847608566284,0.18477923274040223,Fail,0.6570035,False,False,0.0,0.0,0.9990981221199036,0.18271489441394806,Fail,0.6974304,False,False,0.0,0.0,0.9993847608566284,0.18477923274040223,Fail
stm32f100,What is the bit_offset of BG field from EGR register from TIM17 peripheral for STM32F100xx microcontroller?,7,15,7,15,7,0.6241758,0.6241758,1.0000001,1.0000001,0.6241758,False,False,0.0,0.0,0.999618411064148,0.1811515510082245,Fail,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,0.6241758,False,False,0.0,0.0,0.999618411064148,0.1811515510082245,Fail,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass
stm32f100,What is the description of TR2 field from RTSR register from EXTI peripheral for STM32F100xx microcontroller?,"Rising trigger event configuration of
              line 2",340/709,TI2 Trigger Output Enable,340/709,TI2 Trigger Output Enable,-0.016513119,-0.016513119,0.44185293,0.44185293,-0.016513119,False,False,0.0,0.0,0.7067500352859497,0.1051868493668735,Fail,0.44185293,False,False,0.18181818181818182,0.24137931034482762,0.7631486058235168,0.1849975391148026,Fail,-0.016513119,False,False,0.0,0.0,0.7067500352859497,0.1051868493668735,Fail,0.44185293,False,False,0.18181818181818182,0.24137931034482762,0.7631486058235168,0.1849975391148026,Fail
stm32f100,What is the address_offset of CSR register from PWR peripheral for STM32F100xx microcontroller?,0x4,0x04,0x04,0x04,0x04,0.9548875,0.9548875,0.9548875,0.9548875,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail,0.9548875,False,False,0.0,0.75,0.8974823951721191,0.2198667347431183,Fail,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail,0.9548875,False,False,0.0,0.75,0.8974823951721191,0.2198667347431183,Fail
stm32f100,What is the description of BS0 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,Set bit 0,101/709,10,101/709,10,0.21171796,0.21171796,0.1834114,0.1834114,0.21171796,False,False,0.0,0.0,0.8013061285018921,0.13078181743621825,Fail,0.1834114,False,False,0.0,0.11111111111111116,0.851837158203125,0.14250169951054786,Fail,0.21171796,False,False,0.0,0.0,0.8013061285018921,0.13078181743621825,Fail,0.1834114,False,False,0.0,0.11111111111111116,0.851837158203125,0.14250169951054786,Fail
stm32f100,What is the bit_offset of ACCMOD field from BWTR4 register from FSMC peripheral for STM32F100xx microcontroller?,28,29:28 ACCMOD[1:0]: Access mode,28,29:28 ACCMOD[1:0]: Access mode,28,0.26700678,0.26700678,1.0000002,1.0000002,0.26700678,True,True,0.0,0.06666666666666665,0.8008883595466614,0.6868169264992079,Partial,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,0.26700678,True,True,0.0,0.06666666666666665,0.8008883595466614,0.6868169264992079,Partial,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32f100,What is the bit_offset of HTIF6 field from ISR register from DMA1 peripheral for STM32F100xx microcontroller?,22,30,20,30,20,0.67078924,0.67078924,0.76032686,0.76032686,0.67078924,False,False,0.0,0.0,0.9978286027908325,0.18321375250816346,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail,0.67078924,False,False,0.0,0.0,0.9978286027908325,0.18321375250816346,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail
stm32f100,List all the fields of RCR register from TIM16 peripheral for STM32F100xx microcontroller.,REP,"RV, ARR, RES, CNT, PSC, CC1, CC2, CC3, CC4, DIR, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN","RCRRR, RCRS, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, R","RV, ARR, RES, CNT, PSC, CC1, CC2, CC3, CC4, DIR, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN, CC1P, CC1E, CC2P, CC2E, CC3P, CC3E, CC4P, CC4E, DIREN, DIRPOL, DIRP, DIRS, DIRU, CMS, CCPOL, CCPRE, ICEDGE, ICEN, URS, DMAEN, UDE, UDIS, UFEN","RCRRR, RCRS, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, RCRSE, RCRNE, RCRUE, RCRT, RCRD, RCRP, RCRJ, RCRK, RCRI, RCRE, RCRCE, R",0.12546608,0.12546608,0.17177483,0.17177483,0.12546608,False,True,0.0,0.002394253790901857,0.7111389636993408,0.36306386117043726,Fail,0.17177483,False,True,0.0,0.002405773857257376,0.678856611251831,0.3605375221003602,Fail,0.12546608,False,True,0.0,0.002394253790901857,0.7111389636993408,0.36306386117043726,Fail,0.17177483,False,True,0.0,0.002405773857257376,0.678856611251831,0.3605375221003602,Fail
stm32f100,What is the bit_offset of MODE8 field from CRH register from GPIOD peripheral for STM32F100xx microcontroller?,0,28,28,28,28,0.4157711,0.4157711,0.4157711,0.4157711,0.4157711,False,False,0.0,0.0,0.9757301807403564,0.16714808195829392,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail,0.4157711,False,False,0.0,0.0,0.9757301807403564,0.16714808195829392,Fail,0.4157711,False,False,0.0,0.0,0.9757298827171326,0.16714803725481034,Fail
stm32f100,What is the description of SR2 register from I2C1 peripheral for STM32F100xx microcontroller?,Status register 2,PEC[7:0] Packet error checking register,I2C Status register 2 (I2C_SR2).,PEC[7:0] Packet error checking register,I2C Status register 2 (I2C_SR2).,0.34520483,0.34520483,0.67158383,0.67158383,0.34520483,False,False,0.25,0.23076923076923073,0.8550513982772827,0.20705641278853779,Fail,0.67158383,True,True,0.7499999999999999,0.53125,0.8689451217651367,0.8904834598302842,Pass,0.34520483,False,False,0.25,0.23076923076923073,0.8550513982772827,0.20705641278853779,Fail,0.67158383,True,True,0.7499999999999999,0.53125,0.8689451217651367,0.8904834598302842,Pass
stm32f100,What is the bit_width of CC1S field from CCMR1_Output register from TIM4 peripheral for STM32F100xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the size of AHBENR register from RCC peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the bit_offset of TG field from EGR register from TIM12 peripheral for STM32F100xx microcontroller?,6,10,4,10,4,0.7016588,0.7016588,0.7977605,0.7977605,0.7016588,False,False,0.0,0.0,0.9989115595817566,0.18491967320442199,Fail,0.7977605,False,False,0.0,0.0,0.9997876286506653,0.18985616862773894,Fail,0.7016588,False,False,0.0,0.0,0.9989115595817566,0.18491967320442199,Fail,0.7977605,False,False,0.0,0.0,0.9997876286506653,0.18985616862773894,Fail
stm32f100,What is the description of CMAR7 register from DMA2 peripheral for STM32F100xx microcontroller?,"DMA channel 7 memory address
          register",MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,CMAR7 MA[31:0] Reset value 0x0000000000000000,MA[31:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,CMAR7 MA[31:0] Reset value 0x0000000000000000,0.23615538,0.23615538,0.34595853,0.34595853,0.23615538,False,False,0.0,0.02185089974293064,0.6801654696464539,0.1149251342260286,Fail,0.34595853,False,False,0.0,0.1063829787234043,0.7678172588348389,0.13778966430653916,Fail,0.23615538,False,False,0.0,0.02185089974293064,0.6801654696464539,0.1149251342260286,Fail,0.34595853,False,False,0.0,0.1063829787234043,0.7678172588348389,0.13778966430653916,Fail
stm32f100,What is the description of TR17 field from RTSR register from EXTI peripheral for STM32F100xx microcontroller?,"Rising trigger event configuration of
              line 17",Rising trigger selection register (EXTI_RTSR),Trigger selection for line 17,Rising trigger selection register (EXTI_RTSR),Trigger selection for line 17,0.5442245,0.5442245,0.7158364,0.7158364,0.5442245,False,False,0.3333333333333333,0.38983050847457623,0.7426523566246033,0.22476727061689236,Fail,0.7158364,False,True,0.5,0.38983050847457623,0.7930334210395813,0.5242383588673705,Partial,0.5442245,False,False,0.3333333333333333,0.38983050847457623,0.7426523566246033,0.22476727061689236,Fail,0.7158364,False,True,0.5,0.38983050847457623,0.7930334210395813,0.5242383588673705,Partial
stm32f100,What is the bit_width of ODR5 field from ODR register from GPIOF peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of OC2M field from CCMR1_Output register from TIM12 peripheral for STM32F100xx microcontroller?,Output Compare 2 mode,Output compare mode,Output compare 2 mode,Output compare mode,Output compare 2 mode,0.9221794,0.9221794,0.9999998,0.9999998,0.9221794,False,False,0.8571428571428571,0.8571428571428572,0.9559142589569092,0.4037818231752941,Fail,0.9999998,True,True,1.0,0.9523809523809523,0.9876222014427185,0.9957623688947588,Pass,0.9221794,False,False,0.8571428571428571,0.8571428571428572,0.9559142589569092,0.4037818231752941,Fail,0.9999998,True,True,1.0,0.9523809523809523,0.9876222014427185,0.9957623688947588,Pass
stm32f100,What is the address_offset of CCR4 register from TIM5 peripheral for STM32F100xx microcontroller?,0x40,0x4c,0x4c,0x4c,0x4c,0.6632521,0.6632521,0.6632521,0.6632521,0.6632521,False,False,0.0,0.75,0.8750243186950684,0.20191625356674195,Fail,0.6632521,False,False,0.0,0.75,0.8750243186950684,0.20191625356674195,Fail,0.6632521,False,False,0.0,0.75,0.8750243186950684,0.20191625356674195,Fail,0.6632521,False,False,0.0,0.75,0.8750243186950684,0.20191625356674195,Fail
stm32f100,What is the bit_width of BR1 field from BRR register from GPIOF peripheral for STM32F100xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f100,List all the fields of SR register from TIM2 peripheral for STM32F100xx microcontroller.,"CC4OF, CC3OF, CC2OF, CC1OF, TIF, CC4IF, CC3IF, CC2IF, CC1IF, UIF","SR, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2",S U F O C C N Z E UI F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F O,"SR, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, CCR5, CCR6, CCR7, CCR8, CCR9, CCR10, CCR11, CCR12, CCR13, CCR14, CCR15, CNT, PSC, ARR, CCR1, CCR2",S U F O C C N Z E UI F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F OC2 F O,0.5157689,0.5157689,0.3102731,0.3102731,0.5157689,False,True,0.0,0.037752414398595224,0.7814499139785767,0.3948935520973406,Fail,0.3102731,False,True,0.0,0.03540587219343694,0.7386659979820251,0.37808384885030294,Fail,0.5157689,False,True,0.0,0.037752414398595224,0.7814499139785767,0.3948935520973406,Fail,0.3102731,False,True,0.0,0.03540587219343694,0.7386659979820251,0.37808384885030294,Fail
stm32f100,What is the size of CR1 register from SPI2 peripheral for STM32F100xx microcontroller?,32,4,32,4,32,0.6150483,0.6150483,0.9999999,0.9999999,0.6150483,False,False,0.0,0.0,0.9990302920341492,0.18060695827007292,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.6150483,False,False,0.0,0.0,0.9990302920341492,0.18060695827007292,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the bit_offset of CTEIF2 field from IFCR register from DMA2 peripheral for STM32F100xx microcontroller?,7,12,12,12,12,0.7221885,0.7221885,0.7221885,0.7221885,0.7221885,False,False,0.0,0.0,0.9998059272766113,0.18608031272888184,Fail,0.7221885,False,False,0.0,0.0,0.9998058080673218,0.1860802948474884,Fail,0.7221885,False,False,0.0,0.0,0.9998059272766113,0.18608031272888184,Fail,0.7221885,False,False,0.0,0.0,0.9998058080673218,0.1860802948474884,Fail
stm32f100,List all the fields of DR1 register from BKP peripheral for STM32F100xx microcontroller.,D1,0x04 BKPFIELD1 Reserved D 15:0,"0x04 BKPFILR1, 0x08 BKPFILR2, 0x0C BKPFILR3, 0x10 BKPFILR4, 0x14 BKPFILR5, 0x18 BKPFILR6, 0x1C BKPFILR7, 0x20 BKPFILR8, 0x24 BKPFILR9, 0x28 BKPFILR10, 0x2C BKPFILR11, 0x30 BKPFILR12, 0x34 BKPFILR13, 0x38 BKPFILR14, 0x3C BKPFILR15, 0x40 BKPFILR16, 0x44 BKPFILR17, 0x48 BKPFILR18, 0x4C BKPFILR19, 0x50 BKPFILR20, 0x54 BKPFILR21, 0x58 BKPFILR22, 0x5C BKPFILR23, 0x60 BKPFILR24, 0x64 BKPFILR25, 0x68 BKPFILR26, 0x6C BKPFILR27, 0x70 BKPFILR28, 0x74 BKPFILR29, 0x78 BKPFILR30, 0x7C BKPFILR31, 0x80 BKPFILR32, 0x84 BKPFILR33, 0x88 BKPFILR34, 0x8C BKPFILR35, 0x90 BKPFILR36, 0x94 BKPFILR37, 0x98 BKPFILR38, 0x9C BKPFILR39, 0xA0 BKPFILR40, 0xA4 BKPFILR41, 0xA8 BKPFILR42, 0xAC BKPFILR43, 0xB0 BKPFILR44, 0xB4 BKPFILR45, 0xB8 BKPFILR46, 0xBC BKPFILR47, 0xC0 BKPFILR48, 0xC4 BKPFILR49, 0xC8 BKPFILR50, 0xCC BKPFILR51, 0xD0 BKPFILR52, 0xD4 BKPFILR53, 0xD8 BKPFILR54, 0xDC BKPFILR55, 0xE0 BKPFILR56, 0xE4 BKPFILR57, 0xE8 BKPFILR58, 0xEC BKPFILR59, 0xF0 BKPFILR60, 0",0x04 BKPFIELD1 Reserved D 15:0,"0x04 BKPFILR1, 0x08 BKPFILR2, 0x0C BKPFILR3, 0x10 BKPFILR4, 0x14 BKPFILR5, 0x18 BKPFILR6, 0x1C BKPFILR7, 0x20 BKPFILR8, 0x24 BKPFILR9, 0x28 BKPFILR10, 0x2C BKPFILR11, 0x30 BKPFILR12, 0x34 BKPFILR13, 0x38 BKPFILR14, 0x3C BKPFILR15, 0x40 BKPFILR16, 0x44 BKPFILR17, 0x48 BKPFILR18, 0x4C BKPFILR19, 0x50 BKPFILR20, 0x54 BKPFILR21, 0x58 BKPFILR22, 0x5C BKPFILR23, 0x60 BKPFILR24, 0x64 BKPFILR25, 0x68 BKPFILR26, 0x6C BKPFILR27, 0x70 BKPFILR28, 0x74 BKPFILR29, 0x78 BKPFILR30, 0x7C BKPFILR31, 0x80 BKPFILR32, 0x84 BKPFILR33, 0x88 BKPFILR34, 0x8C BKPFILR35, 0x90 BKPFILR36, 0x94 BKPFILR37, 0x98 BKPFILR38, 0x9C BKPFILR39, 0xA0 BKPFILR40, 0xA4 BKPFILR41, 0xA8 BKPFILR42, 0xAC BKPFILR43, 0xB0 BKPFILR44, 0xB4 BKPFILR45, 0xB8 BKPFILR46, 0xBC BKPFILR47, 0xC0 BKPFILR48, 0xC4 BKPFILR49, 0xC8 BKPFILR50, 0xCC BKPFILR51, 0xD0 BKPFILR52, 0xD4 BKPFILR53, 0xD8 BKPFILR54, 0xDC BKPFILR55, 0xE0 BKPFILR56, 0xE4 BKPFILR57, 0xE8 BKPFILR58, 0xEC BKPFILR59, 0xF0 BKPFILR60, 0",0.2489863,0.2489863,0.13846035,0.13846035,0.2489863,True,True,0.0,0.06666666666666665,0.8158223032951355,0.6881559940179189,Partial,0.13846035,False,True,0.0,0.0010504201680672232,0.6959759593009949,0.36137193255439526,Fail,0.2489863,True,True,0.0,0.06666666666666665,0.8158223032951355,0.6881559940179189,Partial,0.13846035,False,True,0.0,0.0010504201680672232,0.6959759593009949,0.36137193255439526,Fail
stm32f100,What is the description of OPM field from CR1 register from TIM2 peripheral for STM32F100xx microcontroller?,One-pulse mode,"PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.",Output mode,"PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.",Output mode,0.4005636,0.4005636,0.4720899,0.4720899,0.4005636,False,True,0.06666666666666667,0.06321839080459768,0.8271257877349854,0.4105913009177679,Fail,0.4720899,False,True,0.5,0.5714285714285714,0.9165562987327576,0.5396593677146093,Partial,0.4005636,False,True,0.06666666666666667,0.06321839080459768,0.8271257877349854,0.4105913009177679,Fail,0.4720899,False,True,0.5,0.5714285714285714,0.9165562987327576,0.5396593677146093,Partial
stm32f100,What is the bit_offset of LCK13 field from LCKR register from GPIOG peripheral for STM32F100xx microcontroller?,13,13,13,13,13,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass
stm32f100,What is the description of DUALF field from SR2 register from I2C2 peripheral for STM32F100xx microcontroller?,Dual flag (Slave mode),Dual Addressing Capability to acknowledge 2 slave addresses,Dual Addressing Capability to acknowledge 2 slave addresses,Dual Addressing Capability to acknowledge 2 slave addresses,Dual Addressing Capability to acknowledge 2 slave addresses,0.5002596,0.5002596,0.5002596,0.5002596,0.5002596,False,True,0.16666666666666666,0.27118644067796616,0.8546575903892517,0.45010427283701926,Fail,0.5002596,False,True,0.16666666666666666,0.27118644067796616,0.8546575903892517,0.45010427283701926,Fail,0.5002596,False,True,0.16666666666666666,0.27118644067796616,0.8546575903892517,0.45010427283701926,Fail,0.5002596,False,True,0.16666666666666666,0.27118644067796616,0.8546575903892517,0.45010427283701926,Fail
stm32f100,What is the bit_width of TR0 field from RTSR register from EXTI peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,List all the fields of TXCRCR register from SPI1 peripheral for STM32F100xx microcontroller.,TxCRC,-,0x4002 2400 - 0x4002 27FF TXCRCR Register from SPI1 peripheral for STM32F100xx microcontroller.,-,0x4002 2400 - 0x4002 27FF TXCRCR Register from SPI1 peripheral for STM32F100xx microcontroller.,0.17802949,0.17802949,0.377083,0.377083,0.17802949,False,True,0.0,0.0,0.8158988356590271,0.3812862999737263,Fail,0.377083,True,True,0.0,0.04210526315789476,0.8435747027397156,0.6974956187449004,Partial,0.17802949,False,True,0.0,0.0,0.8158988356590271,0.3812862999737263,Fail,0.377083,True,True,0.0,0.04210526315789476,0.8435747027397156,0.6974956187449004,Partial
stm32f100,What is the description of BR10 field from BRR register from GPIOA peripheral for STM32F100xx microcontroller?,Reset bit 10,Port B pull-up/down register 10 bit field description,Port B pull-up/pull-down register 10 bit field description,Port B pull-up/down register 10 bit field description,Port B pull-up/pull-down register 10 bit field description,0.35636955,0.35636955,0.36046213,0.36046213,0.35636955,False,True,0.36363636363636365,0.15094339622641506,0.8558743000030518,0.47647406528887576,Fail,0.36046213,False,True,0.36363636363636365,0.13793103448275867,0.8519624471664429,0.47544129798218,Fail,0.35636955,False,True,0.36363636363636365,0.15094339622641506,0.8558743000030518,0.47647406528887576,Fail,0.36046213,False,True,0.36363636363636365,0.13793103448275867,0.8519624471664429,0.47544129798218,Fail
stm32f100,What is the bit_offset of MODE11 field from CRH register from GPIOE peripheral for STM32F100xx microcontroller?,12,21,28,21,28,0.6948294,0.6948294,0.61369216,0.61369216,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail
stm32f100,What is the description of ODR9 field from ODR register from GPIOD peripheral for STM32F100xx microcontroller?,Port output data,Port output data (9),Port output data (9),Port output data (9),Port output data (9),0.9006749,0.9006749,0.9006749,0.9006749,0.9006749,True,True,0.8571428571428571,0.8,0.9667128920555115,0.951469249214445,Pass,0.9006749,True,True,0.8571428571428571,0.8,0.9667128920555115,0.951469249214445,Pass,0.9006749,True,True,0.8571428571428571,0.8,0.9667128920555115,0.951469249214445,Pass,0.9006749,True,True,0.8571428571428571,0.8,0.9667128920555115,0.951469249214445,Pass
stm32f100,What is the bit_offset of MA field from CMAR6 register from DMA1 peripheral for STM32F100xx microcontroller?,0,0x08c,0x008,0x08c,0x008,0.60913527,0.60913527,0.6513553,0.6513553,0.60913527,True,False,0.0,0.19999999999999996,0.8005099296569824,0.46053325295448305,Fail,0.6513553,True,False,0.0,0.19999999999999996,0.8340011835098267,0.4676679438352585,Fail,0.60913527,True,False,0.0,0.19999999999999996,0.8005099296569824,0.46053325295448305,Fail,0.6513553,True,False,0.0,0.19999999999999996,0.8340011835098267,0.4676679438352585,Fail
stm32f100,What is the bit_width of WAKE field from CR1 register from USART2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of IDLE field from SR register from USART2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of D24 field from DR24 register from BKP peripheral for STM32F100xx microcontroller?,Backup data,DMA channel 24 transfer complete flag.,DMA channel 24 transfer complete flag.,DMA channel 24 transfer complete flag.,DMA channel 24 transfer complete flag.,0.08582048,0.08582048,0.08582048,0.08582048,0.08582048,False,True,0.0,0.13157894736842102,0.8364417552947998,0.38633623472169826,Fail,0.08582048,False,True,0.0,0.13157894736842102,0.8364417552947998,0.38633623472169826,Fail,0.08582048,False,True,0.0,0.13157894736842102,0.8364417552947998,0.38633623472169826,Fail,0.08582048,False,True,0.0,0.13157894736842102,0.8364417552947998,0.38633623472169826,Fail
stm32f100,What is the address_offset of CCR1 register from TIM3 peripheral for STM32F100xx microcontroller?,0x34,0x34,0x34,0x34,0x34,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass,1.0,True,True,1.0,1.0,1.0000001192092896,1.0000000178813935,Pass,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f100,What is the description of ODR6 field from ODR register from GPIOC peripheral for STM32F100xx microcontroller?,Port output data,Port output data (y= 0 .. 15),Port Output Data 6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 O,Port output data (y= 0 .. 15),Port Output Data 6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 ODR6 O,0.72146666,0.72146666,0.58344936,0.58344936,0.72146666,True,True,0.6,0.5517241379310345,0.9124863147735596,0.8705324871375644,Pass,0.58344936,True,True,0.022900763358778626,0.010852713178294615,0.6997568011283875,0.6892587766853535,Partial,0.72146666,True,True,0.6,0.5517241379310345,0.9124863147735596,0.8705324871375644,Pass,0.58344936,True,True,0.022900763358778626,0.010852713178294615,0.6997568011283875,0.6892587766853535,Partial
stm32f100,What is the description of RXNE field from SR register from UART4 peripheral for STM32F100xx microcontroller?,"Read data register not
              empty",RXNE,RXNE,RXNE,RXNE,0.03128986,0.03128986,0.03128986,0.03128986,0.03128986,False,True,0.0,0.023809523809523836,0.717322587966919,0.36035335741582375,Fail,0.03128986,False,True,0.0,0.023809523809523836,0.7173226475715637,0.36035336635652043,Fail,0.03128986,False,True,0.0,0.023809523809523836,0.717322587966919,0.36035335741582375,Fail,0.03128986,False,True,0.0,0.023809523809523836,0.7173226475715637,0.36035336635652043,Fail
stm32f100,What is the bit_width of DATAST field from BTR3 register from FSMC peripheral for STM32F100xx microcontroller?,8,16,16,16,16,0.70901346,0.70901346,0.70901346,0.70901346,0.70901346,False,False,0.0,0.0,0.9996927380561829,0.18540458381175995,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927380561829,0.18540458381175995,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail
stm32f100,What is the bit_width of D27 field from DR27 register from BKP peripheral for STM32F100xx microcontroller?,16,16,1,16,1,1.0,1.0,0.4854614,0.4854614,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,0.4854614,False,False,0.0,0.5,0.999596893787384,0.19921260476112365,Fail,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,0.4854614,False,False,0.0,0.5,0.999596893787384,0.19921260476112365,Fail
stm32f100,What is the bit_width of CC1S field from CCMR1_Output register from TIM13 peripheral for STM32F100xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the bit_offset of TIM17EN field from APB2ENR register from RCC peripheral for STM32F100xx microcontroller?,18,17,17,17,17,0.8692172,0.8692172,0.8692172,0.8692172,0.8692172,False,False,0.0,0.5,0.999587893486023,0.21839904487133024,Fail,0.8692172,False,False,0.0,0.5,0.999587893486023,0.21839904487133024,Fail,0.8692172,False,False,0.0,0.5,0.999587893486023,0.21839904487133024,Fail,0.8692172,False,False,0.0,0.5,0.999587893486023,0.21839904487133024,Fail
stm32f100,What is the bit_width of TCIE field from CR1 register from USART2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of DATAST field from BWTR2 register from FSMC peripheral for STM32F100xx microcontroller?,8,32,32,32,32,0.67385197,0.67385197,0.67385197,0.67385197,0.67385197,False,False,0.0,0.0,0.9997115135192871,0.18364932537078857,Fail,0.67385197,False,False,0.0,0.0,0.9997115731239319,0.18364933431148528,Fail,0.67385197,False,False,0.0,0.0,0.9997115135192871,0.18364932537078857,Fail,0.67385197,False,False,0.0,0.0,0.9997115731239319,0.18364933431148528,Fail
stm32f100,What is the bit_width of BS7 field from BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of LCK0 field from LCKR register from GPIOD peripheral for STM32F100xx microcontroller?,Port A Lock bit 0,LCK0 Lock Key.,PD0PEN Lock bit 0.,LCK0 Lock Key.,PD0PEN Lock bit 0.,0.4639007,0.4639007,0.7249311,0.7249311,0.4639007,False,False,0.25,0.3529411764705882,0.8603135347366333,0.2198891232995426,Fail,0.7249311,False,True,0.4444444444444445,0.6666666666666667,0.9155961275100708,0.5458081973923578,Partial,0.4639007,False,False,0.25,0.3529411764705882,0.8603135347366333,0.2198891232995426,Fail,0.7249311,False,True,0.4444444444444445,0.6666666666666667,0.9155961275100708,0.5458081973923578,Partial
stm32f100,What is the size of CNDTR5 register from DMA2 peripheral for STM32F100xx microcontroller?,32,0x060,32,0x060,32,0.2990601,0.2990601,0.9999999,0.9999999,0.2990601,False,False,0.0,0.0,0.8413092494010925,0.14114939272403715,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.2990601,False,False,0.0,0.0,0.8413092494010925,0.14114939272403715,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the size of SMPR1 register from ADC1 peripheral for STM32F100xx microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.69824684,False,False,0.0,0.0,0.9997669458389282,0.18487738370895385,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,List all the fields of EGR register from TIM5 peripheral for STM32F100xx microcontroller.,"TG, CC4G, CC3G, CC2G, CC1G, UG","UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG,","UG, CC1G, CC2G, CC3G, COMG, COMS, TG, TRG, B2G, B3G, BDG, BUG, BRG, BP, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE","UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG, UG,","UG, CC1G, CC2G, CC3G, COMG, COMS, TG, TRG, B2G, B3G, BDG, BUG, BRG, BP, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE, CC1P, CC2P, CC3P, CC4P, COM1P, COM2P, COM3P, COM4P, CCPOL, CCPRE",0.49113354,0.49113354,0.5853515,0.5853515,0.49113354,False,True,0.0,0.016617790811339184,0.7436929941177368,0.38694151570166546,Fail,0.5853515,False,True,0.04,0.019872813990461036,0.8067113757133484,0.409267923393386,Fail,0.49113354,False,True,0.0,0.016617790811339184,0.7436929941177368,0.38694151570166546,Fail,0.5853515,False,True,0.04,0.019872813990461036,0.8067113757133484,0.409267923393386,Fail
stm32f100,What is the description of DIER register from TIM6 peripheral for STM32F100xx microcontroller?,DMA/Interrupt enable register,TIM6 Interrupt enable register (TIMx_DIER),TIM6 Interrupt Enable Register (TIMx_DIER),TIM6 Interrupt enable register (TIMx_DIER),TIM6 Interrupt Enable Register (TIMx_DIER),0.60295904,0.60295904,0.60295904,0.60295904,0.60295904,False,True,0.5,0.6190476190476191,0.870197057723999,0.5416298914523351,Partial,0.60295904,False,True,0.5,0.5714285714285714,0.8654068112373352,0.5385304020983832,Partial,0.60295904,False,True,0.5,0.6190476190476191,0.870197057723999,0.5416298914523351,Partial,0.60295904,False,True,0.5,0.5714285714285714,0.8654068112373352,0.5385304020983832,Partial
stm32f100,What is the bit_offset of BR0 field from BSRR register from GPIOE peripheral for STM32F100xx microcontroller?,16,0,0,0,0,0.3899445,0.3899445,0.3899445,0.3899445,0.3899445,False,False,0.0,0.0,0.978171706199646,0.16622298061847685,Fail,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail,0.3899445,False,False,0.0,0.0,0.978171706199646,0.16622298061847685,Fail,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail
stm32f100,What is the bit_width of TXDMAEN field from CR2 register from SPI2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of BS0 field from BSRR register from GPIOD peripheral for STM32F100xx microcontroller?,Set bit 0,15 15 14 14 13 13 12 12 11 10 9 £9 a s,BS0,15 15 14 14 13 13 12 12 11 10 9 £9 a s,BS0,0.1378066,0.1378066,0.30877417,0.30877417,0.1378066,False,False,0.0,0.07894736842105265,0.7903634905815125,0.1293922217268693,Fail,0.30877417,False,False,0.0,0.11111111111111116,0.8534659743309021,0.1490141603681776,Fail,0.1378066,False,False,0.0,0.07894736842105265,0.7903634905815125,0.1293922217268693,Fail,0.30877417,False,False,0.0,0.11111111111111116,0.8534659743309021,0.1490141603681776,Fail
stm32f100,What is the description of ICPCS field from CCMR1_Input register from TIM1 peripheral for STM32F100xx microcontroller?,Input capture 1 prescaler,Input capture 1 prescaler,Input capture 1 prescaler,Input capture 1 prescaler,Input capture 1 prescaler,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,0.9999998807907104,0.9999999791383744,Pass,0.99999994,True,True,1.0,1.0,0.9999998807907104,0.9999999791383744,Pass,0.99999994,True,True,1.0,1.0,0.9999998807907104,0.9999999791383744,Pass,0.99999994,True,True,1.0,1.0,0.9999998807907104,0.9999999791383744,Pass
stm32f100,What is the bit_offset of CLRPEND field from ICPR1 register from NVIC peripheral for STM32F100xx microcontroller?,0,0x0000,0x00000002,0x0000,0x00000002,0.626982,0.626982,0.55011487,0.55011487,0.626982,True,False,0.0,0.16666666666666663,0.8293282985687256,0.46408167680104573,Fail,0.55011487,True,False,0.0,0.09999999999999998,0.8069798350334167,0.45355271875858305,Fail,0.626982,True,False,0.0,0.16666666666666663,0.8293282985687256,0.46408167680104573,Fail,0.55011487,True,False,0.0,0.09999999999999998,0.8069798350334167,0.45355271875858305,Fail
stm32f100,What is the bit_width of TDE field from DIER register from TIM15 peripheral for STM32F100xx microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0,0.48225844,True,False,0.0,0.5,0.9993877410888672,0.4990210831165314,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.48225844,True,False,0.0,0.5,0.9993877410888672,0.4990210831165314,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of CC4S field from CCMR2_Output register from TIM2 peripheral for STM32F100xx microcontroller?,"Capture/Compare 4
              selection","CC4 channel is configured as input, IC4 is mapped on TI4 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped on TI4 10: CC4 channel is configured as input, IC4 is mapped on TI3 11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)",CC4 channel selection,"CC4 channel is configured as input, IC4 is mapped on TI4 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped on TI4 10: CC4 channel is configured as input, IC4 is mapped on TI3 11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)",CC4 channel selection,0.20706072,0.20706072,0.38361865,0.38361865,0.20706072,False,False,0.0,0.09660574412532641,0.7101864218711853,0.12171128671178619,Fail,0.38361865,False,False,0.3333333333333333,0.3414634146341463,0.7508255839347839,0.2155446076296209,Fail,0.20706072,False,False,0.0,0.09660574412532641,0.7101864218711853,0.12171128671178619,Fail,0.38361865,False,False,0.3333333333333333,0.3414634146341463,0.7508255839347839,0.2155446076296209,Fail
stm32f100,What is the description of PSIZE field from CCR3 register from DMA2 peripheral for STM32F100xx microcontroller?,Peripheral size,"128-bit, 32-bit, 16-bit, 8-bit",1/2 Transfer Size,"128-bit, 32-bit, 16-bit, 8-bit",1/2 Transfer Size,0.27174133,0.27174133,0.38079593,0.38079593,0.27174133,False,True,0.0,0.09999999999999998,0.8077637553215027,0.38975162982940675,Fail,0.38079593,False,True,0.4,0.2941176470588235,0.8570399284362793,0.492301667911165,Fail,0.27174133,False,True,0.0,0.09999999999999998,0.8077637553215027,0.38975162982940675,Fail,0.38079593,False,True,0.4,0.2941176470588235,0.8570399284362793,0.492301667911165,Fail
stm32f100,What is the description of STOP field from CR2 register from USART1 peripheral for STM32F100xx microcontroller?,STOP bits,Synchronous mode using Idle line detection.,Synchronous stop generation enable,Synchronous mode using Idle line detection.,Synchronous stop generation enable,0.06908104,0.06908104,0.30567735,0.30567735,0.06908104,False,True,0.0,0.09302325581395354,0.8228771090507507,0.38153678106014116,Fail,0.30567735,False,True,0.3333333333333333,0.08823529411764708,0.8097550272941589,0.4578255531834621,Fail,0.06908104,False,True,0.0,0.09302325581395354,0.8228771090507507,0.38153678106014116,Fail,0.30567735,False,True,0.3333333333333333,0.08823529411764708,0.8097550272941589,0.4578255531834621,Fail
stm32f100,What is the description of CCER register from TIM12 peripheral for STM32F100xx microcontroller?,"capture/compare enable
          register",CC1234567 capture/compare enable register (TIMx_CCER),CCER0 register from TIM12 peripheral for STM32F100xx microcontroller.,CC1234567 capture/compare enable register (TIMx_CCER),CCER0 register from TIM12 peripheral for STM32F100xx microcontroller.,0.7535794,0.7535794,0.35557514,0.35557514,0.7535794,True,True,0.7499999999999999,0.4339622641509434,0.7830010652542114,0.8768272419020815,Pass,0.35557514,False,True,0.18181818181818182,0.2028985507246377,0.7530670762062073,0.4272473825453455,Fail,0.7535794,True,True,0.7499999999999999,0.4339622641509434,0.7830010652542114,0.8768272419020815,Pass,0.35557514,False,True,0.18181818181818182,0.2028985507246377,0.7530670762062073,0.4272473825453455,Fail
stm32f100,What is the bit_width of ODR4 field from ODR register from GPIOA peripheral for STM32F100xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32f100,What is the description of PSIZE field from CCR1 register from DMA2 peripheral for STM32F100xx microcontroller?,Peripheral size,"1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048, 1/4096, 1/8192, 1/16384, 1/32768, 1/65536",12/128,"1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048, 1/4096, 1/8192, 1/16384, 1/32768, 1/65536",12/128,0.18930238,0.18930238,0.3015035,0.3015035,0.18930238,False,True,0.0,0.009009009009009028,0.7629987597465515,0.3743653836551013,Fail,0.3015035,False,True,0.0,0.0,0.8228344917297363,0.3885003492236137,Fail,0.18930238,False,True,0.0,0.009009009009009028,0.7629987597465515,0.3743653836551013,Fail,0.3015035,False,True,0.0,0.0,0.8228344917297363,0.3885003492236137,Fail
stm32f100,What is the bit_offset of TC field from SR register from UART5 peripheral for STM32F100xx microcontroller?,6,24,20,24,20,0.7281065,0.7281065,0.6261145,0.6261145,0.7281065,False,False,0.0,0.0,0.9995614290237427,0.18633953928947447,Fail,0.6261145,False,False,0.0,0.0,0.9992361664772034,0.181191149353981,Fail,0.7281065,False,False,0.0,0.0,0.9995614290237427,0.18633953928947447,Fail,0.6261145,False,False,0.0,0.0,0.9992361664772034,0.181191149353981,Fail
stm32f100,What is the bit_offset of IOPDEN field from APB2ENR register from RCC peripheral for STM32F100xx microcontroller?,5,30,15,30,15,0.59692043,0.59692043,0.6658839,0.6658839,0.59692043,False,False,0.0,0.0,0.9981300830841064,0.17956553399562836,Fail,0.6658839,True,False,0.0,0.5,0.999780535697937,0.5082612752914429,Partial,0.59692043,False,False,0.0,0.0,0.9981300830841064,0.17956553399562836,Fail,0.6658839,True,False,0.0,0.5,0.999780535697937,0.5082612752914429,Partial
stm32f100,What is the bit_width of ODR12 field from ODR register from GPIOC peripheral for STM32F100xx microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675,0.58160675,True,False,0.0,0.5,0.9994514584541321,0.5039980560541153,Partial,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.58160675,True,False,0.0,0.5,0.9994514584541321,0.5039980560541153,Partial,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial
stm32f100,What is the bit_width of BR11 field from BRR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of SQ9 field from SQR2 register from ADC1 peripheral for STM32F100xx microcontroller?,"9th conversion in regular
              sequence",SQ9 Channel Select bits.,9th conversion in regular sequence,SQ9 Channel Select bits.,9th conversion in regular sequence,0.2629902,0.2629902,1.0000001,1.0000001,0.2629902,False,True,0.0,0.16666666666666663,0.7514445185661316,0.38419952144225433,Fail,1.0000001,True,True,1.0,0.7083333333333333,0.8253143429756165,0.9592138240734737,Pass,0.2629902,False,True,0.0,0.16666666666666663,0.7514445185661316,0.38419952144225433,Fail,1.0000001,True,True,1.0,0.7083333333333333,0.8253143429756165,0.9592138240734737,Pass
stm32f100,What is the description of MR0 field from EMR register from EXTI peripheral for STM32F100xx microcontroller?,Event Mask on line 0,Interrupt Mask on line 0,MR0 Interrupt Mask on line 0,Interrupt Mask on line 0,MR0 Interrupt Mask on line 0,0.68396944,0.68396944,0.49142477,0.49142477,0.68396944,False,True,0.8000000000000002,0.7083333333333333,0.9493099451065063,0.6220116303364436,Partial,0.49142477,False,True,0.7272727272727272,0.6071428571428572,0.9339458346366882,0.5904748019653481,Partial,0.68396944,False,True,0.8000000000000002,0.7083333333333333,0.9493099451065063,0.6220116303364436,Partial,0.49142477,False,True,0.7272727272727272,0.6071428571428572,0.9339458346366882,0.5904748019653481,Partial
stm32f100,What is the bit_width of CCR2 field from CCR2 register from TIM5 peripheral for STM32F100xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32f100,What is the bit_width of ARR field from ARR register from TIM1 peripheral for STM32F100xx microcontroller?,16,15,15,15,15,0.8802326,0.8802326,0.8802326,0.8802326,0.8802326,False,False,0.0,0.5,0.999754011631012,0.2189747303724289,Fail,0.8802326,False,False,0.0,0.5,0.9997540712356567,0.2189747393131256,Fail,0.8802326,False,False,0.0,0.5,0.999754011631012,0.2189747303724289,Fail,0.8802326,False,False,0.0,0.5,0.9997540712356567,0.2189747393131256,Fail
stm32f100,What is the description of ODR6 field from ODR register from GPIOE peripheral for STM32F100xx microcontroller?,Port output data,ODR6: Port output data (6),Port output data (6),ODR6: Port output data (6),Port output data (6),0.6564785,0.6564785,0.9289306,0.9289306,0.6564785,True,True,0.7499999999999999,0.6153846153846154,0.9021275639533997,0.8989122915726442,Pass,0.9289306,True,True,0.8571428571428571,0.8,0.966431736946106,0.9528398610012873,Pass,0.6564785,True,True,0.7499999999999999,0.6153846153846154,0.9021275639533997,0.8989122915726442,Pass,0.9289306,True,True,0.8571428571428571,0.8,0.966431736946106,0.9528398610012873,Pass
stm32f100,What is the description of SSI field from CR1 register from SPI3 peripheral for STM32F100xx microcontroller?,Internal slave select,Slave Select Input Enable,Slave Select Input Enable,Slave Select Input Enable,Slave Select Input Enable,0.7312142,0.7312142,0.7312142,0.7312142,0.7312142,False,True,0.5714285714285715,0.16000000000000003,0.912334680557251,0.5456966276339122,Partial,0.7312142,False,True,0.5714285714285715,0.16000000000000003,0.912334680557251,0.5456966276339122,Partial,0.7312142,False,True,0.5714285714285715,0.16000000000000003,0.912334680557251,0.5456966276339122,Partial,0.7312142,False,True,0.5714285714285715,0.16000000000000003,0.912334680557251,0.5456966276339122,Partial
stm32f100,What is the bit_offset of TIF field from SR register from TIM17 peripheral for STM32F100xx microcontroller?,6,0x20,1,0x20,1,0.37308192,0.37308192,0.65244377,0.65244377,0.37308192,False,False,0.0,0.0,0.8532610535621643,0.14664325416088103,Fail,0.65244377,False,False,0.0,0.0,0.9997701048851013,0.18258770406246186,Fail,0.37308192,False,False,0.0,0.0,0.8532610535621643,0.14664325416088103,Fail,0.65244377,False,False,0.0,0.0,0.9997701048851013,0.18258770406246186,Fail
stm32f100,What is the bit_offset of HTIE field from CCR7 register from DMA2 peripheral for STM32F100xx microcontroller?,2,12,12,12,12,0.6423191,0.6423191,0.6423191,0.6423191,0.6423191,True,False,0.0,0.5,0.9993380904197693,0.5070166677236556,Partial,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.6423191,True,False,0.0,0.5,0.9993380904197693,0.5070166677236556,Partial,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial
stm32f100,What is the bit_offset of ASYNCWAIT field from BCR3 register from FSMC peripheral for STM32F100xx microcontroller?,15,20,20,20,20,0.71835333,0.71835333,0.71835333,0.71835333,0.71835333,False,False,0.0,0.0,0.9995572566986084,0.18585125505924224,Fail,0.71835333,False,False,0.0,0.0,0.9995571970939636,0.18585124611854553,Fail,0.71835333,False,False,0.0,0.0,0.9995572566986084,0.18585125505924224,Fail,0.71835333,False,False,0.0,0.0,0.9995571970939636,0.18585124611854553,Fail
stm32f100,What is the description of MODE6 field from CRL register from GPIOG peripheral for STM32F100xx microcontroller?,Port n.6 mode bits,Alternate function mode 6,GPIO mode (IOM0+IOM1+IOM2+IOM3+IOM4+IOM5+IOM6+IOM7),Alternate function mode 6,GPIO mode (IOM0+IOM1+IOM2+IOM3+IOM4+IOM5+IOM6+IOM7),0.3411981,0.3411981,0.33788705,0.33788705,0.3411981,False,True,0.25,0.28,0.9178796410560608,0.46874185049533845,Fail,0.33788705,False,False,0.28571428571428575,0.05882352941176472,0.8334500789642334,0.20199589789414607,Fail,0.3411981,False,True,0.25,0.28,0.9178796410560608,0.46874185049533845,Fail,0.33788705,False,False,0.28571428571428575,0.05882352941176472,0.8334500789642334,0.20199589789414607,Fail
stm32f100,What is the description of IDR13 field from IDR register from GPIOA peripheral for STM32F100xx microcontroller?,Port input data,Input data register (IDR) (x=A..G) (137 7.1.1),Input Data Register 13 (IDR13),Input data register (IDR) (x=A..G) (137 7.1.1),Input Data Register 13 (IDR13),0.2690931,0.2690931,0.41593027,0.41593027,0.2690931,False,True,0.4,0.08695652173913049,0.8442118167877197,0.47443425341792733,Fail,0.41593027,False,True,0.5,0.1333333333333333,0.8456792831420898,0.5043150726954142,Partial,0.2690931,False,True,0.4,0.08695652173913049,0.8442118167877197,0.47443425341792733,Fail,0.41593027,False,True,0.5,0.1333333333333333,0.8456792831420898,0.5043150726954142,Partial
stm32f100,What is the bit_offset of OC1M field from CCMR1_Output register from TIM3 peripheral for STM32F100xx microcontroller?,4,15:0 OC1M: Output Compare 1 mode,0,15:0 OC1M: Output Compare 1 mode,0,0.054998696,0.054998696,0.5480499,0.5480499,0.054998696,False,False,0.0,0.0,0.8148491978645325,0.12497731447219848,Fail,0.5480499,False,False,0.0,0.0,0.9795748591423035,0.17433872520923616,Fail,0.054998696,False,False,0.0,0.0,0.8148491978645325,0.12497731447219848,Fail,0.5480499,False,False,0.0,0.0,0.9795748591423035,0.17433872520923616,Fail
stm32f100,What is the bit_offset of CNF15 field from CRH register from GPIOE peripheral for STM32F100xx microcontroller?,30,15,15,15,15,0.7203963,0.7203963,0.7203963,0.7203963,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.9986485838890076,0.18581710159778594,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.9986485838890076,0.18581710159778594,Fail
stm32f100,What is the bit_offset of USART2_REMAP field from MAPR register from AFIO peripheral for STM32F100xx microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail
stm32f100,What is the bit_width of CC1NE field from CCER register from TIM16 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of ODR7 field from ODR register from GPIOA peripheral for STM32F100xx microcontroller?,Port output data,Port output data (y= 0 .. 15),Port output data (7),Port output data (y= 0 .. 15),Port output data (7),0.72146666,0.72146666,0.93659014,0.93659014,0.72146666,True,True,0.6,0.5517241379310345,0.9124863147735596,0.8705324871375644,Pass,0.93659014,True,True,0.8571428571428571,0.8,0.9670780897140503,0.9533197916405542,Pass,0.72146666,True,True,0.6,0.5517241379310345,0.9124863147735596,0.8705324871375644,Pass,0.93659014,True,True,0.8571428571428571,0.8,0.9670780897140503,0.9533197916405542,Pass
stm32f100,What is the bit_offset of LINEN field from CR2 register from USART3 peripheral for STM32F100xx microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32f100,List all the fields of CCR1 register from TIM15 peripheral for STM32F100xx microcontroller.,CCR1,"CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE,","CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE,","CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE,","CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE, CC1P, CC1NP, CC1NE,",0.35907367,0.35907367,0.35907367,0.35907367,0.35907367,False,True,0.0,0.0023455824863174435,0.6999800205230713,0.3730679656386935,Fail,0.35907367,False,True,0.0,0.0023455824863174435,0.6999800205230713,0.3730679656386935,Fail,0.35907367,False,True,0.0,0.0023455824863174435,0.6999800205230713,0.3730679656386935,Fail,0.35907367,False,True,0.0,0.0023455824863174435,0.6999800205230713,0.3730679656386935,Fail
stm32f100,What is the description of TIF field from SR register from TIM17 peripheral for STM32F100xx microcontroller?,Trigger interrupt flag,Trigger interrupt flag,Trigger interrupt flag,Trigger interrupt flag,Trigger interrupt flag,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass
stm32f100,List all the fields of ISER1 register from NVIC peripheral for STM32F100xx microcontroller.,SETENA,"1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175,","IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN","1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175,","IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN, IRQEN",0.095980495,0.095980495,0.023468625,0.023468625,0.095980495,False,True,0.0,0.0,0.6678867340087891,0.3549820348620415,Fail,0.023468625,False,True,0.0,0.0022354694485842153,0.6570826172828674,0.34984759730488146,Fail,0.095980495,False,True,0.0,0.0,0.6678867340087891,0.3549820348620415,Fail,0.023468625,False,True,0.0,0.0022354694485842153,0.6570826172828674,0.34984759730488146,Fail
stm32f100,List all the fields of APB1RSTR register from RCC peripheral for STM32F100xx microcontroller.,"TIM2RST, TIM3RST, TIM4RST, TIM5RST, TIM6RST, TIM7RST, TIM12RST, TIM13RST, TIM14RST, WWDGRST, SPI2RST, SPI3RST, USART2RST, USART3RST, USART4RST, USART5RST, I2C1RST, I2C2RST, BKPRST, PWRRST, DACRST, CECRST","RTCCLKRST, TIM2RST, TIM3RST, TIM4RST, TIM5RST, TIM6RST, TIM7RST, TIM8RST, I2C1RST, I2C2RST, UART2RST, UART3RST, UART4RST, UART5RST, I2S2EXTRST, UART7RST, UART8RST, TIM12RST, TIM13RST, TIM14RST, TIM15RST, TIM16RST, TIM17RST, WWDT0RST, WWDT1RST, CAN1RST, CAN2RST, PWC1RST, PWC2RST, I2C3RST, I2C4RST, UART9RST, UART10RST, TIM19RST, TIM20RST, TIM21RST, TIM22RST, TIM23RST, TIM24RST, TIM25RST, TIM26RST, TIM27RST, TIM28RST, TIM29RST, TIM30RST, TIM31RST, TIM32RST, TIM33RST, TIM34RST, TIM35RST, TIM36RST, TIM37RST, TIM38RST, TIM39RST, TIM40RST, TIM41RST, TIM42RST, TIM43RST, TIM44RST, TIM45RST, TIM46RST, TIM47RST, TIM48RST, TIM49RST, TIM50RST, TIM51RST, TIM52RST, TIM53RST, TIM54RST, TIM55RST, TIM56RST, TIM57RST, TIM58RST, TIM59RST, TIM60RST, TIM61RST, TIM62RST, TIM63RST, TIM64RST, TIM65RST, TIM66RST, TIM67RST, TIM68RST, TIM69RST, TIM70RST, TIM71RST, TIM72RST, TIM73RST, TIM74RST, TIM75RST, TIM76RST, TIM77RST, TIM78RST, TIM79RST, TIM80RST, TIM81RST, TIM82RST, TIM83RST, TIM84RST, TIM85RST, TIM86RST, TIM87RST, TIM88RST, TIM89RST, TIM90RST, TIM91RST, TIM92RST, TIM93RST, TIM94RST, TIM95RST, TIM96RST, TIM97","TIM2RST, TIM3RST, TIM4RST, TIM5RST, TIM6RST, TIM7RST, TIM8RST, TIM9RST, TIM10RST, TIM11RST, TIM12RST, TIM13RST, TIM14RST, TIM15RST, TIM16RST, TIM17RST, TIM20RST, TIM21RST, TIM22RST, TIM23RST, TIM24RST, TIM25RST, TIM28RST, TIM29RST, TIM30RST, TIM31RST, TIM32RST, TIM33RST, TIM34RST, TIM35RST, TIM36RST, TIM37RST, TIM38RST, TIM39RST, TIM40RST, TIM41RST, TIM42RST, TIM43RST, TIM44RST, TIM45RST, TIM46RST, TIM47RST, TIM48RST, TIM49RST, TIM50RST, TIM51RST, TIM52RST, TIM53RST, TIM54RST, TIM55RST, TIM56RST, TIM57RST, TIM58RST, TIM59RST, TIM60RST, TIM61RST, TIM62RST, TIM63RST, TIM64RST, TIM65RST, TIM66RST, TIM67RST, TIM68RST, TIM69RST, TIM70RST, TIM71RST, TIM72RST, TIM73RST, TIM74RST, TIM75RST, TIM76RST, TIM77RST, TIM78RST, TIM79RST, TIM80RST, TIM81RST, TIM82RST, TIM83RST, TIM84RST, TIM85RST, TIM86RST, TIM87RST, TIM88RST, TIM89RST, TIM90RST, TIM91RST, TIM92RST, TIM93RST, TIM94RST, TIM95RST, TIM96RST, TIM97RST, TIM98RST, TIM99RST, TIM100RST, TIM101RST, TIM102RST, TIM103RST, TIM104RST, TIM105RST, TIM106RST, TIM107RST, TIM108RST, TIM109RST, TIM110RST, TIM111RST, TIM112RST, TIM113RST, TIM114","RTCCLKRST, TIM2RST, TIM3RST, TIM4RST, TIM5RST, TIM6RST, TIM7RST, TIM8RST, I2C1RST, I2C2RST, UART2RST, UART3RST, UART4RST, UART5RST, I2S2EXTRST, UART7RST, UART8RST, TIM12RST, TIM13RST, TIM14RST, TIM15RST, TIM16RST, TIM17RST, WWDT0RST, WWDT1RST, CAN1RST, CAN2RST, PWC1RST, PWC2RST, I2C3RST, I2C4RST, UART9RST, UART10RST, TIM19RST, TIM20RST, TIM21RST, TIM22RST, TIM23RST, TIM24RST, TIM25RST, TIM26RST, TIM27RST, TIM28RST, TIM29RST, TIM30RST, TIM31RST, TIM32RST, TIM33RST, TIM34RST, TIM35RST, TIM36RST, TIM37RST, TIM38RST, TIM39RST, TIM40RST, TIM41RST, TIM42RST, TIM43RST, TIM44RST, TIM45RST, TIM46RST, TIM47RST, TIM48RST, TIM49RST, TIM50RST, TIM51RST, TIM52RST, TIM53RST, TIM54RST, TIM55RST, TIM56RST, TIM57RST, TIM58RST, TIM59RST, TIM60RST, TIM61RST, TIM62RST, TIM63RST, TIM64RST, TIM65RST, TIM66RST, TIM67RST, TIM68RST, TIM69RST, TIM70RST, TIM71RST, TIM72RST, TIM73RST, TIM74RST, TIM75RST, TIM76RST, TIM77RST, TIM78RST, TIM79RST, TIM80RST, TIM81RST, TIM82RST, TIM83RST, TIM84RST, TIM85RST, TIM86RST, TIM87RST, TIM88RST, TIM89RST, TIM90RST, TIM91RST, TIM92RST, TIM93RST, TIM94RST, TIM95RST, TIM96RST, TIM97","TIM2RST, TIM3RST, TIM4RST, TIM5RST, TIM6RST, TIM7RST, TIM8RST, TIM9RST, TIM10RST, TIM11RST, TIM12RST, TIM13RST, TIM14RST, TIM15RST, TIM16RST, TIM17RST, TIM20RST, TIM21RST, TIM22RST, TIM23RST, TIM24RST, TIM25RST, TIM28RST, TIM29RST, TIM30RST, TIM31RST, TIM32RST, TIM33RST, TIM34RST, TIM35RST, TIM36RST, TIM37RST, TIM38RST, TIM39RST, TIM40RST, TIM41RST, TIM42RST, TIM43RST, TIM44RST, TIM45RST, TIM46RST, TIM47RST, TIM48RST, TIM49RST, TIM50RST, TIM51RST, TIM52RST, TIM53RST, TIM54RST, TIM55RST, TIM56RST, TIM57RST, TIM58RST, TIM59RST, TIM60RST, TIM61RST, TIM62RST, TIM63RST, TIM64RST, TIM65RST, TIM66RST, TIM67RST, TIM68RST, TIM69RST, TIM70RST, TIM71RST, TIM72RST, TIM73RST, TIM74RST, TIM75RST, TIM76RST, TIM77RST, TIM78RST, TIM79RST, TIM80RST, TIM81RST, TIM82RST, TIM83RST, TIM84RST, TIM85RST, TIM86RST, TIM87RST, TIM88RST, TIM89RST, TIM90RST, TIM91RST, TIM92RST, TIM93RST, TIM94RST, TIM95RST, TIM96RST, TIM97RST, TIM98RST, TIM99RST, TIM100RST, TIM101RST, TIM102RST, TIM103RST, TIM104RST, TIM105RST, TIM106RST, TIM107RST, TIM108RST, TIM109RST, TIM110RST, TIM111RST, TIM112RST, TIM113RST, TIM114",0.8082316,0.8082316,0.69841015,0.69841015,0.8082316,False,True,0.16417910447761194,0.16394927536231885,0.8896507024765015,0.46489246964403075,Fail,0.69841015,False,True,0.13740458015267176,0.16117216117216115,0.8633137941360474,0.44995710087899843,Fail,0.8082316,False,True,0.16417910447761194,0.16394927536231885,0.8896507024765015,0.46489246964403075,Fail,0.69841015,False,True,0.13740458015267176,0.16117216117216115,0.8633137941360474,0.44995710087899843,Fail
stm32f100,List all the fields of PSC register from TIM17 peripheral for STM32F100xx microcontroller.,PSC,"PSC, ARR, CNT, DMAR, DTGR, DBA, DTC, DTD, DTF, DTJ, DTP, DTR, DTPS, DTRPRS, DTBL, DTBLPRS, DTBLSAMP, DTBLSAMPPRS, DTBLSAMPDLY, DTBLSAMPDLYPRS, DTBLSAMPDLYDLY, DTBLSAMPDLYDLYPRS, DTBLSAMPDLYDLYDLY, DTBLSAMPDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYD","PSC, ARR, CNT, DMAB, DBA, DCR, DBL, DIR, ETRS, MMS, OSSI, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP,","PSC, ARR, CNT, DMAR, DTGR, DBA, DTC, DTD, DTF, DTJ, DTP, DTR, DTPS, DTRPRS, DTBL, DTBLPRS, DTBLSAMP, DTBLSAMPPRS, DTBLSAMPDLY, DTBLSAMPDLYPRS, DTBLSAMPDLYDLY, DTBLSAMPDLYDLYPRS, DTBLSAMPDLYDLYDLY, DTBLSAMPDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYPRS, DTBLSAMPDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLYDLY, DTBLSAMPDLYDLYDLYDLYDLYDLYD","PSC, ARR, CNT, DMAB, DBA, DCR, DBL, DIR, ETRS, MMS, OSSI, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP, OSSIP,",0.40083975,0.40083975,0.29274473,0.29274473,0.40083975,True,True,0.0,0.002525252525252486,0.7114763259887695,0.6768896988244972,Partial,0.29274473,True,True,0.0,0.0022421524663677195,0.6982576847076416,0.6694879966265952,Partial,0.40083975,True,True,0.0,0.002525252525252486,0.7114763259887695,0.6768896988244972,Partial,0.29274473,True,True,0.0,0.0022421524663677195,0.6982576847076416,0.6694879966265952,Partial
stm32f100,What is the bit_width of CNF13 field from CRH register from GPIOE peripheral for STM32F100xx microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863,0.5123863,False,False,0.0,0.0,0.9994018077850342,0.17552958726882933,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.5123863,False,False,0.0,0.0,0.9994018077850342,0.17552958726882933,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail
stm32f100,What is the description of BS0 field from BSRR register from GPIOE peripheral for STM32F100xx microcontroller?,Set bit 0,101/709,Port B Set bit 0,101/709,Port B Set bit 0,0.21171796,0.21171796,0.67964077,0.67964077,0.21171796,False,False,0.0,0.0,0.8013061285018921,0.13078181743621825,Fail,0.67964077,True,True,0.7499999999999999,0.5625,0.9388329386711121,0.9029319792985916,Pass,0.21171796,False,False,0.0,0.0,0.8013061285018921,0.13078181743621825,Fail,0.67964077,True,True,0.7499999999999999,0.5625,0.9388329386711121,0.9029319792985916,Pass
stm32f100,What is the bit_offset of CC4IF field from SR register from TIM3 peripheral for STM32F100xx microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993845820426941,0.18477920591831207,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993845820426941,0.18477920591831207,Fail
stm32f100,What is the bit_offset of OC1M field from CCMR1_Output register from TIM17 peripheral for STM32F100xx microcontroller?,4,15:0,12,15:0,12,0.35880047,0.35880047,0.6974304,0.6974304,0.35880047,False,False,0.0,0.0,0.8702012300491333,0.1484702080488205,Fail,0.6974304,False,False,0.0,0.0,0.9993845820426941,0.18477920591831207,Fail,0.35880047,False,False,0.0,0.0,0.8702012300491333,0.1484702080488205,Fail,0.6974304,False,False,0.0,0.0,0.9993845820426941,0.18477920591831207,Fail
stm32f100,What is the description of BR6 field from BRR register from GPIOA peripheral for STM32F100xx microcontroller?,Reset bit 6,Port B Data Bit 6 Pin Location Field 6 of 12 Bit BRR Register from GPIOA Peripheral for STM32F100xx Microcontroller,"Port B pull-down bit 6 register, for use with PDDR register.",Port B Data Bit 6 Pin Location Field 6 of 12 Bit BRR Register from GPIOA Peripheral for STM32F100xx Microcontroller,"Port B pull-down bit 6 register, for use with PDDR register.",0.34751263,0.34751263,0.39919758,0.39919758,0.34751263,False,True,0.1739130434782609,0.060869565217391286,0.840548038482666,0.4312839243593424,Fail,0.39919758,False,True,0.28571428571428575,0.1166666666666667,0.8776159286499023,0.46457845869518466,Fail,0.34751263,False,True,0.1739130434782609,0.060869565217391286,0.840548038482666,0.4312839243593424,Fail,0.39919758,False,True,0.28571428571428575,0.1166666666666667,0.8776159286499023,0.46457845869518466,Fail
stm32f100,What is the description of CC1IF field from SR register from TIM1 peripheral for STM32F100xx microcontroller?,"Capture/compare 1 interrupt
              flag",Input capture 1 flag,CC1 Interrupt Flag,Input capture 1 flag,CC1 Interrupt Flag,0.6396607,0.6396607,0.65328765,0.65328765,0.6396607,False,True,0.5,0.26086956521739135,0.7821493148803711,0.5123489112957664,Partial,0.65328765,False,False,0.5714285714285715,0.32608695652173914,0.7752320170402527,0.2795392471255724,Fail,0.6396607,False,True,0.5,0.26086956521739135,0.7821493148803711,0.5123489112957664,Partial,0.65328765,False,False,0.5714285714285715,0.32608695652173914,0.7752320170402527,0.2795392471255724,Fail
stm32f100,What is the description of CR2 register from I2C2 peripheral for STM32F100xx microcontroller?,Control register 2,I2C Control register 2 (I2C_CR2),Context:,I2C Control register 2 (I2C_CR2),Context:,0.6905972,0.6905972,0.093034506,0.093034506,0.6905972,True,True,0.7499999999999999,0.5625,0.8848710060119629,0.8953855097293854,Pass,0.093034506,False,False,0.0,0.33333333333333337,0.8962926268577576,0.1557622859875361,Fail,0.6905972,True,True,0.7499999999999999,0.5625,0.8848710060119629,0.8953855097293854,Pass,0.093034506,False,False,0.0,0.33333333333333337,0.8962926268577576,0.1557622859875361,Fail
stm32f100,What is the description of CC3G field from EGR register from TIM4 peripheral for STM32F100xx microcontroller?,"Capture/compare 3
              generation",CC3G Capture/Compare 3 generation,CC3G Capture/Compare 3 Generation,CC3G Capture/Compare 3 generation,CC3G Capture/Compare 3 Generation,0.86862934,0.86862934,0.86862934,0.86862934,0.86862934,True,True,0.8571428571428571,0.5238095238095238,0.7732136249542236,0.9070325581800371,Pass,0.86862934,True,True,0.8571428571428571,0.5,0.7729251384735107,0.905798809017454,Pass,0.86862934,True,True,0.8571428571428571,0.5238095238095238,0.7732136249542236,0.9070325581800371,Pass,0.86862934,True,True,0.8571428571428571,0.5,0.7729251384735107,0.905798809017454,Pass
stm32f100,What is the description of IDR7 field from IDR register from GPIOD peripheral for STM32F100xx microcontroller?,Port input data,Alternate function I/O and debug configuration (AFIO_MAPR),Port input data register (GPIOD_IDR) (x=A..G) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Alternate function I/O and debug configuration (AFIO_MAPR),Port input data register (GPIOD_IDR) (x=A..G) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.19169483,0.19169483,0.6075134,0.6075134,0.19169483,False,True,0.0,0.15517241379310343,0.8576552271842957,0.3959916460616835,Fail,0.6075134,True,True,0.0079155672823219,0.009721322099805585,0.639060914516449,0.6783039881256406,Partial,0.19169483,False,True,0.0,0.15517241379310343,0.8576552271842957,0.3959916460616835,Fail,0.6075134,True,True,0.0079155672823219,0.009721322099805585,0.639060914516449,0.6783039881256406,Partial
stm32f100,What is the bit_width of PORT field from EVCR register from AFIO peripheral for STM32F100xx microcontroller?,3,32,4,32,4,0.57765466,0.57765466,0.8587829,0.8587829,0.57765466,True,False,0.0,0.5,0.9993693828582764,0.5037881404161453,Partial,0.8587829,False,False,0.0,0.0,0.9998157620429993,0.19291150867938994,Fail,0.57765466,True,False,0.0,0.5,0.9993693828582764,0.5037881404161453,Partial,0.8587829,False,False,0.0,0.0,0.9998157620429993,0.19291150867938994,Fail
stm32f100,What is the bit_width of CC2IE field from DIER register from TIM12 peripheral for STM32F100xx microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0,0.48225844,True,False,0.0,0.5,0.9993877410888672,0.4990210831165314,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.48225844,True,False,0.0,0.5,0.9993877410888672,0.4990210831165314,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of UIF field from SR register from TIM7 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the address_offset of ODR register from GPIOA peripheral for STM32F100xx microcontroller?,0xc,0x00,0x00,0x00,0x00,0.78219026,0.78219026,0.78219026,0.78219026,0.78219026,False,False,0.0,0.5,0.8743546605110168,0.1952627122402191,Fail,0.78219026,False,False,0.0,0.5,0.8743548393249512,0.19526273906230926,Fail,0.78219026,False,False,0.0,0.5,0.8743546605110168,0.1952627122402191,Fail,0.78219026,False,False,0.0,0.5,0.8743548393249512,0.19526273906230926,Fail
stm32f100,What is the bit_width of LCK13 field from LCKR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,13,16,13,0.4854614,0.4854614,0.46641022,0.46641022,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.4854614,True,False,0.0,0.5,0.9995967745780945,0.4992125868797302,Fail,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail
stm32f100,What is the base address of TIM7 peripheral for STM32F100xx microcontroller?,0x40001400,0x40010c00,0x40010c00,0x40010c00,0x40010c00,0.91319203,0.91319203,0.91319203,0.91319203,0.91319203,False,False,0.0,0.7,0.8995593190193176,0.21559349954128265,Fail,0.91319203,False,False,0.0,0.7,0.899559497833252,0.2155935263633728,Fail,0.91319203,False,False,0.0,0.7,0.8995593190193176,0.21559349954128265,Fail,0.91319203,False,False,0.0,0.7,0.899559497833252,0.2155935263633728,Fail
stm32f100,What is the bit_width of SCAN field from CR1 register from ADC1 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of PSC register from TIM1 peripheral for STM32F100xx microcontroller?,prescaler,16-bit programmable prescaler allowing dividing (also “on the fly”) the counter clock frequency either by any factor between 1 and 65536.,Prescaler register,16-bit programmable prescaler allowing dividing (also “on the fly”) the counter clock frequency either by any factor between 1 and 65536.,Prescaler register,0.38643354,0.38643354,0.72250056,0.72250056,0.38643354,True,True,0.0909090909090909,0.06569343065693434,0.8097995519638062,0.7122580995979733,Pass,0.72250056,True,True,0.6666666666666666,0.4444444444444444,0.9379229545593262,0.8823690268728469,Pass,0.38643354,True,True,0.0909090909090909,0.06569343065693434,0.8097995519638062,0.7122580995979733,Pass,0.72250056,True,True,0.6666666666666666,0.4444444444444444,0.9379229545593262,0.8823690268728469,Pass
stm32f100,What is the address_offset of DHR8R2 register from DAC peripheral for STM32F100xx microcontroller?,0x1c,0x10,0x10,0x10,0x10,0.73341477,0.73341477,0.73341477,0.73341477,0.73341477,False,False,0.0,0.75,0.8857678174972534,0.20703591108322142,Fail,0.73341477,False,False,0.0,0.75,0.8857676386833191,0.2070358842611313,Fail,0.73341477,False,False,0.0,0.75,0.8857678174972534,0.20703591108322142,Fail,0.73341477,False,False,0.0,0.75,0.8857676386833191,0.2070358842611313,Fail
stm32f100,What is the bit_offset of BS8 field from BSRR register from GPIOF peripheral for STM32F100xx microcontroller?,8,8,12,8,12,1.0,1.0,0.75970125,0.75970125,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.75970125,False,False,0.0,0.0,0.9997665286064148,0.18795004189014436,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.75970125,False,False,0.0,0.0,0.9997665286064148,0.18795004189014436,Fail
stm32f100,What is the bit_offset of ODR8 field from ODR register from GPIOC peripheral for STM32F100xx microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass
stm32f100,What is the bit_offset of CC3NE field from CCER register from TIM1 peripheral for STM32F100xx microcontroller?,10,11,CC3NE,11,CC3NE,0.7633587,0.7633587,0.26398087,0.26398087,0.7633587,False,False,0.0,0.5,0.9998130202293396,0.21313988864421846,Fail,0.26398087,False,False,0.0,0.0,0.8125357031822205,0.13507939875125885,Fail,0.7633587,False,False,0.0,0.5,0.9998130202293396,0.21313988864421846,Fail,0.26398087,False,False,0.0,0.0,0.8125357031822205,0.13507939875125885,Fail
stm32f100,What is the description of PEIE field from CR1 register from USART1 peripheral for STM32F100xx microcontroller?,PE interrupt enable,PE Interrupt Enable,PE Interrupt Enable,PE Interrupt Enable,PE Interrupt Enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.8947368421052632,0.9480342864990234,0.9869419850801168,Pass,1.0,True,True,1.0,0.8947368421052632,0.9480342864990234,0.9869419850801168,Pass,1.0,True,True,1.0,0.8947368421052632,0.9480342864990234,0.9869419850801168,Pass,1.0,True,True,1.0,0.8947368421052632,0.9480342864990234,0.9869419850801168,Pass
stm32f100,What is the bit_offset of TIM3RST field from APB1RSTR register from RCC peripheral for STM32F100xx microcontroller?,1,0x10,0x10,0x10,0x10,0.39627868,0.39627868,0.39627868,0.39627868,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail
stm32f100,What is the description of STOP field from CR2 register from USART3 peripheral for STM32F100xx microcontroller?,STOP bits,1 Stop bit,1 Stop bit,1 Stop bit,1 Stop bit,0.8452436,0.8452436,0.8452436,0.8452436,0.8452436,False,True,0.4,0.4,0.9075620770454407,0.5283964902162552,Partial,0.8452436,False,True,0.4,0.4,0.9075620770454407,0.5283964902162552,Partial,0.8452436,False,True,0.4,0.4,0.9075620770454407,0.5283964902162552,Partial,0.8452436,False,True,0.4,0.4,0.9075620770454407,0.5283964902162552,Partial
stm32f100,What is the bit_width of ARPE field from CR1 register from TIM13 peripheral for STM32F100xx microcontroller?,1,10 11 12 13 14 15 16 17 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 2,1,10 11 12 13 14 15 16 17 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 2,1,0.11079177,0.11079177,1.0,1.0,0.11079177,True,False,0.0,0.0013037809647978849,0.6891530752182007,0.4089777389611694,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.11079177,True,False,0.0,0.0013037809647978849,0.6891530752182007,0.4089777389611694,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the address_offset of CCMR1_Output register from TIM14 peripheral for STM32F100xx microcontroller?,0x18,0x18,0x18,0x18,0x18,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f100,What is the bit_offset of BR15 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,31,15,15,15,15,0.6146564,0.6146564,0.6146564,0.6146564,0.6146564,False,False,0.0,0.0,0.9992052912712097,0.1806136131286621,Fail,0.6146564,False,False,0.0,0.0,0.999205470085144,0.18061363995075225,Fail,0.6146564,False,False,0.0,0.0,0.9992052912712097,0.1806136131286621,Fail,0.6146564,False,False,0.0,0.0,0.999205470085144,0.18061363995075225,Fail
stm32f100,What is the size of SR register from TIM16 peripheral for STM32F100xx microcontroller?,32,0x4,32,0x4,32,0.3920408,0.3920408,0.9999999,0.9999999,0.3920408,False,False,0.0,0.0,0.8387961387634277,0.14542146027088165,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.3920408,False,False,0.0,0.0,0.8387961387634277,0.14542146027088165,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of WAVE1 field from CR register from DAC peripheral for STM32F100xx microcontroller?,"DAC channel1 noise/triangle wave
              generation enable",Wave generation for DAC channel 1.,Wave generation for DAC channel 1,Wave generation for DAC channel 1.,Wave generation for DAC channel 1,0.8450438,0.8450438,0.85171795,0.85171795,0.8450438,False,True,0.5,0.203125,0.797166645526886,0.5219834357500076,Partial,0.85171795,False,True,0.5,0.203125,0.7922000288963318,0.5215721517801285,Partial,0.8450438,False,True,0.5,0.203125,0.797166645526886,0.5219834357500076,Partial,0.85171795,False,True,0.5,0.203125,0.7922000288963318,0.5215721517801285,Partial
stm32f100,List all the fields of GTPR register from USART3 peripheral for STM32F100xx microcontroller.,"GT, PSC","0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,","GTPR, PRSEN, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV","0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,","GTPR, PRSEN, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV, PRSSEL, PRSDIV",0.14732762,0.14732762,0.21611884,0.21611884,0.14732762,False,True,0.0,0.0026075619295958807,0.7034597396850586,0.36301571988977854,Fail,0.21611884,False,True,0.0,0.004889975550122272,0.6950777173042297,0.3653120984913084,Fail,0.14732762,False,True,0.0,0.0026075619295958807,0.7034597396850586,0.36301571988977854,Fail,0.21611884,False,True,0.0,0.004889975550122272,0.6950777173042297,0.3653120984913084,Fail
stm32f100,What is the description of MCO field from CFGR register from RCC peripheral for STM32F100xx microcontroller?,"Microcontroller clock
              output",MCO configuration.,MCO configuration,MCO configuration.,MCO configuration,0.18869519,0.18869519,0.16747132,0.16747132,0.18869519,False,True,0.0,0.1428571428571429,0.7607772350311279,0.3806942020143781,Fail,0.16747132,False,True,0.0,0.1428571428571429,0.7439138889312744,0.3771035064543996,Fail,0.18869519,False,True,0.0,0.1428571428571429,0.7607772350311279,0.3806942020143781,Fail,0.16747132,False,True,0.0,0.1428571428571429,0.7439138889312744,0.3771035064543996,Fail
stm32f100,What is the address_offset of CCMR1_Output register from TIM1 peripheral for STM32F100xx microcontroller?,0x18,0x18,0x18,0x18,0x18,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32f100,What is the description of CC1S field from CCMR1_Output register from TIM4 peripheral for STM32F100xx microcontroller?,"Capture/Compare 1
              selection","CC1 channel is configured as output, IC1 is mapped on TI1.",CC1S: Capture/Compare 1 selection,"CC1 channel is configured as output, IC1 is mapped on TI1.",CC1S: Capture/Compare 1 selection,0.095617354,0.095617354,0.85790133,0.85790133,0.095617354,False,False,0.0,0.2068965517241379,0.7372629642486572,0.12571513991931388,Fail,0.85790133,True,True,0.8571428571428571,0.5121951219512195,0.7731276750564575,0.9059025455227299,Pass,0.095617354,False,False,0.0,0.2068965517241379,0.7372629642486572,0.12571513991931388,Fail,0.85790133,True,True,0.8571428571428571,0.5121951219512195,0.7731276750564575,0.9059025455227299,Pass
stm32f100,What is the bit_width of MODE11 field from CRH register from GPIOF peripheral for STM32F100xx microcontroller?,2,5,2,5,2,0.67584187,0.67584187,1.0000002,1.0000002,0.67584187,False,False,0.0,0.0,0.999342679977417,0.18369349539279936,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.67584187,False,False,0.0,0.0,0.999342679977417,0.18369349539279936,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the description of UE field from CR1 register from USART2 peripheral for STM32F100xx microcontroller?,USART enable,"USART Enable. Enables/Disables USART operation. 0: Disables USART operation. 1: Enables USART operation. Access: R/W. Default: 0. Reset value: 0.',",UE Enable.,"USART Enable. Enables/Disables USART operation. 0: Disables USART operation. 1: Enables USART operation. Access: R/W. Default: 0. Reset value: 0.',",UE Enable.,0.8106303,0.8106303,0.6162311,0.6162311,0.8106303,True,True,0.09090909090909091,0.08163265306122447,0.833113968372345,0.7377620621658655,Pass,0.6162311,False,True,0.0,0.5,0.9015917181968689,0.441050311923027,Fail,0.8106303,True,True,0.09090909090909091,0.08163265306122447,0.833113968372345,0.7377620621658655,Pass,0.6162311,False,True,0.0,0.5,0.9015917181968689,0.441050311923027,Fail
stm32f100,What is the description of SWIER11 field from SWIER register from EXTI peripheral for STM32F100xx microcontroller?,"Software Interrupt on line
              11",Software Interrupt Event Request 11,Software Interrupt Event 11,Software Interrupt Event Request 11,Software Interrupt Event 11,0.8351885,0.8351885,0.8677679,0.8677679,0.8351885,False,True,0.6,0.5581395348837209,0.8024153709411621,0.560028707787048,Partial,0.8677679,False,True,0.6666666666666665,0.5348837209302326,0.8055466413497925,0.5742979091036227,Partial,0.8351885,False,True,0.6,0.5581395348837209,0.8024153709411621,0.560028707787048,Partial,0.8677679,False,True,0.6666666666666665,0.5348837209302326,0.8055466413497925,0.5742979091036227,Partial
stm32f100,What is the bit_offset of HTIF1 field from ISR register from DMA1 peripheral for STM32F100xx microcontroller?,2,15,16,15,16,0.51618814,0.51618814,0.5123863,0.5123863,0.51618814,False,False,0.0,0.0,0.9991148710250854,0.1756766378879547,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,0.51618814,False,False,0.0,0.0,0.9991148710250854,0.1756766378879547,Fail,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail
stm32f100,What is the bit_width of BR3 field from BRR register from GPIOC peripheral for STM32F100xx microcontroller?,1,16,4,16,4,0.4854614,0.4854614,0.768664,0.768664,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32f100,List all the fields of CCR6 register from DMA1 peripheral for STM32F100xx microcontroller.,"EN, TCIE, HTIE, TEIE, DIR, CIRC, PINC, MINC, PSIZE, MSIZE, PL, MEM2MEM","ENG, ARS, PSIZE, PRILEVEL, SWRQ, DBGSTOP, A, I, U, D, F, TEIF, TCIF, TERR, TEA, TDME, TSEL, TSTART, TERRCLR, TERRCH, TIF, TEIFC, TCIFC, TERRCLR, TERRCH, TDMEC, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL","DMAEN, DMALVL, DBGSTOP, DMACFG, DMAREQ, DMARQ, DMARQEN, DMARQPOS, DMARQSIZE, DMARQCNT, DMARQCNTEN, DMARQCNTCLR, DMARQCNTTOG, DMARQCNTTOGEN, DMARQCNTTOGCLR, DMARQCNTTOGCLREN, DMARQCNTTOGCLRCLR, DMARQCNTTOGCLRCLREN, DMARQCNTTOGCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCL","ENG, ARS, PSIZE, PRILEVEL, SWRQ, DBGSTOP, A, I, U, D, F, TEIF, TCIF, TERR, TEA, TDME, TSEL, TSTART, TERRCLR, TERRCH, TIF, TEIFC, TCIFC, TERRCLR, TERRCH, TDMEC, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL, TSTART, TEA, TDME, TSEL","DMAEN, DMALVL, DBGSTOP, DMACFG, DMAREQ, DMARQ, DMARQEN, DMARQPOS, DMARQSIZE, DMARQCNT, DMARQCNTEN, DMARQCNTCLR, DMARQCNTTOG, DMARQCNTTOGEN, DMARQCNTTOGCLR, DMARQCNTTOGCLREN, DMARQCNTTOGCLRCLR, DMARQCNTTOGCLRCLREN, DMARQCNTTOGCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLREN, DMARQCNTTOGCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCLRCL",0.50976634,0.50976634,0.32617667,0.32617667,0.50976634,False,True,0.008658008658008658,0.03885630498533721,0.7727320790290833,0.395072545848018,Fail,0.32617667,False,True,0.0,0.04592720970537256,0.7226982116699219,0.37700992589445215,Fail,0.50976634,False,True,0.008658008658008658,0.03885630498533721,0.7727320790290833,0.395072545848018,Fail,0.32617667,False,True,0.0,0.04592720970537256,0.7226982116699219,0.37700992589445215,Fail
stm32f100,What is the size of DR4 register from BKP peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of ODR13 field from ODR register from GPIOC peripheral for STM32F100xx microcontroller?,Port output data,Output data register (ODR),Output data register 13 (ODR13),Output data register (ODR),Output data register 13 (ODR13),0.42471352,0.42471352,0.3948079,0.3948079,0.42471352,False,True,0.5714285714285715,0.1923076923076923,0.8379597663879395,0.5208307399690806,Partial,0.3948079,False,True,0.5,0.16129032258064513,0.8542129397392273,0.5059368523378526,Partial,0.42471352,False,True,0.5714285714285715,0.1923076923076923,0.8379597663879395,0.5208307399690806,Partial,0.3948079,False,True,0.5,0.16129032258064513,0.8542129397392273,0.5059368523378526,Partial
stm32f100,What is the bit_width of STOPF field from SR1 register from I2C2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of IDR10 field from IDR register from GPIOE peripheral for STM32F100xx microcontroller?,Port input data,GPIO Data Register (DR) Read Only Access.,"GPIO Data Register 10, Read Only, 32-bit access.",GPIO Data Register (DR) Read Only Access.,"GPIO Data Register 10, Read Only, 32-bit access.",0.2452949,0.2452949,0.33287758,0.33287758,0.2452949,False,True,0.2,0.14634146341463417,0.8327466249465942,0.4344938118501408,Fail,0.33287758,False,True,0.18181818181818182,0.16666666666666663,0.8431612849235535,0.43781504125306103,Fail,0.2452949,False,True,0.2,0.14634146341463417,0.8327466249465942,0.4344938118501408,Fail,0.33287758,False,True,0.18181818181818182,0.16666666666666663,0.8431612849235535,0.43781504125306103,Fail
stm32f100,What is the size of BRR register from GPIOD peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of CR1 register from TIM3 peripheral for STM32F100xx microcontroller?,control register 1,Counter reload register (TIMx_CR1),TIMx control register 1 (TIMx_CR1),Counter reload register (TIMx_CR1),TIMx control register 1 (TIMx_CR1),0.51992416,0.51992416,0.66166663,0.66166663,0.51992416,False,False,0.28571428571428575,0.47058823529411764,0.8809410333633423,0.23880963210298234,Fail,0.66166663,True,True,0.7499999999999999,0.5294117647058824,0.888535737991333,0.8928342805189246,Pass,0.51992416,False,False,0.28571428571428575,0.47058823529411764,0.8809410333633423,0.23880963210298234,Fail,0.66166663,True,True,0.7499999999999999,0.5294117647058824,0.888535737991333,0.8928342805189246,Pass
stm32f100,What is the bit_offset of CHTIF7 field from IFCR register from DMA2 peripheral for STM32F100xx microcontroller?,26,25,24,25,24,0.8418845,0.8418845,0.8227407,0.8227407,0.8418845,False,False,0.0,0.5,0.9998366236686707,0.21706971824169158,Fail,0.8227407,False,False,0.0,0.5,0.9994904398918152,0.21606059968471525,Fail,0.8418845,False,False,0.0,0.5,0.9998366236686707,0.21706971824169158,Fail,0.8227407,False,False,0.0,0.5,0.9994904398918152,0.21606059968471525,Fail
stm32f100,What is the bit_width of PL field from CCR4 register from DMA1 peripheral for STM32F100xx microcontroller?,2,32,10,32,10,0.56588167,0.56588167,0.6143246,0.6143246,0.56588167,True,False,0.0,0.5,0.9990290999412537,0.5031484484672546,Partial,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.56588167,True,False,0.0,0.5,0.9990290999412537,0.5031484484672546,Partial,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail
stm32f100,What is the description of IC2F field from CCMR1_Input register from TIM2 peripheral for STM32F100xx microcontroller?,Input capture 2 filter,Input capture 2 filter,Input capture 2 filter,Input capture 2 filter,Input capture 2 filter,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32f100,What is the size of DIVH register from RTC peripheral for STM32F100xx microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f100,What is the bit_offset of CONT field from CR2 register from ADC1 peripheral for STM32F100xx microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,0.48225844,True,False,0.0,0.5,0.9993879199028015,0.49902110993862153,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,0.48225844,True,False,0.0,0.5,0.9993879199028015,0.49902110993862153,Fail
stm32f100,What is the bit_offset of BR8 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,24,8,8,8,8,0.7101001,0.7101001,0.7101001,0.7101001,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail,0.7101001,False,False,0.0,0.0,0.9991757273674011,0.18538136482238768,Fail
stm32f100,What is the bit_width of CC1G field from EGR register from TIM2 peripheral for STM32F100xx microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f100,List all the fields of CCMR2_Output register from TIM1 peripheral for STM32F100xx microcontroller.,"OC4CE, OC4M, OC4PE, OC4FE, CC4S, OC3CE, OC3M, OC3PE, OC3FE, CC3S","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_FILT, CC2NP_POL, CC2NP_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT,","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_FILT, CC2NP, CC2NP_EN, CC2NP_POL, CC2NP_FILT, CC2NE, CC2NE_EN, CC2NE_POL, CC2NE_FILT, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P,","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_FILT, CC2NP_POL, CC2NP_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT, CC2NE_POL, CC2NE_FILT, CC2NE_EN, CC2NE_FILT,","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_FILT, CC2NP, CC2NP_EN, CC2NP_POL, CC2NP_FILT, CC2NE, CC2NE_EN, CC2NE_POL, CC2NE_FILT, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2, CC2_EN, CC2NE, CC2NE_EN, CC2P,",0.4948212,0.4948212,0.48879457,0.48879457,0.4948212,False,True,0.0,0.039215686274509776,0.7831820249557495,0.39417914759879014,Fail,0.48879457,False,True,0.0,0.03514376996805113,0.7903462648391724,0.3947488564843187,Fail,0.4948212,False,True,0.0,0.039215686274509776,0.7831820249557495,0.39417914759879014,Fail,0.48879457,False,True,0.0,0.03514376996805113,0.7903462648391724,0.3947488564843187,Fail
stm32f100,What is the bit_offset of OC3CE field from CCMR2_Output register from TIM2 peripheral for STM32F100xx microcontroller?,7,15,12,15,12,0.6241758,0.6241758,0.7221885,0.7221885,0.6241758,False,False,0.0,0.0,0.9996185302734375,0.18115156888961792,Fail,0.7221885,False,False,0.0,0.0,0.9998056888580322,0.18608027696609497,Fail,0.6241758,False,False,0.0,0.0,0.9996185302734375,0.18115156888961792,Fail,0.7221885,False,False,0.0,0.0,0.9998056888580322,0.18608027696609497,Fail
stm32f100,What is the bit_width of JOFFSET3 field from JOFR3 register from ADC1 peripheral for STM32F100xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f100,What is the bit_width of CC1IF field from SR register from TIM12 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_width of CPOL field from CR1 register from SPI1 peripheral for STM32F100xx microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f100,What is the description of OC3CE field from CCMR2_Output register from TIM4 peripheral for STM32F100xx microcontroller?,"Output compare 3 clear
              enable",Output compare 3 clear enable,Output Compare 3 Clear Enable,Output compare 3 clear enable,Output Compare 3 Clear Enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6744186046511628,0.8320074677467346,0.9585220503945684,Pass,1.0,True,True,1.0,0.6046511627906976,0.7987111210823059,0.9500392263018808,Pass,1.0,True,True,1.0,0.6744186046511628,0.8320074677467346,0.9585220503945684,Pass,1.0,True,True,1.0,0.6046511627906976,0.7987111210823059,0.9500392263018808,Pass
stm32f100,What is the description of DFF field from CR1 register from SPI2 peripheral for STM32F100xx microcontroller?,Data frame format,DFF,Data frame format,DFF,Data frame format,0.19739163,0.19739163,1.0000002,1.0000002,0.19739163,False,True,0.0,0.05882352941176472,0.7944600582122803,0.381979766663383,Fail,1.0000002,True,True,1.0,1.0,0.9999998807907104,0.9999999940395355,Pass,0.19739163,False,True,0.0,0.05882352941176472,0.7944600582122803,0.381979766663383,Fail,1.0000002,True,True,1.0,1.0,0.9999998807907104,0.9999999940395355,Pass
stm32f100,List all the fields of SMCR register from TIM1 peripheral for STM32F100xx microcontroller.,"ETP, ECE, ETPS, ETF, MSM, TS, SMS","ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1,","SMS, TS, TIPD, ECE, ETP, ETF, TRG, BRE, BRP, BDMA, BDMAT, BDLA, BDLS, BDLE, BDLS, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE,","ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETF, ECE, ETP, ETRG, ETI0, ETI1,","SMS, TS, TIPD, ECE, ETP, ETF, TRG, BRE, BRP, BDMA, BDMAT, BDLA, BDLS, BDLE, BDLS, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE, BDLE,",0.41901454,0.41901454,0.4623056,0.4623056,0.41901454,False,True,0.031088082901554404,0.02194907813871816,0.7534819841384888,0.3912880952727654,Fail,0.4623056,False,True,0.03980099502487562,0.02251082251082248,0.7553040385246277,0.39549662617978687,Fail,0.41901454,False,True,0.031088082901554404,0.02194907813871816,0.7534819841384888,0.3912880952727654,Fail,0.4623056,False,True,0.03980099502487562,0.02251082251082248,0.7553040385246277,0.39549662617978687,Fail
stm32f100,What is the size of DR12 register from BKP peripheral for STM32F100xx microcontroller?,32,0x2000 0000,0x10,0x2000 0000,0x10,0.27829367,0.27829367,0.29422534,0.29422534,0.27829367,False,False,0.0,0.09090909090909094,0.7918081879615784,0.13723136620088056,Fail,0.29422534,False,False,0.0,0.0,0.8633670210838318,0.1442163199186325,Fail,0.27829367,False,False,0.0,0.09090909090909094,0.7918081879615784,0.13723136620088056,Fail,0.29422534,False,False,0.0,0.0,0.8633670210838318,0.1442163199186325,Fail
stm32f100,What is the bit_width of BR6 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of CEN field from CR1 register from TIM5 peripheral for STM32F100xx microcontroller?,Counter enable,Counter enable,Counter enable,Counter enable,Counter enable,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the bit_width of CC2G field from EGR register from TIM15 peripheral for STM32F100xx microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f100,What is the bit_offset of CTCIF7 field from IFCR register from DMA1 peripheral for STM32F100xx microcontroller?,25,28,28,28,28,0.788435,0.788435,0.788435,0.788435,0.788435,False,False,0.0,0.5,0.9996485114097595,0.21436902582645417,Fail,0.788435,False,False,0.0,0.5,0.9996485114097595,0.21436902582645417,Fail,0.788435,False,False,0.0,0.5,0.9996485114097595,0.21436902582645417,Fail,0.788435,False,False,0.0,0.5,0.9996485114097595,0.21436902582645417,Fail
stm32f100,What is the description of IREN field from CR3 register from USART1 peripheral for STM32F100xx microcontroller?,IrDA mode enable,"IENS, IRENS, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IR",IREN0 IREN1 IREN2 IREN3 IREN4 IREN5 IREN6 IREN7 IREN8 IREN9 IREN10 IREN11 IREN12 IREN13 IREN14 IREN15,"IENS, IRENS, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IREN, IR",IREN0 IREN1 IREN2 IREN3 IREN4 IREN5 IREN6 IREN7 IREN8 IREN9 IREN10 IREN11 IREN12 IREN13 IREN14 IREN15,0.17999521,0.17999521,0.26779172,0.26779172,0.17999521,False,True,0.0,0.00195694716242667,0.6661781668663025,0.35902433283699936,Fail,0.26779172,False,True,0.0,0.02970297029702973,0.7317740321159363,0.37464083924446956,Fail,0.17999521,False,True,0.0,0.00195694716242667,0.6661781668663025,0.35902433283699936,Fail,0.26779172,False,True,0.0,0.02970297029702973,0.7317740321159363,0.37464083924446956,Fail
stm32f100,What is the bit_offset of TI1S field from CR2 register from TIM2 peripheral for STM32F100xx microcontroller?,7,0,0,0,0,0.4887003,0.4887003,0.4887003,0.4887003,0.4887003,False,False,0.0,0.0,0.9792036414146423,0.171315561234951,Fail,0.4887003,False,False,0.0,0.0,0.979203462600708,0.17131553441286085,Fail,0.4887003,False,False,0.0,0.0,0.9792036414146423,0.171315561234951,Fail,0.4887003,False,False,0.0,0.0,0.979203462600708,0.17131553441286085,Fail
stm32f100,What is the description of IDR9 field from IDR register from GPIOF peripheral for STM32F100xx microcontroller?,Port input data,Input data register (IDRx),Input Data Register 9 (IDR9),Input data register (IDRx),Input Data Register 9 (IDR9),0.44026342,0.44026342,0.43635023,0.43635023,0.44026342,False,True,0.5714285714285715,0.15384615384615385,0.8393977284431458,0.5199008522616638,Partial,0.43635023,False,True,0.5,0.1428571428571429,0.8462948203086853,0.505904591509274,Partial,0.44026342,False,True,0.5714285714285715,0.15384615384615385,0.8393977284431458,0.5199008522616638,Partial,0.43635023,False,True,0.5,0.1428571428571429,0.8462948203086853,0.505904591509274,Partial
stm32f100,What is the bit_offset of MODE11 field from CRH register from GPIOD peripheral for STM32F100xx microcontroller?,12,21,29,21,29,0.6948294,0.6948294,0.5209204,0.5209204,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.5209204,False,False,0.0,0.0,0.9996904730796814,0.17599959075450897,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.5209204,False,False,0.0,0.0,0.9996904730796814,0.17599959075450897,Fail
stm32f100,What is the size of OAR register from CEC peripheral for STM32F100xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f100,What is the bit_width of LSERDYIE field from CIR register from RCC peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of PR12 field from PR register from EXTI peripheral for STM32F100xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32f100,What is the bit_width of TIF field from SR register from TIM12 peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of IDR10 field from IDR register from GPIOA peripheral for STM32F100xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of CNT field from CNT register from TIM14 peripheral for STM32F100xx microcontroller?,counter value,Counter register (TIMx_CNT),Counter register (TIMx_CNT),Counter register (TIMx_CNT),Counter register (TIMx_CNT),0.49062267,0.49062267,0.49062267,0.49062267,0.49062267,False,True,0.4,0.2962962962962963,0.8374820351600647,0.494968253561744,Fail,0.49062267,False,True,0.4,0.2962962962962963,0.8374820351600647,0.494968253561744,Fail,0.49062267,False,True,0.4,0.2962962962962963,0.8374820351600647,0.494968253561744,Fail,0.49062267,False,True,0.4,0.2962962962962963,0.8374820351600647,0.494968253561744,Fail
stm32f100,What is the description of CR2 register from SPI1 peripheral for STM32F100xx microcontroller?,control register 2,SPI_CR2 Reserved E I E X T E I E N X R E I R R E d e v r e s e R E O S S N E A M D X T N E A M D X R Reset value 0 0 0 0 0 0 R SPI_SR Reserved Y S B R V O F D O M R E C R C d e v r e s e E X T E N X R Reset value 0 0 0 0 R 1 0 SPI_DR Reset value Reserved DR[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI_CRCPR Reset value Reserved CRCPOLY[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 SPI_RXCRCR Reset value Reserved RxCRC[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI_TXCRCR Reset value Reserved TxCRC[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,SPI control register 2 (SPI_CR2),SPI_CR2 Reserved E I E X T E I E N X R E I R R E d e v r e s e R E O S S N E A M D X T N E A M D X R Reset value 0 0 0 0 0 0 R SPI_SR Reserved Y S B R V O F D O M R E C R C d e v r e s e E X T E N X R Reset value 0 0 0 0 R 1 0 SPI_DR Reset value Reserved DR[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI_CRCPR Reset value Reserved CRCPOLY[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 SPI_RXCRCR Reset value Reserved RxCRC[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI_TXCRCR Reset value Reserved TxCRC[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,SPI control register 2 (SPI_CR2),0.26461375,0.26461375,0.66364825,0.66364825,0.26461375,False,False,0.0,0.02075471698113207,0.7367063760757446,0.12477437964025534,Fail,0.66364825,True,True,0.7499999999999999,0.5625,0.9161195755004883,0.8987253487110138,Pass,0.26461375,False,False,0.0,0.02075471698113207,0.7367063760757446,0.12477437964025534,Fail,0.66364825,True,True,0.7499999999999999,0.5625,0.9161195755004883,0.8987253487110138,Pass
stm32f100,What is the description of CC1S field from CCMR1_Input register from TIM1 peripheral for STM32F100xx microcontroller?,"Capture/Compare 1
              selection","CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)",CC1S: Capture/Compare 1 selection,"CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)",CC1S: Capture/Compare 1 selection,0.16546941,0.16546941,0.85790133,0.85790133,0.16546941,False,False,0.0,0.18125000000000002,0.727608323097229,0.12647721886634827,Fail,0.85790133,True,True,0.8571428571428571,0.5121951219512195,0.7731276750564575,0.9059025455227299,Pass,0.16546941,False,False,0.0,0.18125000000000002,0.727608323097229,0.12647721886634827,Fail,0.85790133,True,True,0.8571428571428571,0.5121951219512195,0.7731276750564575,0.9059025455227299,Pass
stm32f100,What is the description of OIS1 field from CR2 register from TIM15 peripheral for STM32F100xx microcontroller?,Output Idle state 1,Output Idle state 1 (OC1 output),Output Idle State 1 (OC1 output),Output Idle state 1 (OC1 output),Output Idle State 1 (OC1 output),0.8887951,0.8887951,0.8887951,0.8887951,0.8887951,True,True,0.8,0.59375,0.951454222202301,0.9268453872203827,Pass,0.8887951,True,True,0.8,0.5625,0.9450089931488037,0.9243161028623581,Pass,0.8887951,True,True,0.8,0.59375,0.951454222202301,0.9268453872203827,Pass,0.8887951,True,True,0.8,0.5625,0.9450089931488037,0.9243161028623581,Pass
stm32f100,What is the description of CNF12 field from CRH register from GPIOD peripheral for STM32F100xx microcontroller?,"Port n.12 configuration
              bits",12-bit binary counter mode configuration 131,Alternate function selection 12,12-bit binary counter mode configuration 131,Alternate function selection 12,0.5527767,0.5527767,0.16442505,0.16442505,0.5527767,False,True,0.2,0.15909090909090906,0.7677271366119385,0.44075245066122576,Fail,0.16442505,False,True,0.0,0.23809523809523814,0.777908205986023,0.38681224506525763,Fail,0.5527767,False,True,0.2,0.15909090909090906,0.7677271366119385,0.44075245066122576,Fail,0.16442505,False,True,0.0,0.23809523809523814,0.777908205986023,0.38681224506525763,Fail
stm32f100,What is the description of TIF field from SR register from TIM5 peripheral for STM32F100xx microcontroller?,Trigger interrupt flag,TIMx Trigger Interrupt Flag,TIMx Interrupt Flag,TIMx Trigger Interrupt Flag,TIMx Interrupt Flag,0.83930063,0.83930063,0.7227296,0.7227296,0.83930063,True,True,0.8571428571428571,0.7407407407407407,0.9020352959632874,0.935735934483942,Pass,0.7227296,False,True,0.6666666666666666,0.6363636363636364,0.9130887389183044,0.5882513071551468,Partial,0.83930063,True,True,0.8571428571428571,0.7407407407407407,0.9020352959632874,0.935735934483942,Pass,0.7227296,False,True,0.6666666666666666,0.6363636363636364,0.9130887389183044,0.5882513071551468,Partial
stm32f100,What is the bit_offset of UG field from EGR register from TIM16 peripheral for STM32F100xx microcontroller?,0,0x00000002,0x02,0x00000002,0x02,0.55011487,0.55011487,0.6271049,0.6271049,0.55011487,True,False,0.0,0.09999999999999998,0.8069800734519958,0.4535527545213699,Fail,0.6271049,True,False,0.0,0.25,0.8468317985534668,0.47088001370429994,Fail,0.55011487,True,False,0.0,0.09999999999999998,0.8069800734519958,0.4535527545213699,Fail,0.6271049,True,False,0.0,0.25,0.8468317985534668,0.47088001370429994,Fail
stm32f100,What is the bit_width of BS14 field from BSRR register from GPIOD peripheral for STM32F100xx microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32f100,What is the bit_width of CC1IE field from DIER register from TIM2 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of CNF6 field from CRL register from GPIOA peripheral for STM32F100xx microcontroller?,26,24,24,24,24,0.8227407,0.8227407,0.8227407,0.8227407,0.8227407,False,False,0.0,0.5,0.9994903802871704,0.21606059074401854,Fail,0.8227407,False,False,0.0,0.5,0.9994904398918152,0.21606059968471525,Fail,0.8227407,False,False,0.0,0.5,0.9994903802871704,0.21606059074401854,Fail,0.8227407,False,False,0.0,0.5,0.9994904398918152,0.21606059968471525,Fail
stm32f100,What is the bit_width of DATLAT field from BWTR1 register from FSMC peripheral for STM32F100xx microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933,0.63828933,False,False,0.0,0.0,0.9994626045227051,0.18183385729789733,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,0.63828933,False,False,0.0,0.0,0.9994626045227051,0.18183385729789733,Fail,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail
stm32f100,List all the fields of CRH register from GPIOD peripheral for STM32F100xx microcontroller.,"MODE8, CNF8, MODE9, CNF9, MODE10, CNF10, MODE11, CNF11, MODE12, CNF12, MODE13, CNF13, MODE14, CNF14, MODE15, CNF15",0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0.06010344,0.06010344,0.06010344,0.06010344,0.06010344,False,True,0.0,0.05606258148631027,0.730236828327179,0.36534382526312303,Fail,0.06010344,False,True,0.0,0.05606258148631027,0.730236828327179,0.36534382526312303,Fail,0.06010344,False,True,0.0,0.05606258148631027,0.730236828327179,0.36534382526312303,Fail,0.06010344,False,True,0.0,0.05606258148631027,0.730236828327179,0.36534382526312303,Fail
stm32f100,What is the description of STOPF field from SR1 register from I2C2 peripheral for STM32F100xx microcontroller?,"Stop detection (slave
              mode)",Misplaced Start or Stop condition for master mode,Stop detection (slave mode),Misplaced Start or Stop condition for master mode,Stop detection (slave mode),0.4945465,0.4945465,1.0,1.0,0.4945465,False,True,0.16666666666666666,0.24489795918367352,0.7559989094734192,0.43370539285495974,Fail,1.0,True,True,1.0,0.6585365853658536,0.8186517953872681,0.9557245985763829,Pass,0.4945465,False,True,0.16666666666666666,0.24489795918367352,0.7559989094734192,0.43370539285495974,Fail,1.0,True,True,1.0,0.6585365853658536,0.8186517953872681,0.9557245985763829,Pass
stm32f100,What is the bit_width of PLLMUL field from CFGR register from RCC peripheral for STM32F100xx microcontroller?,4,10,2,10,2,0.6570035,0.6570035,0.8337252,0.8337252,0.6570035,False,False,0.0,0.0,0.9990980625152588,0.18271488547325135,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,0.6570035,False,False,0.0,0.0,0.9990980625152588,0.18271488547325135,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32f100,What is the bit_width of UG field from EGR register from TIM13 peripheral for STM32F100xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the bit_offset of MSM field from SMCR register from TIM4 peripheral for STM32F100xx microcontroller?,7,0,0,0,0,0.4887003,0.4887003,0.4887003,0.4887003,0.4887003,False,False,0.0,0.0,0.9792036414146423,0.171315561234951,Fail,0.4887003,False,False,0.0,0.0,0.979203462600708,0.17131553441286085,Fail,0.4887003,False,False,0.0,0.0,0.9792036414146423,0.171315561234951,Fail,0.4887003,False,False,0.0,0.0,0.979203462600708,0.17131553441286085,Fail
stm32f100,What is the bit_width of OC4M field from CCMR2_Output register from TIM4 peripheral for STM32F100xx microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail
stm32f100,What is the bit_width of BR3 field from BRR register from GPIOE peripheral for STM32F100xx microcontroller?,1,12,4,12,4,0.58160675,0.58160675,0.768664,0.768664,0.58160675,True,False,0.0,0.5,0.9994516968727112,0.5039980918169021,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.58160675,True,False,0.0,0.5,0.9994516968727112,0.5039980918169021,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32f100,What is the size of CR2 register from I2C1 peripheral for STM32F100xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f100,What is the bit_width of PA field from CPAR5 register from DMA2 peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of TEF field from CSR register from BKP peripheral for STM32F100xx microcontroller?,Tamper Event Flag,TX End Flag,TX End Flag,TX End Flag,TX End Flag,0.37752175,0.37752175,0.37752175,0.37752175,0.37752175,False,True,0.3333333333333333,0.5294117647058824,0.8639459609985352,0.4916052367172989,Fail,0.37752175,False,True,0.3333333333333333,0.5294117647058824,0.8639459609985352,0.4916052367172989,Fail,0.37752175,False,True,0.3333333333333333,0.5294117647058824,0.8639459609985352,0.4916052367172989,Fail,0.37752175,False,True,0.3333333333333333,0.5294117647058824,0.8639459609985352,0.4916052367172989,Fail
stm32f100,What is the bit_offset of BIDIOE field from CR1 register from SPI3 peripheral for STM32F100xx microcontroller?,14,19,10,19,10,0.76489365,0.76489365,0.61063015,0.61063015,0.76489365,False,False,0.0,0.5,0.9996672868728638,0.21319477558135988,Fail,0.61063015,False,False,0.0,0.5,0.9997443556785583,0.20549316108226776,Fail,0.76489365,False,False,0.0,0.5,0.9996672868728638,0.21319477558135988,Fail,0.61063015,False,False,0.0,0.5,0.9997443556785583,0.20549316108226776,Fail
stm32f100,What is the bit_offset of IC2PSC field from CCMR1_Input register from TIM3 peripheral for STM32F100xx microcontroller?,10,11:4,10,11:4,10,0.43110216,0.43110216,1.0,1.0,0.43110216,False,False,0.0,0.25,0.8492733836174011,0.16144611537456513,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.43110216,False,False,0.0,0.25,0.8492733836174011,0.16144611537456513,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of MSM field from SMCR register from TIM15 peripheral for STM32F100xx microcontroller?,Master/Slave mode,Master/Slave mode selection,Master/Slave mode selection,Master/Slave mode selection,Master/Slave mode selection,0.86940205,0.86940205,0.86940205,0.86940205,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass,0.86940205,True,True,0.8,0.6296296296296297,0.9752189517021179,0.9312344267853985,Pass
stm32f100,What is the bit_offset of PSIZE field from CCR7 register from DMA1 peripheral for STM32F100xx microcontroller?,8,28,20,28,20,0.6536318,0.6536318,0.6506514,0.6506514,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail,0.6536318,True,False,0.0,0.5,0.9996997117996216,0.507636547088623,Partial,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail
stm32f100,What is the description of CCMR1_Output register from TIM13 peripheral for STM32F100xx microcontroller?,"capture/compare mode register (output
          mode)",CCMR1_Output,CCMR1_Output register from TIM13 peripheral for STM32F100xx microcontroller,CCMR1_Output,CCMR1_Output register from TIM13 peripheral for STM32F100xx microcontroller,0.39911395,0.39911395,0.41072053,0.41072053,0.39911395,False,True,0.0,0.09433962264150941,0.7704216837882996,0.3902359313559982,Fail,0.41072053,False,True,0.15384615384615385,0.21333333333333337,0.7726463079452515,0.42786886998628954,Fail,0.39911395,False,True,0.0,0.09433962264150941,0.7704216837882996,0.3902359313559982,Fail,0.41072053,False,True,0.15384615384615385,0.21333333333333337,0.7726463079452515,0.42786886998628954,Fail
stm32f100,What is the size of BRR register from GPIOB peripheral for STM32F100xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.999767005443573,0.18487739264965056,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32f100,What is the bit_width of BS7 field from BSRR register from GPIOG peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of MR15 field from EMR register from EXTI peripheral for STM32F100xx microcontroller?,Event Mask on line 15,Interrupt mask on line 15,MR15 Interrupt Mask on line 15,Interrupt mask on line 15,MR15 Interrupt Mask on line 15,0.6565249,0.6565249,0.53998446,0.53998446,0.6565249,False,True,0.8000000000000002,0.6799999999999999,0.9039251804351807,0.6124150218963623,Partial,0.53998446,False,True,0.7272727272727272,0.6,0.9214163422584534,0.5906662200255828,Partial,0.6565249,False,True,0.8000000000000002,0.6799999999999999,0.9039251804351807,0.6124150218963623,Partial,0.53998446,False,True,0.7272727272727272,0.6,0.9214163422584534,0.5906662200255828,Partial
stm32f100,What is the bit_offset of D39 field from DR39 register from BKP peripheral for STM32F100xx microcontroller?,0,39,39,39,39,0.459433,0.459433,0.459433,0.459433,0.459433,False,False,0.0,0.0,0.976707935333252,0.1694778397679329,Fail,0.459433,False,False,0.0,0.0,0.9767076969146729,0.16947780400514603,Fail,0.459433,False,False,0.0,0.0,0.976707935333252,0.1694778397679329,Fail,0.459433,False,False,0.0,0.0,0.9767076969146729,0.16947780400514603,Fail
stm32f100,List all the fields of CCR2 register from DMA2 peripheral for STM32F100xx microcontroller.,"EN, TCIE, HTIE, TEIE, DIR, CIRC, PINC, MINC, PSIZE, MSIZE, PL, MEM2MEM","DMAB, DMABA, DMABADDR, DMABSIZE, DMABCTRL, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMAB","DMAB, DMAEN, DMAINCSIZE, DMASIZE, DIR, DTEN, DTFC, DTIP, DTIPLOCK, DTST, DTERR, CNT, ARR, PSC, CNTSTRT, PSCSTRT, CNTMODE, ARS, CNTEN, PSCEN, CNTEVCTEN, CNTEVCT, CNTSEVTEN, CNTSEVT, CNTPRESC, CNTPRESCVAL, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, C","DMAB, DMABA, DMABADDR, DMABSIZE, DMABCTRL, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMABEN, DMAB","DMAB, DMAEN, DMAINCSIZE, DMASIZE, DIR, DTEN, DTFC, DTIP, DTIPLOCK, DTST, DTERR, CNT, ARR, PSC, CNTSTRT, PSCSTRT, CNTMODE, ARS, CNTEN, PSCEN, CNTEVCTEN, CNTEVCT, CNTSEVTEN, CNTSEVT, CNTPRESC, CNTPRESCVAL, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, CNTSEVT, C",0.3708508,0.3708508,0.5765228,0.5765228,0.3708508,False,True,0.0,0.033306255077173,0.7361516356468201,0.38063059817427647,Fail,0.5765228,False,True,0.01360544217687075,0.0433305012744265,0.7517301440238953,0.39647327646010166,Fail,0.3708508,False,True,0.0,0.033306255077173,0.7361516356468201,0.38063059817427647,Fail,0.5765228,False,True,0.01360544217687075,0.0433305012744265,0.7517301440238953,0.39647327646010166,Fail
stm32f100,What is the bit_width of CNF10 field from CRH register from GPIOA peripheral for STM32F100xx microcontroller?,2,16,2,16,2,0.5123863,0.5123863,1.0000002,1.0000002,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.5123863,False,False,0.0,0.0,0.999401867389679,0.17552959620952607,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32f100,What is the bit_offset of GIF6 field from ISR register from DMA1 peripheral for STM32F100xx microcontroller?,20,25,26,25,26,0.75188375,0.75188375,0.6695242,0.6695242,0.75188375,False,False,0.0,0.5,0.9992964267730713,0.21248865127563474,Fail,0.6695242,False,False,0.0,0.5,0.9993880987167358,0.2083844244480133,Fail,0.75188375,False,False,0.0,0.5,0.9992964267730713,0.21248865127563474,Fail,0.6695242,False,False,0.0,0.5,0.9993880987167358,0.2083844244480133,Fail
stm32f100,What is the description of ADD7 field from OAR1 register from I2C1 peripheral for STM32F100xx microcontroller?,Interface address,7-bit or 10-bit addressing mode for slave mode.,7 Bit Addressing Enable.,7-bit or 10-bit addressing mode for slave mode.,7 Bit Addressing Enable.,0.36402878,0.36402878,0.46181625,0.46181625,0.36402878,False,True,0.0,0.21276595744680848,0.802014946937561,0.3991419789955971,Fail,0.46181625,False,True,0.0,0.125,0.8421375155448914,0.4056614398956298,Fail,0.36402878,False,True,0.0,0.21276595744680848,0.802014946937561,0.3991419789955971,Fail,0.46181625,False,True,0.0,0.125,0.8421375155448914,0.4056614398956298,Fail
stm32f100,What is the bit_width of BS14 field from BSRR register from GPIOB peripheral for STM32F100xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.9995970129966736,0.4992126226425171,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,List all the fields of CCMR2_Output register from TIM5 peripheral for STM32F100xx microcontroller.,"OC4CE, OC4M, OC4PE, OC4FE, CC4S, OC3CE, OC3M, OC3PE, OC3FE, CC3S","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2E, CC2E_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_POL_EN, CC2NP_POL, CC2NP_POL_EN, CC2NE_POL, CC2NE_POL_EN, CC2P_DELAY, CC2NP_DELAY, CC2NE_DELAY, CC2P_DELAY_EN, CC2NP_DELAY_EN, CC2NE_DELAY_EN, CC2P_DELAY_POL, CC2NP_DELAY_POL, CC2NE_DELAY_POL, CC2P_DELAY_POL_EN, CC2NP_DELAY_POL_EN, CC2NE_DELAY_POL_EN, CC2P_DELAY_POL_POL, CC2NP_DELAY_POL_POL, CC2NE_DELAY_POL_POL, CC2P_DELAY_POL_POL_EN, CC2NP_DELAY_POL_POL_EN, CC2NE_DELAY_POL_POL_EN, CC2P_DELAY_POL_POL_POL, CC2NP_DELAY_POL_POL_POL, CC2NE_DELAY_POL_POL_POL, CC2P_DELAY_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_EN, CC2NE_DELAY_POL_POL_POL_EN, CC2P_DELAY_POL_POL_POL_POL, CC2NP_DELAY_POL_POL_POL_POL, CC2NE_DELAY_POL_POL_POL_POL, CC2P_DELAY_POL_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_POL_EN, CC2NE_DELAY_POL_POL_POL_POL_EN, CC2P_DELAY_POL_POL_POL_POL_POL, CC2NP_DELAY_POL_POL_POL_POL_POL, CC2NE_DELAY_POL_POL_POL_POL_POL, CC2P_DELAY_POL_POL_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_POL_POL_EN, CC2NE_DELAY_POL_POL_POL_POL_POL_EN, CC2P_DELAY_POL_POL_POL_POL_POL_POL, CC2NP_DELAY_POL_POL_POL_POL_POL_POL, CC2NE_DELAY_POL_POL_POL_POL_POL_POL, CC2P_DELAY_POL_POL_POL_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_POL_P","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2E, CC2E_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_POL_EN, CC2NP_POL, CC2NP_POL_EN, CC2E_POL, CC2E_POL_EN, CC2NE_POL, CC2NE_POL_EN, CC2P_DELAY, CC2NP_DELAY, CC2E_DELAY, CC2NE_DELAY, CC2P_DELAYUS, CC2NP_DELAYUS, CC2E_DELAYUS, CC2NE_DELAYUS, CC2P_DELAYMS, CC2NP_DELAYMS, CC2E_DELAYMS, CC2NE_DELAYMS, CC2P_DELAYS, CC2NP_DELAYS, CC2E_DELAYS, CC2NE_DELAYS, CC2P_FILT, CC2NP_FILT, CC2E_FILT, CC2NE_FILT, CC2P_FILTUS, CC2NP_FILTUS, CC2E_FILTUS, CC2NE_FILTUS, CC2P_FILTMS, CC2NP_FILTMS, CC2E_FILTMS, CC2NE_FILTMS, CC2P_FILTS, CC2NP_FILTS, CC2E_FILTS, CC2NE_FILTS, CC2P_ICPSC, CC2NP_ICPSC, CC2E_ICPSC, CC2NE_ICPSC, CC2P_ICPSC2, CC2NP_ICPSC2, CC2E_ICPSC2, CC2NE_ICPSC2, CC2P_ICPSC3, CC2NP_ICPSC3, CC2E_ICPSC3, CC2NE_ICPSC3, CC2P_ICPSC4, CC2NP_ICPSC4, CC2E_ICPSC4, CC2NE_ICPSC4, CC2P_ICPSC5, CC2NP_ICPSC5, CC2E_ICPSC5, CC2NE_ICPSC5, CC2P_ICPSC6, CC2NP_ICPSC6, CC2E_ICPSC6, CC2NE_ICPSC6, CC2P_ICPSC7, CC2NP_ICPSC7, CC2E_ICPSC7, CC2NE_ICPSC7, CC2P_ICPSC8, CC2NP_ICPSC8, CC2E_ICPSC8, CC2NE_ICPSC8, CC2P_ICPSC9, CC2NP_ICPSC9, CC2E_ICPSC9, CC2NE_ICPSC9, CC2P_ICPSC10, CC2NP_ICPSC10, CC2E_ICPSC10, CC2NE_ICPSC10, CC2P_ICPSC11, CC2NP_ICPSC11, CC2E_ICPSC11, CC2NE_ICPSC11, CC2P_ICPSC12, CC2NP_ICPS","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2E, CC2E_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_POL_EN, CC2NP_POL, CC2NP_POL_EN, CC2NE_POL, CC2NE_POL_EN, CC2P_DELAY, CC2NP_DELAY, CC2NE_DELAY, CC2P_DELAY_EN, CC2NP_DELAY_EN, CC2NE_DELAY_EN, CC2P_DELAY_POL, CC2NP_DELAY_POL, CC2NE_DELAY_POL, CC2P_DELAY_POL_EN, CC2NP_DELAY_POL_EN, CC2NE_DELAY_POL_EN, CC2P_DELAY_POL_POL, CC2NP_DELAY_POL_POL, CC2NE_DELAY_POL_POL, CC2P_DELAY_POL_POL_EN, CC2NP_DELAY_POL_POL_EN, CC2NE_DELAY_POL_POL_EN, CC2P_DELAY_POL_POL_POL, CC2NP_DELAY_POL_POL_POL, CC2NE_DELAY_POL_POL_POL, CC2P_DELAY_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_EN, CC2NE_DELAY_POL_POL_POL_EN, CC2P_DELAY_POL_POL_POL_POL, CC2NP_DELAY_POL_POL_POL_POL, CC2NE_DELAY_POL_POL_POL_POL, CC2P_DELAY_POL_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_POL_EN, CC2NE_DELAY_POL_POL_POL_POL_EN, CC2P_DELAY_POL_POL_POL_POL_POL, CC2NP_DELAY_POL_POL_POL_POL_POL, CC2NE_DELAY_POL_POL_POL_POL_POL, CC2P_DELAY_POL_POL_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_POL_POL_EN, CC2NE_DELAY_POL_POL_POL_POL_POL_EN, CC2P_DELAY_POL_POL_POL_POL_POL_POL, CC2NP_DELAY_POL_POL_POL_POL_POL_POL, CC2NE_DELAY_POL_POL_POL_POL_POL_POL, CC2P_DELAY_POL_POL_POL_POL_POL_POL_EN, CC2NP_DELAY_POL_POL_POL_POL_P","CC2P, CC2P_EN, CC2NP, CC2NP_EN, CC2E, CC2E_EN, CC2NE, CC2NE_EN, CC2P_POL, CC2P_POL_EN, CC2NP_POL, CC2NP_POL_EN, CC2E_POL, CC2E_POL_EN, CC2NE_POL, CC2NE_POL_EN, CC2P_DELAY, CC2NP_DELAY, CC2E_DELAY, CC2NE_DELAY, CC2P_DELAYUS, CC2NP_DELAYUS, CC2E_DELAYUS, CC2NE_DELAYUS, CC2P_DELAYMS, CC2NP_DELAYMS, CC2E_DELAYMS, CC2NE_DELAYMS, CC2P_DELAYS, CC2NP_DELAYS, CC2E_DELAYS, CC2NE_DELAYS, CC2P_FILT, CC2NP_FILT, CC2E_FILT, CC2NE_FILT, CC2P_FILTUS, CC2NP_FILTUS, CC2E_FILTUS, CC2NE_FILTUS, CC2P_FILTMS, CC2NP_FILTMS, CC2E_FILTMS, CC2NE_FILTMS, CC2P_FILTS, CC2NP_FILTS, CC2E_FILTS, CC2NE_FILTS, CC2P_ICPSC, CC2NP_ICPSC, CC2E_ICPSC, CC2NE_ICPSC, CC2P_ICPSC2, CC2NP_ICPSC2, CC2E_ICPSC2, CC2NE_ICPSC2, CC2P_ICPSC3, CC2NP_ICPSC3, CC2E_ICPSC3, CC2NE_ICPSC3, CC2P_ICPSC4, CC2NP_ICPSC4, CC2E_ICPSC4, CC2NE_ICPSC4, CC2P_ICPSC5, CC2NP_ICPSC5, CC2E_ICPSC5, CC2NE_ICPSC5, CC2P_ICPSC6, CC2NP_ICPSC6, CC2E_ICPSC6, CC2NE_ICPSC6, CC2P_ICPSC7, CC2NP_ICPSC7, CC2E_ICPSC7, CC2NE_ICPSC7, CC2P_ICPSC8, CC2NP_ICPSC8, CC2E_ICPSC8, CC2NE_ICPSC8, CC2P_ICPSC9, CC2NP_ICPSC9, CC2E_ICPSC9, CC2NE_ICPSC9, CC2P_ICPSC10, CC2NP_ICPSC10, CC2E_ICPSC10, CC2NE_ICPSC10, CC2P_ICPSC11, CC2NP_ICPSC11, CC2E_ICPSC11, CC2NE_ICPSC11, CC2P_ICPSC12, CC2NP_ICPS",0.50626415,0.50626415,0.51305425,0.51305425,0.50626415,False,True,0.0,0.040506329113924044,0.77374666929245,0.3934005243566972,Fail,0.51305425,False,True,0.0,0.04063018242122718,0.7954456210136414,0.39700106485664943,Fail,0.50626415,False,True,0.0,0.040506329113924044,0.77374666929245,0.3934005243566972,Fail,0.51305425,False,True,0.0,0.04063018242122718,0.7954456210136414,0.39700106485664943,Fail
stm32f100,What is the description of LCK11 field from LCKR register from GPIOE peripheral for STM32F100xx microcontroller?,Port A Lock bit 11,11 Lock bit for Port E.,11 Lock bit 11/15 on page 101,11 Lock bit for Port E.,11 Lock bit 11/15 on page 101,0.8618958,0.8618958,0.68552697,0.68552697,0.8618958,False,True,0.7272727272727272,0.26086956521739135,0.8829473257064819,0.5840349125532294,Partial,0.68552697,False,True,0.5,0.27586206896551724,0.8688009977340698,0.5283896014608186,Partial,0.8618958,False,True,0.7272727272727272,0.26086956521739135,0.8829473257064819,0.5840349125532294,Partial,0.68552697,False,True,0.5,0.27586206896551724,0.8688009977340698,0.5283896014608186,Partial
stm32f100,What is the description of CC1G field from EGR register from TIM2 peripheral for STM32F100xx microcontroller?,"Capture/compare 1
              generation",CC1G Capture/Compare 1 Generation,CC1G Capture/Compare 1 Generation,CC1G Capture/Compare 1 Generation,CC1G Capture/Compare 1 Generation,0.83873415,0.83873415,0.83873415,0.83873415,0.83873415,True,True,0.8571428571428571,0.5,0.7720354199409485,0.9041705919163568,Pass,0.83873415,True,True,0.8571428571428571,0.5,0.7720354199409485,0.9041705919163568,Pass,0.83873415,True,True,0.8571428571428571,0.5,0.7720354199409485,0.9041705919163568,Pass,0.83873415,True,True,0.8571428571428571,0.5,0.7720354199409485,0.9041705919163568,Pass
stm32f100,What is the bit_offset of MEM2MEM field from CCR7 register from DMA2 peripheral for STM32F100xx microcontroller?,14,0x1c,12,0x1c,12,0.16559093,0.16559093,0.81254363,0.81254363,0.16559093,False,False,0.0,0.25,0.8063871264457703,0.14173761531710624,Fail,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail,0.16559093,False,False,0.0,0.25,0.8063871264457703,0.14173761531710624,Fail,0.81254363,False,False,0.0,0.5,0.9997868537902832,0.21559520959854125,Fail
stm32f100,What is the bit_offset of OIS1N field from CR2 register from TIM15 peripheral for STM32F100xx microcontroller?,9,15,11,15,11,0.6111282,0.6111282,0.7557725,0.7557725,0.6111282,False,False,0.0,0.0,0.999602735042572,0.18049682080745696,Fail,0.7557725,False,False,0.0,0.0,0.9998913407325745,0.18777232468128202,Fail,0.6111282,False,False,0.0,0.0,0.999602735042572,0.18049682080745696,Fail,0.7557725,False,False,0.0,0.0,0.9998913407325745,0.18777232468128202,Fail
stm32f100,What is the bit_width of TR6 field from FTSR register from EXTI peripheral for STM32F100xx microcontroller?,1,1,12,1,12,1.0,1.0,0.58160675,0.58160675,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial
stm32f100,What is the description of TEIE field from CCR6 register from DMA2 peripheral for STM32F100xx microcontroller?,"Transfer error interrupt
              enable",Transfer error interrupt enable,Transfer error interrupt enable,Transfer error interrupt enable,Transfer error interrupt enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6888888888888889,0.807101845741272,0.9555097213056354,Pass,1.0,True,True,1.0,0.6888888888888889,0.807101845741272,0.9555097213056354,Pass,1.0,True,True,1.0,0.6888888888888889,0.807101845741272,0.9555097213056354,Pass,1.0,True,True,1.0,0.6888888888888889,0.807101845741272,0.9555097213056354,Pass
stm32f100,What is the description of HTIF2 field from ISR register from DMA2 peripheral for STM32F100xx microcontroller?,"Channel 2 Half Transfer Complete
              flag",HALF Transfer Interrupt Flag 2.,HALF Transfer Interrupt Flag 2,HALF Transfer Interrupt Flag 2.,HALF Transfer Interrupt Flag 2,0.7469643,0.7469643,0.7561401,0.7561401,0.7469643,False,True,0.5454545454545454,0.2941176470588235,0.7836348414421082,0.5286902314520137,Partial,0.7561401,False,True,0.7272727272727272,0.2941176470588235,0.7766878604888916,0.564470612524665,Partial,0.7469643,False,True,0.5454545454545454,0.2941176470588235,0.7836348414421082,0.5286902314520137,Partial,0.7561401,False,True,0.7272727272727272,0.2941176470588235,0.7766878604888916,0.564470612524665,Partial
stm32f100,What is the description of ALRH field from ALRH register from RTC peripheral for STM32F100xx microcontroller?,RTC alarm register high,Alarm register high,Interface address,Alarm register high,Interface address,0.8006082,0.8006082,0.12679414,0.12679414,0.8006082,False,True,0.8571428571428571,0.782608695652174,0.917617678642273,0.638232068893332,Partial,0.12679414,False,True,0.0,0.13043478260869568,0.8089265823364258,0.38420043370645984,Fail,0.8006082,False,True,0.8571428571428571,0.782608695652174,0.917617678642273,0.638232068893332,Partial,0.12679414,False,True,0.0,0.13043478260869568,0.8089265823364258,0.38420043370645984,Fail
stm32f100,What is the description of OPTKEY field from OPTKEYR register from FLASH peripheral for STM32F100xx microcontroller?,Option byte key,0x1FFF F80F 16,Option byte key,0x1FFF F80F 16,Option byte key,0.25198644,0.25198644,1.0,1.0,0.25198644,False,True,0.0,0.1333333333333333,0.7817371487617493,0.3865265611807505,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,0.25198644,False,True,0.0,0.1333333333333333,0.7817371487617493,0.3865265611807505,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass
stm32f100,What is the description of STOP field from CR2 register from USART2 peripheral for STM32F100xx microcontroller?,STOP bits,1: Stop condition detected,10-bit header sent (Master mode),1: Stop condition detected,10-bit header sent (Master mode),0.44345737,0.44345737,0.31268618,0.31268618,0.44345737,False,True,0.3333333333333333,0.15384615384615385,0.8468030691146851,0.47355230297797757,Fail,0.31268618,False,True,0.0,0.09375,0.8390893340110779,0.39618520885705943,Fail,0.44345737,False,True,0.3333333333333333,0.15384615384615385,0.8468030691146851,0.47355230297797757,Fail,0.31268618,False,True,0.0,0.09375,0.8390893340110779,0.39618520885705943,Fail
stm32f100,What is the bit_offset of CTCIF5 field from IFCR register from DMA1 peripheral for STM32F100xx microcontroller?,17,27,29,27,29,0.68767136,0.68767136,0.6517888,0.6517888,0.68767136,False,False,0.0,0.5,0.9995213150978088,0.20931176543235777,Fail,0.6517888,False,False,0.0,0.0,0.9992507696151733,0.18247705399990083,Fail,0.68767136,False,False,0.0,0.5,0.9995213150978088,0.20931176543235777,Fail,0.6517888,False,False,0.0,0.0,0.9992507696151733,0.18247705399990083,Fail
stm32f100,What is the description of IPR_N0 field from IPR1 register from NVIC peripheral for STM32F100xx microcontroller?,IPR_N0,0x4002 0000 - 0x4002 03FF GPIO PortA Section 7.5 on page 130,Interrupt Priority Register n0.,0x4002 0000 - 0x4002 03FF GPIO PortA Section 7.5 on page 130,Interrupt Priority Register n0.,0.24579455,0.24579455,0.35864362,0.35864362,0.24579455,False,True,0.0,0.050000000000000044,0.8022627830505371,0.3851291449368,Fail,0.35864362,False,True,0.0,0.12903225806451613,0.8604139089584351,0.40344588030730527,Fail,0.24579455,False,True,0.0,0.050000000000000044,0.8022627830505371,0.3851291449368,Fail,0.35864362,False,True,0.0,0.12903225806451613,0.8604139089584351,0.40344588030730527,Fail
stm32f100,What is the bit_offset of TIM5RST field from APB1RSTR register from RCC peripheral for STM32F100xx microcontroller?,3,15,12,15,12,0.6004617,0.6004617,0.65279293,0.65279293,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.65279293,False,False,0.0,0.0,0.999594509601593,0.1825788229703903,Fail,0.6004617,False,False,0.0,0.0,0.9994158148765564,0.17993545830249785,Fail,0.65279293,False,False,0.0,0.0,0.999594509601593,0.1825788229703903,Fail
stm32f100,What is the bit_offset of BIDIMODE field from CR1 register from SPI1 peripheral for STM32F100xx microcontroller?,15,19,10,19,10,0.7745202,0.7745202,0.59165835,0.59165835,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail,0.59165835,False,False,0.0,0.5,0.9997605085372925,0.20454699397087095,Fail,0.7745202,False,False,0.0,0.5,0.99974524974823,0.21368779838085172,Fail,0.59165835,False,False,0.0,0.5,0.9997605085372925,0.20454699397087095,Fail
stm32f100,What is the description of M field from CR1 register from UART4 peripheral for STM32F100xx microcontroller?,Word length,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,10-bit mode select 0x000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,10-bit mode select 0x000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x,0.10711667,0.10711667,0.056488983,0.056488983,0.10711667,False,True,0.0,0.0013037809647978849,0.6869542002677917,0.35846415255923,Fail,0.056488983,False,True,0.0,0.005134788189987138,0.6636068224906921,0.35262221194975873,Fail,0.10711667,False,True,0.0,0.0013037809647978849,0.6869542002677917,0.35846415255923,Fail,0.056488983,False,True,0.0,0.005134788189987138,0.6636068224906921,0.35262221194975873,Fail
stm32f100,What is the bit_offset of IDLE field from SR register from USART2 peripheral for STM32F100xx microcontroller?,4,24,1,24,1,0.67227113,0.67227113,0.768664,0.768664,0.67227113,True,False,0.0,0.5,0.9996682405471802,0.5085637927055359,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.67227113,True,False,0.0,0.5,0.9996682405471802,0.5085637927055359,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32f100,List all the registers of TIM2 peripheral for STM32F100xx microcontroller.,"CR1, CR2, SMCR, DIER, SR, EGR, CCMR1_Output, CCMR1_Input, CCMR2_Output, CCMR2_Input, CCER, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, DCR, DMAR","TIM2_CR1, TIM2_CR2, TIM2_SMCR, TIM2_DIER, TIM2_SR, TIM2_EGR, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_","CR1, CR2, BDTR, DCR, DMAR, EGR, IER, SR, CCMR1, CCMR2, CCER, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, AF1, AF2, AF3, C2V, CCV, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, C","TIM2_CR1, TIM2_CR2, TIM2_SMCR, TIM2_DIER, TIM2_SR, TIM2_EGR, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_CCR3, TIM2_CCR4, TIM2_DCR, TIM2_DMAR, TIM2_BDTR, TIM2_CCER, TIM2_CCMR1, TIM2_CCMR2, TIM2_CNT, TIM2_PSC, TIM2_ARR, TIM2_CCR1, TIM2_CCR2, TIM2_","CR1, CR2, BDTR, DCR, DMAR, EGR, IER, SR, CCMR1, CCMR2, CCER, CNT, PSC, ARR, CCR1, CCR2, CCR3, CCR4, AF1, AF2, AF3, C2V, CCV, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, CCE, CCPRE, CCPREP, CCPREB, CCPREI, CCPREE, CCPREU, CCPREO, CCPREN, CCPREM, CCPREL, CCPREK, CCPREJ, CCPREI, CCPREH, CCPREG, CCPREF, CCPREE, CCPRED, CCPREC, CCPREB, CCPREA, CCPRE9, CCPRE8, CCPRE7, CCPRE6, CCPRE5, CCPRE4, CCPRE3, CCPRE2, CCPRE1, CCPRE0, CCMS, DIR, CCPOL, CCEN, C",0.6153086,0.6153086,0.7585621,0.7585621,0.6153086,False,True,0.0,0.10769230769230764,0.8260838389396667,0.41006262036470265,Fail,0.7585621,False,True,0.13612565445026176,0.08413461538461542,0.8461645841598511,0.4462846536838955,Fail,0.6153086,False,True,0.0,0.10769230769230764,0.8260838389396667,0.41006262036470265,Fail,0.7585621,False,True,0.13612565445026176,0.08413461538461542,0.8461645841598511,0.4462846536838955,Fail
stm32f100,What is the description of BS2 field from BSRR register from GPIOC peripheral for STM32F100xx microcontroller?,Set bit 1,2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS,2 Bit Set/Reset Value,2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS 2 BUSY STATUS,2 Bit Set/Reset Value,0.0072138235,0.0072138235,0.7868883,0.7868883,0.0072138235,False,False,0.0,0.0022338049143708627,0.6820665001869202,0.10278235644862134,Fail,0.7868883,False,False,0.28571428571428575,0.23809523809523814,0.8671425580978394,0.23846341783092137,Fail,0.0072138235,False,False,0.0,0.0022338049143708627,0.6820665001869202,0.10278235644862134,Fail,0.7868883,False,False,0.28571428571428575,0.23809523809523814,0.8671425580978394,0.23846341783092137,Fail
stm32f100,What is the size of CPAR3 register from DMA1 peripheral for STM32F100xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32f100,What is the description of OC1M field from CCMR1_Output register from TIM15 peripheral for STM32F100xx microcontroller?,Output Compare 1 mode,Output compare mode,Output compare mode,Output compare mode,Output compare mode,0.9343929,0.9343929,0.9343929,0.9343929,0.9343929,False,False,0.8571428571428571,0.8571428571428572,0.9475628137588501,0.4031397828033992,Fail,0.9343929,False,False,0.8571428571428571,0.8571428571428572,0.9475628137588501,0.4031397828033992,Fail,0.9343929,False,False,0.8571428571428571,0.8571428571428572,0.9475628137588501,0.4031397828033992,Fail,0.9343929,False,False,0.8571428571428571,0.8571428571428572,0.9475628137588501,0.4031397828033992,Fail
stm32f100,What is the description of ENARP field from CR1 register from I2C2 peripheral for STM32F100xx microcontroller?,ARP enable,Enable Address Register Pairing,ARP enable,Enable Address Register Pairing,ARP enable,0.32682478,0.32682478,1.0,1.0,0.32682478,False,True,0.3333333333333333,0.12903225806451613,0.8433542251586914,0.4659626525576397,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass,0.32682478,False,True,0.3333333333333333,0.12903225806451613,0.8433542251586914,0.4659626525576397,Fail,1.0,True,True,1.0,1.0,1.0,1.0,Pass
stm32f100,What is the bit_width of IDR4 field from IDR register from GPIOE peripheral for STM32F100xx microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.999387800693512,0.4990210920572281,Fail
stm32f100,What is the description of EXTI5 field from EXTICR2 register from AFIO peripheral for STM32F100xx microcontroller?,EXTI5 configuration,EXTI5,EXTI5,EXTI5,EXTI5,0.80161375,0.80161375,0.80161375,0.80161375,0.80161375,False,True,0.6666666666666666,0.26315789473684215,0.9327270984649658,0.5764809802435992,Partial,0.80161375,False,True,0.6666666666666666,0.26315789473684215,0.9327272176742554,0.5764809981249926,Partial,0.80161375,False,True,0.6666666666666666,0.26315789473684215,0.9327270984649658,0.5764809802435992,Partial,0.80161375,False,True,0.6666666666666666,0.26315789473684215,0.9327272176742554,0.5764809981249926,Partial
stm32f100,What is the address_offset of DCR register from TIM15 peripheral for STM32F100xx microcontroller?,0x48,0x10,0x10,0x10,0x10,0.7397251,0.7397251,0.7397251,0.7397251,0.7397251,False,False,0.0,0.5,0.9479418992996216,0.20417754054069517,Fail,0.7397251,False,False,0.0,0.5,0.9479418396949768,0.20417753159999846,Fail,0.7397251,False,False,0.0,0.5,0.9479418992996216,0.20417754054069517,Fail,0.7397251,False,False,0.0,0.5,0.9479418396949768,0.20417753159999846,Fail
stm32f100,What is the bit_offset of HTIE field from CCR6 register from DMA2 peripheral for STM32F100xx microcontroller?,2,12,20,12,20,0.6423191,0.6423191,0.541844,0.541844,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.6423191,True,False,0.0,0.5,0.9993381500244141,0.5070166766643524,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32f100,What is the description of CCR5 register from DMA1 peripheral for STM32F100xx microcontroller?,"DMA channel configuration register
          (DMA_CCR)",CCR5 register of DMA1 peripheral.,CCR5 register (DMA1_CCR5),CCR5 register of DMA1 peripheral.,CCR5 register (DMA1_CCR5),0.6850652,0.6850652,0.77018213,0.77018213,0.6850652,False,True,0.20000000000000004,0.20370370370370372,0.8112431764602661,0.4561249221475036,Fail,0.77018213,False,True,0.25,0.31481481481481477,0.8409711122512817,0.48039551421448035,Fail,0.6850652,False,True,0.20000000000000004,0.20370370370370372,0.8112431764602661,0.4561249221475036,Fail,0.77018213,False,True,0.25,0.31481481481481477,0.8409711122512817,0.48039551421448035,Fail
stm32f100,What is the bit_offset of LOCK field from BDTR register from TIM16 peripheral for STM32F100xx microcontroller?,8,15:0,0,15:0,0,0.39721975,0.39721975,0.5250482,0.5250482,0.39721975,False,False,0.0,0.0,0.8686410784721375,0.15015714913606645,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.39721975,False,False,0.0,0.0,0.8686410784721375,0.15015714913606645,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail
stm32f100,What is the description of CCPC field from CR2 register from TIM1 peripheral for STM32F100xx microcontroller?,"Capture/compare preloaded
              control",Capture/compare preloaded control,Capture/compare preloaded control,Capture/compare preloaded control,Capture/compare preloaded control,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.7021276595744681,0.8363136053085327,0.9605534237750033,Pass,1.0,True,True,1.0,0.7021276595744681,0.8363136053085327,0.9605534237750033,Pass,1.0,True,True,1.0,0.7021276595744681,0.8363136053085327,0.9605534237750033,Pass,1.0,True,True,1.0,0.7021276595744681,0.8363136053085327,0.9605534237750033,Pass
stm32f100,What is the description of MODE15 field from CRH register from GPIOD peripheral for STM32F100xx microcontroller?,Port n.15 mode bits,00: Input mode (reset state),Port x mode bits (y= 0 .. 7),00: Input mode (reset state),Port x mode bits (y= 0 .. 7),0.110431746,0.110431746,0.66283286,0.66283286,0.110431746,False,False,0.22222222222222224,0.3214285714285714,0.8876329660415649,0.19918240520452696,Fail,0.66283286,False,False,0.5,0.4285714285714286,0.8881351351737976,0.2877904845135552,Fail,0.110431746,False,False,0.22222222222222224,0.3214285714285714,0.8876329660415649,0.19918240520452696,Fail,0.66283286,False,False,0.5,0.4285714285714286,0.8881351351737976,0.2877904845135552,Fail
stm32f100,What is the bit_offset of ODR1 field from ODR register from GPIOA peripheral for STM32F100xx microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32f100,What is the description of CR1 register from TIM2 peripheral for STM32F100xx microcontroller?,control register 1,TIMx control register 1 (TIMx_CR1),TIMx control register 1 (TIMx_CR1),TIMx control register 1 (TIMx_CR1),TIMx control register 1 (TIMx_CR1),0.66166663,0.66166663,0.66166663,0.66166663,0.66166663,True,True,0.7499999999999999,0.5294117647058824,0.888535737991333,0.8928342805189246,Pass,0.66166663,True,True,0.7499999999999999,0.5294117647058824,0.888535737991333,0.8928342805189246,Pass,0.66166663,True,True,0.7499999999999999,0.5294117647058824,0.888535737991333,0.8928342805189246,Pass,0.66166663,True,True,0.7499999999999999,0.5294117647058824,0.888535737991333,0.8928342805189246,Pass
stm32f100,What is the bit_offset of TXE field from SR register from UART5 peripheral for STM32F100xx microcontroller?,7,15,31,15,31,0.6241758,0.6241758,0.53241277,0.53241277,0.6241758,False,False,0.0,0.0,0.9996184706687927,0.1811515599489212,Fail,0.53241277,False,False,0.0,0.0,0.999588131904602,0.17655885815620423,Fail,0.6241758,False,False,0.0,0.0,0.9996184706687927,0.1811515599489212,Fail,0.53241277,False,False,0.0,0.0,0.999588131904602,0.17655885815620423,Fail
