---
id: ISO/IEC10857-1994
type: standard
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Information technology
  type: title-intro
  format: text/plain
- language: en
  script: Latn
  content: Microprocessor systems
  type: title-main
  format: text/plain
- language: en
  script: Latn
  content: Futurebus+ -- Logical protocol specification
  type: title-part
  format: text/plain
- language: en
  script: Latn
  content: Information technology - Microprocessor systems - Futurebus+ -- Logical
    protocol specification
  type: main
  format: text/plain
- language: fr
  script: Latn
  content: Technologies de l'information
  type: title-intro
  format: text/plain
- language: fr
  script: Latn
  content: Systèmes à microprocesseurs
  type: title-main
  format: text/plain
- language: fr
  script: Latn
  content: Futurebus+ -- Spécification du protocol logique
  type: title-part
  format: text/plain
- language: fr
  script: Latn
  content: Technologies de l'information - Systèmes à microprocesseurs - Futurebus+
    -- Spécification du protocol logique
  type: main
  format: text/plain
source:
- type: src
  content: https://www.iso.org/standard/18889.html
- type: rss
  content: https://www.iso.org/contents/data/standard/01/88/18889.detail.rss
docidentifier:
- content: ISO/IEC 10857:1994
  type: ISO
  primary: true
- content: ISO/IEC 10857:1994(E)
  type: iso-reference
- content: urn:iso:std:iso-iec:10857:stage-95.99
  type: URN
docnumber: '10857'
date:
- type: published
  at: 1994-12
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - content: www.iso.org
    name:
    - content: International Organization for Standardization
    abbreviation:
      content: ISO
- role:
  - type: publisher
  organization:
    uri:
    - content: www.iec.ch
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
edition:
  content: '1'
language:
- en
- fr
script:
- Latn
abstract:
- language: en
  script: Latn
  content: Specifies the logical layer for a set of signal lines that constitute a
    multiple segment bus architecture, and for the interfacing of modules connected
    to a bus segment. Intended to be used as a component within a profile to build
    systems with higher levels of compatibility.
- language: fr
  script: Latn
  content: Specifies the logical layer for a set of signal lines that constitute a
    multiple segment bus architecture, and for the interfacing of modules connected
    to a bus segment. Intended to be used as a component within a profile to build
    systems with higher levels of compatibility.
status:
  stage:
    content: '95'
  substage:
    content: '99'
copyright:
- from: '1994'
  owner:
  - organization:
      name:
      - content: ISO/IEC
place:
- formatted_place: Geneva
ext:
  schema_version: v1.0.5
  doctype:
    content: international-standard
  flavor: iso
  editorialgroup:
    technical_committee:
    - number: 1
      type: IEC
      identifier: ISO/IEC JTC 1
      content: Information technology
  ics:
  - code: '35.160'
    text: Microprocessor systems
  structuredidentifier:
    type: ISO
    project_number:
      content: '18889'
