

================================================================
== Vivado HLS Report for 'mult_window'
================================================================
* Date:           Fri Jan  1 20:14:32 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhls_v3
* Solution:       solnv3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46| 0.460 us | 0.460 us |   46|   46|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 3  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 4  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 5  |       26|       26|        12|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    173|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     32|    1964|   4128|    -|
|Memory           |        5|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    290|    -|
|Register         |        0|      -|     869|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|     32|    2833|   4687|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     14|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |FFT_fadd_32ns_32ndEe_U10  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ndEe_U12  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fmul_32ns_32neOg_U13  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U14  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U15  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U16  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U17  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U18  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U19  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U20  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fsub_32ns_32ncud_U9   |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32ncud_U11  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     32| 1964| 4128|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Blackman32_U  |mult_window_Blackbkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |Hamm32_U      |mult_window_Hamm32    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |Hann32_U      |mult_window_Hann32    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |window_U      |mult_window_window    |        2|  0|   0|    0|    32|   32|     1|         1024|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        5|  0|   0|    0|   128|  128|     4|         4096|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln29_fu_555_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln37_fu_523_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln45_fu_491_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln52_fu_587_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln58_fu_623_p2       |     +    |      0|  0|  15|           2|           6|
    |icmp_ln29_fu_529_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln37_fu_497_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln45_fu_465_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln52_fu_561_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln58_fu_593_p2      |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_544_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln37_fu_512_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln45_fu_480_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln52_fu_576_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln58_fu_610_p2        |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 173|          78|          83|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter11  |   9|          2|    1|          2|
    |i1_0_0_i_reg_369          |   9|          2|    6|         12|
    |i2_0_0_i_reg_358          |   9|          2|    6|         12|
    |i3_0_0_i_reg_391          |   9|          2|    6|         12|
    |i4_0_0_i_reg_402          |   9|          2|    6|         12|
    |i_0_0_i_reg_380           |   9|          2|    6|         12|
    |win_mode_blk_n            |   9|          2|    1|          2|
    |window_address0           |  33|          6|    5|         30|
    |window_address1           |  33|          6|    5|         30|
    |window_d0                 |  27|          5|   32|        160|
    |window_d1                 |  27|          5|   32|        160|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 290|         58|  112|        466|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9        |   1|   0|    1|          0|
    |complex_M_imag_writ_1_reg_870  |  32|   0|   32|          0|
    |complex_M_imag_writ_reg_860    |  32|   0|   32|          0|
    |complex_M_real_writ_1_reg_865  |  32|   0|   32|          0|
    |complex_M_real_writ_reg_855    |  32|   0|   32|          0|
    |i1_0_0_i_reg_369               |   6|   0|    6|          0|
    |i2_0_0_i_reg_358               |   6|   0|    6|          0|
    |i3_0_0_i_reg_391               |   6|   0|    6|          0|
    |i4_0_0_i_reg_402               |   6|   0|    6|          0|
    |i_0_0_i_reg_380                |   6|   0|    6|          0|
    |icmp_ln29_reg_691              |   1|   0|    1|          0|
    |icmp_ln37_reg_662              |   1|   0|    1|          0|
    |icmp_ln45_reg_633              |   1|   0|    1|          0|
    |icmp_ln58_reg_728              |   1|   0|    1|          0|
    |p_r_M_imag_1_reg_803           |  32|   0|   32|          0|
    |p_r_M_imag_reg_785             |  32|   0|   32|          0|
    |p_r_M_real_1_reg_797           |  32|   0|   32|          0|
    |p_r_M_real_reg_779             |  32|   0|   32|          0|
    |tmp_1_i_i39_i_reg_850          |  32|   0|   32|          0|
    |tmp_1_i_i_i_reg_830            |  32|   0|   32|          0|
    |tmp_8_i_i36_i_reg_840          |  32|   0|   32|          0|
    |tmp_8_i_i_i_reg_820            |  32|   0|   32|          0|
    |tmp_i_i35_i_reg_835            |  32|   0|   32|          0|
    |tmp_i_i38_i_reg_845            |  32|   0|   32|          0|
    |tmp_i_i_i_18_reg_825           |  32|   0|   32|          0|
    |tmp_i_i_i_reg_815              |  32|   0|   32|          0|
    |window_load_1_reg_809          |  32|   0|   32|          0|
    |window_load_reg_791            |  32|   0|   32|          0|
    |zext_ln33_1_reg_705            |   4|   0|   64|         60|
    |zext_ln33_reg_695              |   6|   0|   64|         58|
    |zext_ln41_1_reg_676            |   4|   0|   64|         60|
    |zext_ln41_reg_666              |   6|   0|   64|         58|
    |zext_ln49_1_reg_647            |   4|   0|   64|         60|
    |zext_ln49_reg_637              |   6|   0|   64|         58|
    |zext_ln61_1_reg_753            |   4|   0|   64|         60|
    |zext_ln61_reg_732              |   6|   0|   64|         58|
    |icmp_ln58_reg_728              |  64|  32|    1|          0|
    |zext_ln61_1_reg_753            |  64|  32|   64|         60|
    |zext_ln61_reg_732              |  64|  32|   64|         58|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 869|  96| 1278|        590|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   mult_window  | return value |
|win_mode_dout            |  in |    8|   ap_fifo  |    win_mode    |    pointer   |
|win_mode_empty_n         |  in |    1|   ap_fifo  |    win_mode    |    pointer   |
|win_mode_read            | out |    1|   ap_fifo  |    win_mode    |    pointer   |
|xin_M_real_address0      | out |    5|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_ce0           | out |    1|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_q0            |  in |   32|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_address1      | out |    5|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_ce1           | out |    1|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_q1            |  in |   32|  ap_memory |   xin_M_real   |     array    |
|xin_M_imag_address0      | out |    5|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_ce0           | out |    1|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_q0            |  in |   32|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_address1      | out |    5|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_ce1           | out |    1|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_q1            |  in |   32|  ap_memory |   xin_M_imag   |     array    |
|prod_IN_M_real_address0  | out |    5|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_ce0       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_we0       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_d0        | out |   32|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_address1  | out |    5|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_ce1       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_we1       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_d1        | out |   32|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_imag_address0  | out |    5|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_ce0       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_we0       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_d0        | out |   32|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_address1  | out |    5|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_ce1       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_we1       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_d1        | out |   32|  ap_memory | prod_IN_M_imag |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
  Pipeline-3 : II = 1, D = 12, States = { 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 7 9 
2 --> 4 3 
3 --> 2 
4 --> 10 
5 --> 4 6 
6 --> 5 
7 --> 4 8 
8 --> 7 
9 --> 9 4 
10 --> 22 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 10 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.93>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%window = alloca [32 x float], align 16" [vhls_src/fft.cpp:25->vhls_src/fft.cpp:118]   --->   Operation 23 'alloca' 'window' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %win_mode, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%win_mode_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %win_mode)" [vhls_src/fft.cpp:23]   --->   Operation 25 'read' 'win_mode_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (1.30ns)   --->   "switch i8 %win_mode_read, label %.preheader.0.i.preheader [
    i8 1, label %.preheader5.0.i.preheader
    i8 2, label %.preheader3.0.i.preheader
    i8 4, label %.preheader1.0.i.preheader
  ]" [vhls_src/fft.cpp:26->vhls_src/fft.cpp:118]   --->   Operation 26 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader1.0.i"   --->   Operation 27 'br' <Predicate = (win_mode_read == 4)> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader3.0.i"   --->   Operation 28 'br' <Predicate = (win_mode_read == 2)> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader5.0.i"   --->   Operation 29 'br' <Predicate = (win_mode_read == 1)> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader.0.i"   --->   Operation 30 'br' <Predicate = (win_mode_read != 1 & win_mode_read != 2 & win_mode_read != 4)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i2_0_0_i = phi i6 [ %add_ln45, %hls_label_2 ], [ 0, %.preheader1.0.i.preheader ]" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 31 'phi' 'i2_0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 32 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.42ns)   --->   "%icmp_ln45 = icmp eq i6 %i2_0_0_i, -32" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 33 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.loopexit.i.loopexit292, label %hls_label_2" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_8 = trunc i6 %i2_0_0_i to i5" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 35 'trunc' 'empty_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %i2_0_0_i to i64" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 36 'zext' 'zext_ln49' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%Blackman32_addr = getelementptr inbounds [32 x float]* @Blackman32, i64 0, i64 %zext_ln49" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 37 'getelementptr' 'Blackman32_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%Blackman32_load = load float* %Blackman32_addr, align 8" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 38 'load' 'Blackman32_load' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln45 = or i5 %empty_8, 1" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 39 'or' 'or_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i5 %or_ln45 to i64" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 40 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%Blackman32_addr_1 = getelementptr inbounds [32 x float]* @Blackman32, i64 0, i64 %zext_ln49_1" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 41 'getelementptr' 'Blackman32_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%Blackman32_load_1 = load float* %Blackman32_addr_1, align 4" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 42 'load' 'Blackman32_load_1' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 2, %i2_0_0_i" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 43 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 44 'specregionbegin' 'tmp_3_i' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:47->vhls_src/fft.cpp:118]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%Blackman32_load = load float* %Blackman32_addr, align 8" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 46 'load' 'Blackman32_load' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%window_addr_6 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln49" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 47 'getelementptr' 'window_addr_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store float %Blackman32_load, float* %window_addr_6, align 8" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 48 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3_i)" [vhls_src/fft.cpp:50->vhls_src/fft.cpp:118]   --->   Operation 49 'specregionend' 'empty_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%Blackman32_load_1 = load float* %Blackman32_addr_1, align 4" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 50 'load' 'Blackman32_load_1' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%window_addr_7 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln49_1" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 51 'getelementptr' 'window_addr_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "store float %Blackman32_load_1, float* %window_addr_7, align 4" [vhls_src/fft.cpp:49->vhls_src/fft.cpp:118]   --->   Operation 52 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader1.0.i" [vhls_src/fft.cpp:45->vhls_src/fft.cpp:118]   --->   Operation 53 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 54 'br' <Predicate = (win_mode_read == 4)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 55 'br' <Predicate = (win_mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 56 'br' <Predicate = (win_mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %0" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 1> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i1_0_0_i = phi i6 [ %add_ln37, %hls_label_1 ], [ 0, %.preheader3.0.i.preheader ]" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 58 'phi' 'i1_0_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 59 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.42ns)   --->   "%icmp_ln37 = icmp eq i6 %i1_0_0_i, -32" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 60 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.loopexit.i.loopexit291, label %hls_label_1" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_11 = trunc i6 %i1_0_0_i to i5" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 62 'trunc' 'empty_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %i1_0_0_i to i64" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 63 'zext' 'zext_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%Hamm32_addr = getelementptr inbounds [32 x float]* @Hamm32, i64 0, i64 %zext_ln41" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 64 'getelementptr' 'Hamm32_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%Hamm32_load = load float* %Hamm32_addr, align 8" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 65 'load' 'Hamm32_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln37 = or i5 %empty_11, 1" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 66 'or' 'or_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %or_ln37 to i64" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 67 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%Hamm32_addr_1 = getelementptr inbounds [32 x float]* @Hamm32, i64 0, i64 %zext_ln41_1" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 68 'getelementptr' 'Hamm32_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%Hamm32_load_1 = load float* %Hamm32_addr_1, align 4" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 69 'load' 'Hamm32_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 70 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 2, %i1_0_0_i" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 70 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 2> <Delay = 6.50>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 71 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:39->vhls_src/fft.cpp:118]   --->   Operation 72 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%Hamm32_load = load float* %Hamm32_addr, align 8" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 73 'load' 'Hamm32_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln41" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 74 'getelementptr' 'window_addr_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.25ns)   --->   "store float %Hamm32_load, float* %window_addr_4, align 8" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 75 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2_i)" [vhls_src/fft.cpp:42->vhls_src/fft.cpp:118]   --->   Operation 76 'specregionend' 'empty_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%Hamm32_load_1 = load float* %Hamm32_addr_1, align 4" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 77 'load' 'Hamm32_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%window_addr_5 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln41_1" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 78 'getelementptr' 'window_addr_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.25ns)   --->   "store float %Hamm32_load_1, float* %window_addr_5, align 4" [vhls_src/fft.cpp:41->vhls_src/fft.cpp:118]   --->   Operation 79 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader3.0.i" [vhls_src/fft.cpp:37->vhls_src/fft.cpp:118]   --->   Operation 80 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 7 <SV = 1> <Delay = 3.25>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%i_0_0_i = phi i6 [ %add_ln29, %hls_label_0 ], [ 0, %.preheader5.0.i.preheader ]" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 81 'phi' 'i_0_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 82 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.42ns)   --->   "%icmp_ln29 = icmp eq i6 %i_0_0_i, -32" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 83 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.loopexit.i.loopexit, label %hls_label_0" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_14 = trunc i6 %i_0_0_i to i5" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 85 'trunc' 'empty_14' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %i_0_0_i to i64" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 86 'zext' 'zext_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%Hann32_addr = getelementptr inbounds [32 x float]* @Hann32, i64 0, i64 %zext_ln33" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 87 'getelementptr' 'Hann32_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (3.25ns)   --->   "%Hann32_load = load float* %Hann32_addr, align 8" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 88 'load' 'Hann32_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln29 = or i5 %empty_14, 1" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 89 'or' 'or_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i5 %or_ln29 to i64" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 90 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%Hann32_addr_1 = getelementptr inbounds [32 x float]* @Hann32, i64 0, i64 %zext_ln33_1" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 91 'getelementptr' 'Hann32_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (3.25ns)   --->   "%Hann32_load_1 = load float* %Hann32_addr_1, align 4" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 92 'load' 'Hann32_load_1' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 93 [1/1] (1.82ns)   --->   "%add_ln29 = add i6 2, %i_0_0_i" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 93 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 2> <Delay = 6.50>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 94 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:31->vhls_src/fft.cpp:118]   --->   Operation 95 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 96 [1/2] (3.25ns)   --->   "%Hann32_load = load float* %Hann32_addr, align 8" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 96 'load' 'Hann32_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln33" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 97 'getelementptr' 'window_addr_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.25ns)   --->   "store float %Hann32_load, float* %window_addr_2, align 8" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 98 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [vhls_src/fft.cpp:34->vhls_src/fft.cpp:118]   --->   Operation 99 'specregionend' 'empty_15' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 100 [1/2] (3.25ns)   --->   "%Hann32_load_1 = load float* %Hann32_addr_1, align 4" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 100 'load' 'Hann32_load_1' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln33_1" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 101 'getelementptr' 'window_addr_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "store float %Hann32_load_1, float* %window_addr_3, align 4" [vhls_src/fft.cpp:33->vhls_src/fft.cpp:118]   --->   Operation 102 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader5.0.i" [vhls_src/fft.cpp:29->vhls_src/fft.cpp:118]   --->   Operation 103 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 9 <SV = 1> <Delay = 3.25>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%i3_0_0_i = phi i6 [ %add_ln52, %.preheader.1.i ], [ 0, %.preheader.0.i.preheader ]" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:118]   --->   Operation 104 'phi' 'i3_0_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.42ns)   --->   "%icmp_ln52 = icmp eq i6 %i3_0_0_i, -32" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:118]   --->   Operation 106 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.loopexit.i.loopexit293, label %.preheader.1.i" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:118]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %i3_0_0_i to i64" [vhls_src/fft.cpp:54->vhls_src/fft.cpp:118]   --->   Operation 108 'zext' 'zext_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%window_addr = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln54" [vhls_src/fft.cpp:54->vhls_src/fft.cpp:118]   --->   Operation 109 'getelementptr' 'window_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr, align 8" [vhls_src/fft.cpp:54->vhls_src/fft.cpp:118]   --->   Operation 110 'store' <Predicate = (!icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%empty_6 = trunc i6 %i3_0_0_i to i5" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:118]   --->   Operation 111 'trunc' 'empty_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln52 = or i5 %empty_6, 1" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:118]   --->   Operation 112 'or' 'or_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i5 %or_ln52 to i64" [vhls_src/fft.cpp:54->vhls_src/fft.cpp:118]   --->   Operation 113 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln54_1" [vhls_src/fft.cpp:54->vhls_src/fft.cpp:118]   --->   Operation 114 'getelementptr' 'window_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr_1, align 4" [vhls_src/fft.cpp:54->vhls_src/fft.cpp:118]   --->   Operation 115 'store' <Predicate = (!icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 116 [1/1] (1.82ns)   --->   "%add_ln52 = add i6 2, %i3_0_0_i" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:118]   --->   Operation 116 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader.0.i" [vhls_src/fft.cpp:52->vhls_src/fft.cpp:118]   --->   Operation 117 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 118 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%i4_0_0_i = phi i6 [ 0, %.loopexit.i ], [ %add_ln58, %hls_label_4 ]" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 119 'phi' 'i4_0_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 120 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.42ns)   --->   "%icmp_ln58 = icmp eq i6 %i4_0_0_i, -32" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 121 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %.exit, label %hls_label_4" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%empty_17 = trunc i6 %i4_0_0_i to i5" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 123 'trunc' 'empty_17' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i6 %i4_0_0_i to i64" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 124 'zext' 'zext_ln61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%xin_M_real_addr = getelementptr [32 x float]* @xin_M_real, i64 0, i64 %zext_ln61" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 125 'getelementptr' 'xin_M_real_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%xin_M_imag_addr = getelementptr [32 x float]* @xin_M_imag, i64 0, i64 %zext_ln61" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 126 'getelementptr' 'xin_M_imag_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%window_addr_8 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln61" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 127 'getelementptr' 'window_addr_8' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (3.25ns)   --->   "%p_r_M_real = load float* %xin_M_real_addr, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 128 'load' 'p_r_M_real' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 129 [2/2] (3.25ns)   --->   "%p_r_M_imag = load float* %xin_M_imag_addr, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 129 'load' 'p_r_M_imag' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 130 [2/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 130 'load' 'window_load' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln58 = or i5 %empty_17, 1" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 131 'or' 'or_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i5 %or_ln58 to i64" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 132 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%xin_M_real_addr_1 = getelementptr [32 x float]* @xin_M_real, i64 0, i64 %zext_ln61_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 133 'getelementptr' 'xin_M_real_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_1 = getelementptr [32 x float]* @xin_M_imag, i64 0, i64 %zext_ln61_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 134 'getelementptr' 'xin_M_imag_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%window_addr_9 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln61_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 135 'getelementptr' 'window_addr_9' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %xin_M_real_addr_1, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 136 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %xin_M_imag_addr_1, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 137 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 138 [2/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 138 'load' 'window_load_1' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 139 [1/1] (1.82ns)   --->   "%add_ln58 = add i6 2, %i4_0_0_i" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 139 'add' 'add_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%p_r_M_real = load float* %xin_M_real_addr, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 140 'load' 'p_r_M_real' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 141 [1/2] (3.25ns)   --->   "%p_r_M_imag = load float* %xin_M_imag_addr, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 141 'load' 'p_r_M_imag' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 142 'load' 'window_load' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 143 [1/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %xin_M_real_addr_1, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 143 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 144 [1/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %xin_M_imag_addr_1, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 144 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 145 [1/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 145 'load' 'window_load_1' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 5> <Delay = 5.70>
ST_12 : Operation 146 [4/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 146 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [4/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 147 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [4/4] (5.70ns)   --->   "%tmp_i_i_i_18 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 148 'fmul' 'tmp_i_i_i_18' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 149 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 150 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [4/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 151 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [4/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 152 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [4/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 153 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.70>
ST_13 : Operation 154 [3/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 154 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [3/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 155 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [3/4] (5.70ns)   --->   "%tmp_i_i_i_18 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 156 'fmul' 'tmp_i_i_i_18' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 157 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [3/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 158 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [3/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 159 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 160 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [3/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 161 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 5.70>
ST_14 : Operation 162 [2/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 162 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [2/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 163 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [2/4] (5.70ns)   --->   "%tmp_i_i_i_18 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 164 'fmul' 'tmp_i_i_i_18' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 165 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [2/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 166 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [2/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 167 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [2/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 168 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [2/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 169 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.70>
ST_15 : Operation 170 [1/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 170 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/4] (5.70ns)   --->   "%tmp_8_i_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 171 'fmul' 'tmp_8_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/4] (5.70ns)   --->   "%tmp_i_i_i_18 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 172 'fmul' 'tmp_i_i_i_18' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 173 'fmul' 'tmp_1_i_i_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/4] (5.70ns)   --->   "%tmp_i_i35_i = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 174 'fmul' 'tmp_i_i35_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/4] (5.70ns)   --->   "%tmp_8_i_i36_i = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 175 'fmul' 'tmp_8_i_i36_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/4] (5.70ns)   --->   "%tmp_i_i38_i = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 176 'fmul' 'tmp_i_i38_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/4] (5.70ns)   --->   "%tmp_1_i_i39_i = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 177 'fmul' 'tmp_1_i_i39_i' <Predicate = (!icmp_ln58)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 7.25>
ST_16 : Operation 178 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 178 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_18, %tmp_1_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 179 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [5/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 180 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 181 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 7.25>
ST_17 : Operation 182 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 182 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_18, %tmp_1_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 183 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 184 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 185 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 7.25>
ST_18 : Operation 186 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 186 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_18, %tmp_1_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 187 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 188 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 189 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 7.25>
ST_19 : Operation 190 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 190 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_18, %tmp_1_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 191 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 192 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 193 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 7.25>
ST_20 : Operation 194 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i_i, %tmp_8_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 194 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_i_18, %tmp_1_i_i_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 195 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i35_i, %tmp_8_i_i36_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 196 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i38_i, %tmp_1_i_i39_i" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 197 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 3.25>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 198 'specregionbegin' 'tmp_4_i' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:60->vhls_src/fft.cpp:118]   --->   Operation 199 'specpipeline' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%prod_IN_M_real_addr = getelementptr [32 x float]* @prod_IN_M_real, i64 0, i64 %zext_ln61" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 200 'getelementptr' 'prod_IN_M_real_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ, float* %prod_IN_M_real_addr, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 201 'store' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%prod_IN_M_imag_addr = getelementptr [32 x float]* @prod_IN_M_imag, i64 0, i64 %zext_ln61" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 202 'getelementptr' 'prod_IN_M_imag_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ, float* %prod_IN_M_imag_addr, align 8" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 203 'store' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_4_i)" [vhls_src/fft.cpp:62->vhls_src/fft.cpp:118]   --->   Operation 204 'specregionend' 'empty_19' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%prod_IN_M_real_addr_1 = getelementptr [32 x float]* @prod_IN_M_real, i64 0, i64 %zext_ln61_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 205 'getelementptr' 'prod_IN_M_real_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_1, float* %prod_IN_M_real_addr_1, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 206 'store' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%prod_IN_M_imag_addr_1 = getelementptr [32 x float]* @prod_IN_M_imag, i64 0, i64 %zext_ln61_1" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 207 'getelementptr' 'prod_IN_M_imag_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_1, float* %prod_IN_M_imag_addr_1, align 4" [vhls_src/fft.cpp:61->vhls_src/fft.cpp:118]   --->   Operation 208 'store' <Predicate = (!icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "br label %0" [vhls_src/fft.cpp:58->vhls_src/fft.cpp:118]   --->   Operation 209 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "ret void" [vhls_src/fft.cpp:118]   --->   Operation 210 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ win_mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Blackman32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Hamm32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Hann32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ xin_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ xin_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ prod_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ prod_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window                (alloca           ) [ 00111111111111111111110]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
win_mode_read         (read             ) [ 01111111110000000000000]
switch_ln26           (switch           ) [ 00000000000000000000000]
br_ln0                (br               ) [ 01110000000000000000000]
br_ln0                (br               ) [ 01000110000000000000000]
br_ln0                (br               ) [ 01000001100000000000000]
br_ln0                (br               ) [ 01000000010000000000000]
i2_0_0_i              (phi              ) [ 00100000000000000000000]
empty_7               (speclooptripcount) [ 00000000000000000000000]
icmp_ln45             (icmp             ) [ 00110000000000000000000]
br_ln45               (br               ) [ 00000000000000000000000]
empty_8               (trunc            ) [ 00000000000000000000000]
zext_ln49             (zext             ) [ 00110000000000000000000]
Blackman32_addr       (getelementptr    ) [ 00110000000000000000000]
or_ln45               (or               ) [ 00000000000000000000000]
zext_ln49_1           (zext             ) [ 00110000000000000000000]
Blackman32_addr_1     (getelementptr    ) [ 00110000000000000000000]
add_ln45              (add              ) [ 01110000000000000000000]
tmp_3_i               (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln47     (specpipeline     ) [ 00000000000000000000000]
Blackman32_load       (load             ) [ 00000000000000000000000]
window_addr_6         (getelementptr    ) [ 00000000000000000000000]
store_ln49            (store            ) [ 00000000000000000000000]
empty_9               (specregionend    ) [ 00000000000000000000000]
Blackman32_load_1     (load             ) [ 00000000000000000000000]
window_addr_7         (getelementptr    ) [ 00000000000000000000000]
store_ln49            (store            ) [ 00000000000000000000000]
br_ln45               (br               ) [ 01110000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln58               (br               ) [ 00001000001111111111110]
i1_0_0_i              (phi              ) [ 00000100000000000000000]
empty_10              (speclooptripcount) [ 00000000000000000000000]
icmp_ln37             (icmp             ) [ 00000110000000000000000]
br_ln37               (br               ) [ 00000000000000000000000]
empty_11              (trunc            ) [ 00000000000000000000000]
zext_ln41             (zext             ) [ 00000110000000000000000]
Hamm32_addr           (getelementptr    ) [ 00000110000000000000000]
or_ln37               (or               ) [ 00000000000000000000000]
zext_ln41_1           (zext             ) [ 00000110000000000000000]
Hamm32_addr_1         (getelementptr    ) [ 00000110000000000000000]
add_ln37              (add              ) [ 01000110000000000000000]
tmp_2_i               (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln39     (specpipeline     ) [ 00000000000000000000000]
Hamm32_load           (load             ) [ 00000000000000000000000]
window_addr_4         (getelementptr    ) [ 00000000000000000000000]
store_ln41            (store            ) [ 00000000000000000000000]
empty_12              (specregionend    ) [ 00000000000000000000000]
Hamm32_load_1         (load             ) [ 00000000000000000000000]
window_addr_5         (getelementptr    ) [ 00000000000000000000000]
store_ln41            (store            ) [ 00000000000000000000000]
br_ln37               (br               ) [ 01000110000000000000000]
i_0_0_i               (phi              ) [ 00000001000000000000000]
empty_13              (speclooptripcount) [ 00000000000000000000000]
icmp_ln29             (icmp             ) [ 00000001100000000000000]
br_ln29               (br               ) [ 00000000000000000000000]
empty_14              (trunc            ) [ 00000000000000000000000]
zext_ln33             (zext             ) [ 00000001100000000000000]
Hann32_addr           (getelementptr    ) [ 00000001100000000000000]
or_ln29               (or               ) [ 00000000000000000000000]
zext_ln33_1           (zext             ) [ 00000001100000000000000]
Hann32_addr_1         (getelementptr    ) [ 00000001100000000000000]
add_ln29              (add              ) [ 01000001100000000000000]
tmp_i                 (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln31     (specpipeline     ) [ 00000000000000000000000]
Hann32_load           (load             ) [ 00000000000000000000000]
window_addr_2         (getelementptr    ) [ 00000000000000000000000]
store_ln33            (store            ) [ 00000000000000000000000]
empty_15              (specregionend    ) [ 00000000000000000000000]
Hann32_load_1         (load             ) [ 00000000000000000000000]
window_addr_3         (getelementptr    ) [ 00000000000000000000000]
store_ln33            (store            ) [ 00000000000000000000000]
br_ln29               (br               ) [ 01000001100000000000000]
i3_0_0_i              (phi              ) [ 00000000010000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000]
icmp_ln52             (icmp             ) [ 00000000010000000000000]
br_ln52               (br               ) [ 00000000000000000000000]
zext_ln54             (zext             ) [ 00000000000000000000000]
window_addr           (getelementptr    ) [ 00000000000000000000000]
store_ln54            (store            ) [ 00000000000000000000000]
empty_6               (trunc            ) [ 00000000000000000000000]
or_ln52               (or               ) [ 00000000000000000000000]
zext_ln54_1           (zext             ) [ 00000000000000000000000]
window_addr_1         (getelementptr    ) [ 00000000000000000000000]
store_ln54            (store            ) [ 00000000000000000000000]
add_ln52              (add              ) [ 01000000010000000000000]
br_ln52               (br               ) [ 01000000010000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
i4_0_0_i              (phi              ) [ 00000000001000000000000]
empty_16              (speclooptripcount) [ 00000000000000000000000]
icmp_ln58             (icmp             ) [ 00000000001111111111110]
br_ln58               (br               ) [ 00000000000000000000000]
empty_17              (trunc            ) [ 00000000000000000000000]
zext_ln61             (zext             ) [ 00000000001111111111110]
xin_M_real_addr       (getelementptr    ) [ 00000000001100000000000]
xin_M_imag_addr       (getelementptr    ) [ 00000000001100000000000]
window_addr_8         (getelementptr    ) [ 00000000001100000000000]
or_ln58               (or               ) [ 00000000000000000000000]
zext_ln61_1           (zext             ) [ 00000000001111111111110]
xin_M_real_addr_1     (getelementptr    ) [ 00000000001100000000000]
xin_M_imag_addr_1     (getelementptr    ) [ 00000000001100000000000]
window_addr_9         (getelementptr    ) [ 00000000001100000000000]
add_ln58              (add              ) [ 00001000001111111111110]
p_r_M_real            (load             ) [ 00000000001011110000000]
p_r_M_imag            (load             ) [ 00000000001011110000000]
window_load           (load             ) [ 00000000001011110000000]
p_r_M_real_1          (load             ) [ 00000000001011110000000]
p_r_M_imag_1          (load             ) [ 00000000001011110000000]
window_load_1         (load             ) [ 00000000001011110000000]
tmp_i_i_i             (fmul             ) [ 00000000001000001111100]
tmp_8_i_i_i           (fmul             ) [ 00000000001000001111100]
tmp_i_i_i_18          (fmul             ) [ 00000000001000001111100]
tmp_1_i_i_i           (fmul             ) [ 00000000001000001111100]
tmp_i_i35_i           (fmul             ) [ 00000000001000001111100]
tmp_8_i_i36_i         (fmul             ) [ 00000000001000001111100]
tmp_i_i38_i           (fmul             ) [ 00000000001000001111100]
tmp_1_i_i39_i         (fmul             ) [ 00000000001000001111100]
complex_M_real_writ   (fsub             ) [ 00000000001000000000010]
complex_M_imag_writ   (fadd             ) [ 00000000001000000000010]
complex_M_real_writ_1 (fsub             ) [ 00000000001000000000010]
complex_M_imag_writ_1 (fadd             ) [ 00000000001000000000010]
tmp_4_i               (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln60     (specpipeline     ) [ 00000000000000000000000]
prod_IN_M_real_addr   (getelementptr    ) [ 00000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000]
prod_IN_M_imag_addr   (getelementptr    ) [ 00000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000]
empty_19              (specregionend    ) [ 00000000000000000000000]
prod_IN_M_real_addr_1 (getelementptr    ) [ 00000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000]
prod_IN_M_imag_addr_1 (getelementptr    ) [ 00000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000]
br_ln58               (br               ) [ 00001000001111111111110]
ret_ln118             (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="win_mode">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="win_mode"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Blackman32">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Blackman32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Hamm32">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hamm32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Hann32">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hann32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xin_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xin_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prod_IN_M_real">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod_IN_M_real"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prod_IN_M_imag">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod_IN_M_imag"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="window_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="win_mode_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="win_mode_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Blackman32_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Blackman32_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Blackman32_load/2 Blackman32_load_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="Blackman32_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Blackman32_addr_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="window_addr_6_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="1"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_6/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="5" slack="0"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
<pin id="143" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln49/3 store_ln49/3 store_ln41/6 store_ln41/6 store_ln33/8 store_ln33/8 store_ln54/9 store_ln54/9 window_load/10 window_load_1/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="window_addr_7_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="1"/>
<pin id="138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_7/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Hamm32_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hamm32_addr/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
<pin id="169" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hamm32_load/5 Hamm32_load_1/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="Hamm32_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hamm32_addr_1/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="window_addr_4_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="1"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_4/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="window_addr_5_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="1"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_5/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="Hann32_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hann32_addr/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
<pin id="210" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hann32_load/7 Hann32_load_1/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="Hann32_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hann32_addr_1/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="window_addr_2_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="1"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_2/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="window_addr_3_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="1"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_3/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="window_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="window_addr_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_1/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xin_M_real_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_addr/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xin_M_imag_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_addr/10 "/>
</bind>
</comp>

<comp id="258" class="1004" name="window_addr_8_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_8/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="0"/>
<pin id="297" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="298" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
<pin id="300" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real/10 p_r_M_real_1/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="0"/>
<pin id="302" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="303" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="1"/>
<pin id="305" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag/10 p_r_M_imag_1/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xin_M_real_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_addr_1/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xin_M_imag_addr_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_addr_1/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="window_addr_9_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_9/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="prod_IN_M_real_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="11"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_real_addr/21 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="0" index="2" bw="0" slack="0"/>
<pin id="341" dir="0" index="4" bw="5" slack="1"/>
<pin id="342" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/21 store_ln61/21 "/>
</bind>
</comp>

<comp id="321" class="1004" name="prod_IN_M_imag_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="11"/>
<pin id="325" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_imag_addr/21 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="0" index="2" bw="0" slack="0"/>
<pin id="353" dir="0" index="4" bw="5" slack="1"/>
<pin id="354" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="356" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/21 store_ln61/21 "/>
</bind>
</comp>

<comp id="334" class="1004" name="prod_IN_M_real_addr_1_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="11"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_real_addr_1/21 "/>
</bind>
</comp>

<comp id="346" class="1004" name="prod_IN_M_imag_addr_1_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="11"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_imag_addr_1/21 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i2_0_0_i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="1"/>
<pin id="360" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i2_0_0_i_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_0_i/2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="i1_0_0_i_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="1"/>
<pin id="371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="i1_0_0_i_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_0_i/5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_0_0_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="i_0_0_i_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0_i/7 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i3_0_0_i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="1"/>
<pin id="393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i3_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="i3_0_0_i_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0_0_i/9 "/>
</bind>
</comp>

<comp id="402" class="1005" name="i4_0_0_i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="1"/>
<pin id="404" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i4_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="i4_0_0_i_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0_0_i/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/16 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/16 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_1/16 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_1/16 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i_i_i/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_18/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i_i/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i35_i/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i_i36_i/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i38_i/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i39_i/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln45_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="6" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="empty_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln49_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln45_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln49_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln45_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="6" slack="0"/>
<pin id="494" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln37_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="empty_11_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_11/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln41_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln37_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln41_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln37_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln29_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="empty_14_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln33_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln29_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln33_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln29_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="6" slack="0"/>
<pin id="558" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln52_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln54_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="empty_6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_6/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln52_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln54_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln52_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="6" slack="0"/>
<pin id="590" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln58_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="0" index="1" bw="6" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="empty_17_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="0"/>
<pin id="601" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln61_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln58_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln61_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln58_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="0"/>
<pin id="625" dir="0" index="1" bw="6" slack="0"/>
<pin id="626" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/10 "/>
</bind>
</comp>

<comp id="629" class="1005" name="win_mode_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="win_mode_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="icmp_ln45_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="637" class="1005" name="zext_ln49_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="642" class="1005" name="Blackman32_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Blackman32_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="zext_ln49_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="1"/>
<pin id="649" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="Blackman32_addr_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="1"/>
<pin id="654" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Blackman32_addr_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln45_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="662" class="1005" name="icmp_ln37_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="666" class="1005" name="zext_ln41_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="671" class="1005" name="Hamm32_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="1"/>
<pin id="673" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hamm32_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="zext_ln41_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln41_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="Hamm32_addr_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="1"/>
<pin id="683" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hamm32_addr_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_ln37_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln29_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln33_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="700" class="1005" name="Hann32_addr_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="1"/>
<pin id="702" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hann32_addr "/>
</bind>
</comp>

<comp id="705" class="1005" name="zext_ln33_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="1"/>
<pin id="707" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33_1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="Hann32_addr_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="1"/>
<pin id="712" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hann32_addr_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="add_ln29_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="0"/>
<pin id="717" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln52_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="728" class="1005" name="icmp_ln58_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="732" class="1005" name="zext_ln61_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="11"/>
<pin id="734" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="738" class="1005" name="xin_M_real_addr_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="1"/>
<pin id="740" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_addr "/>
</bind>
</comp>

<comp id="743" class="1005" name="xin_M_imag_addr_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="1"/>
<pin id="745" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_addr "/>
</bind>
</comp>

<comp id="748" class="1005" name="window_addr_8_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="1"/>
<pin id="750" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_8 "/>
</bind>
</comp>

<comp id="753" class="1005" name="zext_ln61_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="11"/>
<pin id="755" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln61_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="xin_M_real_addr_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="1"/>
<pin id="761" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_addr_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="xin_M_imag_addr_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="1"/>
<pin id="766" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="window_addr_9_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="1"/>
<pin id="771" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_9 "/>
</bind>
</comp>

<comp id="774" class="1005" name="add_ln58_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="0"/>
<pin id="776" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_r_M_real_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_r_M_imag_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="791" class="1005" name="window_load_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_load "/>
</bind>
</comp>

<comp id="797" class="1005" name="p_r_M_real_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="p_r_M_imag_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="window_load_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_load_1 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_i_i_i_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_8_i_i_i_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i_i "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_i_i_i_18_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_18 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_1_i_i_i_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_i_i35_i_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i35_i "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_8_i_i36_i_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i36_i "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_i_i38_i_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i38_i "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_1_i_i39_i_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i39_i "/>
</bind>
</comp>

<comp id="855" class="1005" name="complex_M_real_writ_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ "/>
</bind>
</comp>

<comp id="860" class="1005" name="complex_M_imag_writ_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="865" class="1005" name="complex_M_real_writ_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="complex_M_imag_writ_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="103" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="103" pin="7"/><net_sink comp="127" pin=4"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="153" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="153" pin="7"/><net_sink comp="127" pin=4"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="194" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="194" pin="7"/><net_sink comp="127" pin=4"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="80" pin="0"/><net_sink comp="127" pin=4"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="244" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="251" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="258" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="277" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="306"><net_src comp="284" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="307"><net_src comp="291" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="455"><net_src comp="82" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="464"><net_src comp="82" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="362" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="362" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="362" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="484"><net_src comp="471" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="58" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="362" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="373" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="373" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="373" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="373" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="384" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="54" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="384" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="384" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="548"><net_src comp="535" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="58" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="384" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="395" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="54" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="395" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="575"><net_src comp="395" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="58" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="395" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="406" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="54" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="406" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="406" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="614"><net_src comp="599" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="58" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="406" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="90" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="465" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="475" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="645"><net_src comp="96" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="650"><net_src comp="486" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="655"><net_src comp="109" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="660"><net_src comp="491" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="665"><net_src comp="497" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="507" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="674"><net_src comp="146" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="679"><net_src comp="518" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="684"><net_src comp="159" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="689"><net_src comp="523" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="694"><net_src comp="529" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="539" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="703"><net_src comp="187" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="708"><net_src comp="550" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="713"><net_src comp="200" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="718"><net_src comp="555" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="726"><net_src comp="587" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="731"><net_src comp="593" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="603" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="741"><net_src comp="244" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="746"><net_src comp="251" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="751"><net_src comp="258" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="756"><net_src comp="616" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="762"><net_src comp="277" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="767"><net_src comp="284" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="772"><net_src comp="291" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="777"><net_src comp="623" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="782"><net_src comp="264" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="788"><net_src comp="270" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="794"><net_src comp="127" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="800"><net_src comp="264" pin="7"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="806"><net_src comp="270" pin="7"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="812"><net_src comp="127" pin="7"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="818"><net_src comp="429" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="823"><net_src comp="433" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="828"><net_src comp="438" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="833"><net_src comp="442" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="838"><net_src comp="447" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="843"><net_src comp="451" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="848"><net_src comp="456" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="853"><net_src comp="460" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="858"><net_src comp="413" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="863"><net_src comp="417" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="868"><net_src comp="421" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="873"><net_src comp="425" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="328" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Blackman32 | {}
	Port: Hamm32 | {}
	Port: Hann32 | {}
	Port: xin_M_real | {}
	Port: xin_M_imag | {}
	Port: prod_IN_M_real | {21 }
	Port: prod_IN_M_imag | {21 }
 - Input state : 
	Port: mult_window : win_mode | {1 }
	Port: mult_window : Blackman32 | {2 3 }
	Port: mult_window : Hamm32 | {5 6 }
	Port: mult_window : Hann32 | {7 8 }
	Port: mult_window : xin_M_real | {10 11 }
	Port: mult_window : xin_M_imag | {10 11 }
	Port: mult_window : prod_IN_M_real | {}
	Port: mult_window : prod_IN_M_imag | {}
  - Chain level:
	State 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		empty_8 : 1
		zext_ln49 : 1
		Blackman32_addr : 2
		Blackman32_load : 3
		or_ln45 : 2
		zext_ln49_1 : 2
		Blackman32_addr_1 : 3
		Blackman32_load_1 : 4
		add_ln45 : 1
	State 3
		store_ln49 : 1
		empty_9 : 1
		store_ln49 : 1
	State 4
	State 5
		icmp_ln37 : 1
		br_ln37 : 2
		empty_11 : 1
		zext_ln41 : 1
		Hamm32_addr : 2
		Hamm32_load : 3
		or_ln37 : 2
		zext_ln41_1 : 2
		Hamm32_addr_1 : 3
		Hamm32_load_1 : 4
		add_ln37 : 1
	State 6
		store_ln41 : 1
		empty_12 : 1
		store_ln41 : 1
	State 7
		icmp_ln29 : 1
		br_ln29 : 2
		empty_14 : 1
		zext_ln33 : 1
		Hann32_addr : 2
		Hann32_load : 3
		or_ln29 : 2
		zext_ln33_1 : 2
		Hann32_addr_1 : 3
		Hann32_load_1 : 4
		add_ln29 : 1
	State 8
		store_ln33 : 1
		empty_15 : 1
		store_ln33 : 1
	State 9
		icmp_ln52 : 1
		br_ln52 : 2
		zext_ln54 : 1
		window_addr : 2
		store_ln54 : 3
		empty_6 : 1
		or_ln52 : 2
		zext_ln54_1 : 2
		window_addr_1 : 3
		store_ln54 : 4
		add_ln52 : 1
	State 10
		icmp_ln58 : 1
		br_ln58 : 2
		empty_17 : 1
		zext_ln61 : 1
		xin_M_real_addr : 2
		xin_M_imag_addr : 2
		window_addr_8 : 2
		p_r_M_real : 3
		p_r_M_imag : 3
		window_load : 3
		or_ln58 : 2
		zext_ln61_1 : 2
		xin_M_real_addr_1 : 3
		xin_M_imag_addr_1 : 3
		window_addr_9 : 3
		p_r_M_real_1 : 4
		p_r_M_imag_1 : 4
		window_load_1 : 4
		add_ln58 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln61 : 1
		store_ln61 : 1
		empty_19 : 1
		store_ln61 : 1
		store_ln61 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_429        |    3    |   143   |   321   |
|          |        grp_fu_433        |    3    |   143   |   321   |
|          |        grp_fu_438        |    3    |   143   |   321   |
|   fmul   |        grp_fu_442        |    3    |   143   |   321   |
|          |        grp_fu_447        |    3    |   143   |   321   |
|          |        grp_fu_451        |    3    |   143   |   321   |
|          |        grp_fu_456        |    3    |   143   |   321   |
|          |        grp_fu_460        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_413        |    2    |   205   |   390   |
|   fadd   |        grp_fu_417        |    2    |   205   |   390   |
|          |        grp_fu_421        |    2    |   205   |   390   |
|          |        grp_fu_425        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln45_fu_491     |    0    |    0    |    15   |
|          |      add_ln37_fu_523     |    0    |    0    |    15   |
|    add   |      add_ln29_fu_555     |    0    |    0    |    15   |
|          |      add_ln52_fu_587     |    0    |    0    |    15   |
|          |      add_ln58_fu_623     |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln45_fu_465     |    0    |    0    |    11   |
|          |     icmp_ln37_fu_497     |    0    |    0    |    11   |
|   icmp   |     icmp_ln29_fu_529     |    0    |    0    |    11   |
|          |     icmp_ln52_fu_561     |    0    |    0    |    11   |
|          |     icmp_ln58_fu_593     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|   read   | win_mode_read_read_fu_90 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      empty_8_fu_471      |    0    |    0    |    0    |
|          |      empty_11_fu_503     |    0    |    0    |    0    |
|   trunc  |      empty_14_fu_535     |    0    |    0    |    0    |
|          |      empty_6_fu_572      |    0    |    0    |    0    |
|          |      empty_17_fu_599     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln49_fu_475     |    0    |    0    |    0    |
|          |    zext_ln49_1_fu_486    |    0    |    0    |    0    |
|          |     zext_ln41_fu_507     |    0    |    0    |    0    |
|          |    zext_ln41_1_fu_518    |    0    |    0    |    0    |
|   zext   |     zext_ln33_fu_539     |    0    |    0    |    0    |
|          |    zext_ln33_1_fu_550    |    0    |    0    |    0    |
|          |     zext_ln54_fu_567     |    0    |    0    |    0    |
|          |    zext_ln54_1_fu_582    |    0    |    0    |    0    |
|          |     zext_ln61_fu_603     |    0    |    0    |    0    |
|          |    zext_ln61_1_fu_616    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln45_fu_480      |    0    |    0    |    0    |
|          |      or_ln37_fu_512      |    0    |    0    |    0    |
|    or    |      or_ln29_fu_544      |    0    |    0    |    0    |
|          |      or_ln52_fu_576      |    0    |    0    |    0    |
|          |      or_ln58_fu_610      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    32   |   1964  |   4258  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|window|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  Blackman32_addr_1_reg_652  |    5   |
|   Blackman32_addr_reg_642   |    5   |
|    Hamm32_addr_1_reg_681    |    5   |
|     Hamm32_addr_reg_671     |    5   |
|    Hann32_addr_1_reg_710    |    5   |
|     Hann32_addr_reg_700     |    5   |
|       add_ln29_reg_715      |    6   |
|       add_ln37_reg_686      |    6   |
|       add_ln45_reg_657      |    6   |
|       add_ln52_reg_723      |    6   |
|       add_ln58_reg_774      |    6   |
|complex_M_imag_writ_1_reg_870|   32   |
| complex_M_imag_writ_reg_860 |   32   |
|complex_M_real_writ_1_reg_865|   32   |
| complex_M_real_writ_reg_855 |   32   |
|       i1_0_0_i_reg_369      |    6   |
|       i2_0_0_i_reg_358      |    6   |
|       i3_0_0_i_reg_391      |    6   |
|       i4_0_0_i_reg_402      |    6   |
|       i_0_0_i_reg_380       |    6   |
|      icmp_ln29_reg_691      |    1   |
|      icmp_ln37_reg_662      |    1   |
|      icmp_ln45_reg_633      |    1   |
|      icmp_ln58_reg_728      |    1   |
|     p_r_M_imag_1_reg_803    |   32   |
|      p_r_M_imag_reg_785     |   32   |
|     p_r_M_real_1_reg_797    |   32   |
|      p_r_M_real_reg_779     |   32   |
|    tmp_1_i_i39_i_reg_850    |   32   |
|     tmp_1_i_i_i_reg_830     |   32   |
|    tmp_8_i_i36_i_reg_840    |   32   |
|     tmp_8_i_i_i_reg_820     |   32   |
|     tmp_i_i35_i_reg_835     |   32   |
|     tmp_i_i38_i_reg_845     |   32   |
|     tmp_i_i_i_18_reg_825    |   32   |
|      tmp_i_i_i_reg_815      |   32   |
|    win_mode_read_reg_629    |    8   |
|    window_addr_8_reg_748    |    5   |
|    window_addr_9_reg_769    |    5   |
|    window_load_1_reg_809    |   32   |
|     window_load_reg_791     |   32   |
|  xin_M_imag_addr_1_reg_764  |    5   |
|   xin_M_imag_addr_reg_743   |    5   |
|  xin_M_real_addr_1_reg_759  |    5   |
|   xin_M_real_addr_reg_738   |    5   |
|     zext_ln33_1_reg_705     |   64   |
|      zext_ln33_reg_695      |   64   |
|     zext_ln41_1_reg_676     |   64   |
|      zext_ln41_reg_666      |   64   |
|     zext_ln49_1_reg_647     |   64   |
|      zext_ln49_reg_637      |   64   |
|     zext_ln61_1_reg_753     |   64   |
|      zext_ln61_reg_732      |   64   |
+-----------------------------+--------+
|            Total            |  1220  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_127 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_127 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_127 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_127 |  p4  |   4  |   5  |   20   ||    21   |
| grp_access_fu_153 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_153 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_264 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_270 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  ||  25.315 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |    -   |  1964  |  4258  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   198  |    -   |
|  Register |    -   |    -   |    -   |  1220  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   32   |   25   |  3184  |  4456  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
