# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VD_end.srcs/sources_1/ip/image_rom/image_rom_sim_netlist.v" \
"../../../../../VD_end.srcs/vending_machine.v" \
"../../../../VD_end.srcs/sim_2/new/tb_toplayer_2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
