
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../../biswa/SPEC2017Traces/607.cactuBSSN_s-3477B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize DRRIP state for L2C
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 3672570 heartbeat IPC: 2.72289 cumulative IPC: 2.72289 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7343607 heartbeat IPC: 2.72403 cumulative IPC: 2.72346 (Simulation time: 0 hr 6 min 25 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11014517 heartbeat IPC: 2.72412 cumulative IPC: 2.72368 (Simulation time: 0 hr 9 min 54 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14685433 heartbeat IPC: 2.72412 cumulative IPC: 2.72379 (Simulation time: 0 hr 13 min 13 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 18358657 heartbeat IPC: 2.7224 cumulative IPC: 2.72351 (Simulation time: 0 hr 16 min 0 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 18358658 (Simulation time: 0 hr 16 min 0 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 30166339 heartbeat IPC: 0.846906 cumulative IPC: 0.846906 (Simulation time: 0 hr 19 min 18 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 42060680 heartbeat IPC: 0.840736 cumulative IPC: 0.84381 (Simulation time: 0 hr 22 min 34 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 53961758 heartbeat IPC: 0.84026 cumulative IPC: 0.842623 (Simulation time: 0 hr 25 min 31 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65836448 heartbeat IPC: 0.842127 cumulative IPC: 0.842499 (Simulation time: 0 hr 27 min 56 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 77686304 heartbeat IPC: 0.843892 cumulative IPC: 0.842777 (Simulation time: 0 hr 29 min 34 sec) 
Finished CPU 0 instructions: 50000000 cycles: 59327647 cumulative IPC: 0.842777 (Simulation time: 0 hr 29 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.842777 instructions: 50000000 cycles: 59327647
ITLB TOTAL     ACCESS:    7002773  HIT:    7002773  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:    7002773  HIT:    7002773  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:    8566792	FORWARD:          0	MERGED:    1564019	TO_CACHE:    7002773

Revised Interactions: positive negative neutral
ITLB_interactions 0 0 0 -nan -nan -nan
ITLB_positive -nan -nan -nan
ITLB_negative -nan -nan -nan -nan -nan
ITLB_neutral -nan -nan -nan
DTLB TOTAL     ACCESS:   15005331  HIT:   13113192  MISS:    1892139  HIT %:    87.3902  MISS %:    12.6098   MPKI: 37.8428
DTLB LOAD TRANSLATION ACCESS:   15005331  HIT:   13113192  MISS:    1892139  HIT %:    87.3902  MISS %:    12.6098   MPKI: 37.8428
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.97425 cycles
DTLB RQ	ACCESS:   19695546	FORWARD:          0	MERGED:    4495192	TO_CACHE:   15200354

Revised Interactions: positive negative neutral
DTLB_interactions 0 0 0 -nan -nan -nan
DTLB_positive -nan -nan -nan
DTLB_negative -nan -nan -nan -nan -nan
DTLB_neutral -nan -nan -nan
STLB TOTAL     ACCESS:    1892139  HIT:    1890111  MISS:       2028  HIT %:    99.8928  MISS %:    0.10718   MPKI: 0.04056
STLB LOAD TRANSLATION ACCESS:    1892139  HIT:    1890111  MISS:       2028  HIT %:    99.8928  MISS %:    0.10718   MPKI: 0.04056
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 562.47 cycles
STLB RQ	ACCESS:    1892139	FORWARD:          0	MERGED:          0	TO_CACHE:    1892139

Revised Interactions: positive negative neutral
STLB_interactions 0 0 0 -nan -nan -nan
STLB_positive -nan -nan -nan
STLB_negative -nan -nan -nan -nan -nan
STLB_neutral -nan -nan -nan
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   19592477  HIT:   15928525  MISS:    3663952  HIT %:    81.2992  MISS %:    18.7008   MPKI: 73.279
L1D LOAD      ACCESS:   15640226  HIT:   12277624  MISS:    3362602  HIT %:    78.5003  MISS %:    21.4997   MPKI: 67.252
L1D RFO       ACCESS:    3952251  HIT:    3650901  MISS:     301350  HIT %:    92.3752  MISS %:    7.62477   MPKI: 6.027
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 28.9009 cycles
L1D RQ	ACCESS:   19347385	FORWARD:          0	MERGED:    3613883	TO_CACHE:   15718717
L1D WQ	ACCESS:    4003914	FORWARD:      14785	MERGED:      27085	TO_CACHE:    3976829

Revised Interactions: positive negative neutral
L1D_interactions 0 0 0 -nan -nan -nan
L1D_positive -nan -nan -nan
L1D_negative -nan -nan -nan -nan -nan
L1D_neutral -nan -nan -nan
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    7836125  HIT:    6390024  MISS:    1446101  HIT %:    81.5457  MISS %:    18.4543   MPKI: 28.922
L1I LOAD      ACCESS:    7836125  HIT:    6390024  MISS:    1446101  HIT %:    81.5457  MISS %:    18.4543   MPKI: 28.922
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.073 cycles
L1I RQ	ACCESS:   11940476	FORWARD:          0	MERGED:    3373684	TO_CACHE:    8566792

Revised Interactions: positive negative neutral
L1I_interactions 0 0 0 -nan -nan -nan
L1I_positive -nan -nan -nan
L1I_negative -nan -nan -nan -nan -nan
L1I_neutral -nan -nan -nan
BTB TOTAL     ACCESS:     280232  HIT:     262131  MISS:      18101  HIT %:    93.5407  MISS %:    6.45929   MPKI: 0.36202
BTB BRANCH_DIRECT_JUMP	ACCESS:      54228  HIT:      54223  MISS:          5
BTB BRANCH_INDIRECT	ACCESS:       9038  HIT:       9037  MISS:          1
BTB BRANCH_CONDITIONAL	ACCESS:     108510  HIT:     108499  MISS:         11
BTB BRANCH_DIRECT_CALL	ACCESS:      54228  HIT:      54223  MISS:          5
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:      54228  HIT:      36149  MISS:      18079
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5437224  HIT:    5182325  MISS:     254899  HIT %:     95.312  MISS %:    4.68804   MPKI: 5.09798
L2C LOAD      ACCESS:    4808251  HIT:    4590189  MISS:     218062  HIT %:    95.4648  MISS %:    4.53516   MPKI: 4.36124
L2C DATA LOAD MPKI: 4.36062
L2C INSTRUCTION LOAD MPKI: 0.00062
L2C RFO       ACCESS:     301117  HIT:     268367  MISS:      32750  HIT %:    89.1238  MISS %:    10.8762   MPKI: 0.655
L2C WRITEBACK ACCESS:     324793  HIT:     323721  MISS:       1072  HIT %:    99.6699  MISS %:   0.330056   MPKI: 0.02144
L2C LOAD TRANSLATION ACCESS:       3063  HIT:         48  MISS:       3015  HIT %:    1.56709  MISS %:    98.4329   MPKI: 0.0603
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 192.724 cycles
L2C RQ	ACCESS:    5113116	FORWARD:          0	MERGED:          0	TO_CACHE:    5112431
L2C WQ	ACCESS:     324793	FORWARD:        685	MERGED:          0	TO_CACHE:     324793

Revised Interactions: positive negative neutral
L2C_interactions 0 0 0 -nan -nan -nan
L2C_positive -nan -nan -nan
L2C_negative -nan -nan -nan -nan -nan
L2C_neutral -nan -nan -nan
L2C Instructions Evicting Data 29
L2C Translations Evicting Data 2974
L2C Data Evicting Data 247757
L2C Instructions Evicting Instructions 2
L2C Translations Evicting Instructions 1
L2C Data Evicting Instructions 28
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 40
L2C Data Evicting Translations 2996
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       2028  HIT:       2028  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       2028  HIT:       2028  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL5_interactions 0 0 0 -nan -nan -nan
PSCL5_positive -nan -nan -nan
PSCL5_negative -nan -nan -nan -nan -nan
PSCL5_neutral -nan -nan -nan
PSCL4 TOTAL     ACCESS:       2028  HIT:       2028  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       2028  HIT:       2028  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL4_interactions 0 0 0 -nan -nan -nan
PSCL4_positive -nan -nan -nan
PSCL4_negative -nan -nan -nan -nan -nan
PSCL4_neutral -nan -nan -nan
PSCL3 TOTAL     ACCESS:       2028  HIT:       2028  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       2028  HIT:       2028  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL3_interactions 0 0 0 -nan -nan -nan
PSCL3_positive -nan -nan -nan
PSCL3_negative -nan -nan -nan -nan -nan
PSCL3_neutral -nan -nan -nan
PSCL2 TOTAL     ACCESS:       2028  HIT:        989  MISS:       1039  HIT %:    48.7673  MISS %:    51.2327   MPKI: 0.02078
PSCL2 LOAD TRANSLATION ACCESS:       2028  HIT:        989  MISS:       1039  HIT %:    48.7673  MISS %:    51.2327   MPKI: 0.02078
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL2_interactions 0 0 0 -nan -nan -nan
PSCL2_positive -nan -nan -nan
PSCL2_negative -nan -nan -nan -nan -nan
PSCL2_neutral -nan -nan -nan
LLC TOTAL     ACCESS:     286341  HIT:     156043  MISS:     130298  HIT %:    54.4955  MISS %:    45.5045   MPKI: 2.60596
LLC LOAD      ACCESS:     218058  HIT:     117308  MISS:     100750  HIT %:    53.7967  MISS %:    46.2033   MPKI: 2.015
LLC RFO       ACCESS:      32353  HIT:       3103  MISS:      29250  HIT %:    9.59107  MISS %:    90.4089   MPKI: 0.585
LLC WRITEBACK ACCESS:      32915  HIT:      32869  MISS:         46  HIT %:    99.8602  MISS %:   0.139754   MPKI: 0.00092
LLC LOAD TRANSLATION ACCESS:       3015  HIT:       2763  MISS:        252  HIT %:    91.6418  MISS %:    8.35821   MPKI: 0.00504
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 317.473 cycles
LLC RQ	ACCESS:     253827	FORWARD:          0	MERGED:          0	TO_CACHE:     253426
LLC WQ	ACCESS:      32916	FORWARD:        401	MERGED:          0	TO_CACHE:      32916

Revised Interactions: positive negative neutral
LLC_interactions 0 0 0 -nan -nan -nan
LLC_positive -nan -nan -nan
LLC_negative -nan -nan -nan -nan -nan
LLC_neutral -nan -nan -nan
LLC Dense regions hint to LLC: 0

RAW hits: 112346
Loads Generated: 19459731
Loads sent to L1D: 19347385
Stores Generated: 4004020
Stores sent to L1D: 4004023
Major fault: 0 Minor fault: 4562
Allocated PAGES: 4562

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      69827  ROW_BUFFER_MISS:      60425
 DBUS_CONGESTED:         49
 WQ ROW_BUFFER_HIT:      13279  ROW_BUFFER_MISS:      14697  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 47139893
0banks busy for write cycles: 11959
1banks busy for read cycles: 6447040
1banks busy for write cycles: 2115839
2banks busy for read cycles: 1248207
2banks busy for write cycles: 609566
3banks busy for read cycles: 627424
3banks busy for write cycles: 519182
4banks busy for read cycles: 102221
4banks busy for write cycles: 116264
5banks busy for read cycles: 135700
5banks busy for write cycles: 77951
6banks busy for read cycles: 85269
6banks busy for write cycles: 52431
7banks busy for read cycles: 18682
7banks busy for write cycles: 19995
8banks busy for read cycles: 25
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.9878% MPKI: 0.00108 Average ROB Occupancy at Mispredict: 28.3889
Branch types
NOT_BRANCH: 49557003 99.114%
BRANCH_DIRECT_JUMP: 54228 0.108456%
BRANCH_INDIRECT: 9038 0.018076%
BRANCH_CONDITIONAL: 271248 0.542496%
BRANCH_DIRECT_CALL: 54228 0.108456%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 54228 0.108456%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 4562
