<stg><name>duc</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i18 %din_i) nounwind, !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %freq) nounwind, !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_i) nounwind, !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_q) nounwind, !map !61

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @duc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind

]]></Node>
<StgValue><ssdm name="freq_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6  %din_i_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %din_i) nounwind

]]></Node>
<StgValue><ssdm name="din_i_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6">
<![CDATA[
:7  %i_load = load i6* @i, align 1

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %icmp_ln18 = icmp eq i6 %i_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln18, label %1, label %._crit_edge_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  store i18 %din_i_read, i18* @in_r, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:1  %zext_ln21 = zext i6 %i_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:2  %c_addr = getelementptr inbounds [48 x i18]* @c, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:3  %c_load = load i18* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:3  %c_load = load i18* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:0  %inc = add i6 1, %i_load

]]></Node>
<StgValue><ssdm name="inc"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv.i:4  %in_load = load i18* @in_r, align 4

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i:6  %ch_load = load i1* @ch, align 1

]]></Node>
<StgValue><ssdm name="ch_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i:10  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:11  %zext_ln21_1 = zext i7 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:12  %shift_reg_p_addr = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="shift_reg_p_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:13  %shift_reg_p_load = load i38* %shift_reg_p_addr, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_p_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:21  %sext_ln16 = sext i18 %c_load to i36

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:22  %sext_ln16_1 = sext i18 %in_load to i36

]]></Node>
<StgValue><ssdm name="sext_ln16_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:23  %m = mul nsw i36 %sext_ln16_1, %sext_ln16

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:13  %shift_reg_p_load = load i38* %shift_reg_p_addr, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_p_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:23  %m = mul nsw i36 %sext_ln16_1, %sext_ln16

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="35" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i:25  %trunc_ln18 = trunc i36 %m to i35

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i:5  %init_load = load i1* @init, align 1

]]></Node>
<StgValue><ssdm name="init_load"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:14  %icmp_ln21 = icmp eq i6 %i_load, -17

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:15  %icmp_ln21_1 = icmp eq i6 %i_load, 23

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:16  %xor_ln21 = xor i1 %init_load, true

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:17  %or_ln21 = or i1 %icmp_ln21, %icmp_ln21_1

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:18  %and_ln21 = and i1 %or_ln21, %xor_ln21

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:19  %or_ln21_1 = or i1 %and_ln21, %init_load

]]></Node>
<StgValue><ssdm name="or_ln21_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge_ifconv.i:20  %select_ln21 = select i1 %or_ln21_1, i38 0, i38 %shift_reg_p_load

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i:24  %sext_ln17 = sext i36 %m to i38

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="35" op_0_bw="38">
<![CDATA[
._crit_edge_ifconv.i:26  %trunc_ln18_1 = trunc i38 %select_ln21 to i35

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i:27  %acc_1 = add i38 %sext_ln17, %select_ln21

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge_ifconv.i:28  %add_ln21 = add i35 %trunc_ln18_1, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i:7  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_load, i1 %ch_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:8  %zext_ln23 = zext i7 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:9  %shift_reg_p_addr_1 = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="shift_reg_p_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="38" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv.i:29  store i38 %acc_1, i38* %shift_reg_p_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i:30  br i1 %icmp_ln21, label %2, label %srrc.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ch_load, label %3, label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
<literal name="ch_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @init, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
<literal name="ch_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i:0  %xor_ln26 = xor i1 %ch_load, true

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge9.i:1  store i1 %xor_ln26, i1* @ch, align 1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i:2  br label %srrc.exit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
srrc.exit:0  %srrc_o = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln21, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="srrc_o"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
srrc.exit:1  %inc_4 = select i1 %icmp_ln21, i6 0, i6 %inc

]]></Node>
<StgValue><ssdm name="inc_4"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
srrc.exit:2  store i6 %inc_4, i6* @i, align 1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5">
<![CDATA[
srrc.exit:3  %i_4_load = load i5* @i_4, align 1

]]></Node>
<StgValue><ssdm name="i_4_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
srrc.exit:4  %icmp_ln22 = icmp eq i5 %i_4_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
srrc.exit:5  br i1 %icmp_ln22, label %4, label %._crit_edge_ifconv.i11

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  store i18 %srrc_o, i18* @in_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge_ifconv.i11

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i11:1  %zext_ln28 = zext i5 %i_4_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i11:2  %c_2_addr = getelementptr inbounds [24 x i18]* @c_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i11:3  %c_2_load = load i18* %c_2_addr, align 4

]]></Node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i11:3  %c_2_load = load i18* %c_2_addr, align 4

]]></Node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i11:0  %inc_5 = add i5 1, %i_4_load

]]></Node>
<StgValue><ssdm name="inc_5"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv.i11:4  %in_3_load = load i18* @in_3, align 4

]]></Node>
<StgValue><ssdm name="in_3_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:6  %ch_3_load = load i1* @ch_3, align 1

]]></Node>
<StgValue><ssdm name="ch_3_load"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:10  %tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %inc_5, i1 %ch_3_load)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i11:11  %zext_ln28_1 = zext i6 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i11:12  %shift_reg_p_2_addr = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="shift_reg_p_2_addr"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="38" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i11:13  %shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_p_2_load"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i11:21  %sext_ln26 = sext i18 %c_2_load to i36

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i11:22  %sext_ln26_1 = sext i18 %in_3_load to i36

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i11:23  %m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="38" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i11:13  %shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_p_2_load"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i11:23  %m_2 = mul nsw i36 %sext_ln26, %sext_ln26_1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i11:25  %trunc_ln27 = trunc i36 %m_2 to i35

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:5  %init_4_load = load i1* @init_4, align 1

]]></Node>
<StgValue><ssdm name="init_4_load"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i11:14  %icmp_ln28 = icmp eq i5 %i_4_load, -9

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i11:15  %icmp_ln28_1 = icmp eq i5 %i_4_load, 11

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:16  %xor_ln28 = xor i1 %init_4_load, true

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:17  %or_ln28 = or i1 %icmp_ln28, %icmp_ln28_1

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:18  %and_ln28 = and i1 %or_ln28, %xor_ln28

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:19  %or_ln28_1 = or i1 %and_ln28, %init_4_load

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge_ifconv.i11:20  %select_ln28 = select i1 %or_ln28_1, i38 0, i38 %shift_reg_p_2_load

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i11:24  %sext_ln27 = sext i36 %m_2 to i38

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="38">
<![CDATA[
._crit_edge_ifconv.i11:26  %trunc_ln27_1 = trunc i38 %select_ln28 to i35

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i11:27  %sum = add nsw i38 %sext_ln27, %select_ln28

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge_ifconv.i11:28  %add_ln27_1 = add i35 %trunc_ln27_1, %trunc_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i11:7  %tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_4_load, i1 %ch_3_load)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i11:8  %zext_ln30 = zext i6 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i11:9  %shift_reg_p_2_addr_1 = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="shift_reg_p_2_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="38" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i11:29  store i38 %sum, i38* %shift_reg_p_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i11:30  br i1 %icmp_ln28, label %5, label %imf1.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ch_3_load, label %6, label %._crit_edge9.i12

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="ch_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @init_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="ch_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9.i12

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge9.i12:0  %cnt_1_load = load i1* @cnt_1, align 1

]]></Node>
<StgValue><ssdm name="cnt_1_load"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i12:1  %xor_ln33 = xor i1 %ch_3_load, %cnt_1_load

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge9.i12:2  store i1 %xor_ln33, i1* @ch_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i12:3  %xor_ln34 = xor i1 %cnt_1_load, true

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge9.i12:4  store i1 %xor_ln34, i1* @cnt_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i12:5  br label %imf1.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
imf1.exit:0  %imf1_o = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln27_1, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="imf1_o"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
imf1.exit:1  %inc_6 = select i1 %icmp_ln28, i5 0, i5 %inc_5

]]></Node>
<StgValue><ssdm name="inc_6"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
imf1.exit:2  store i5 %inc_6, i5* @i_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="4" op_3_bw="18" op_4_bw="18" op_5_bw="1" op_6_bw="1" op_7_bw="38" op_8_bw="2">
<![CDATA[
imf1.exit:3  %imf2_o = call fastcc i18 @imf2(i18 %imf1_o)

]]></Node>
<StgValue><ssdm name="imf2_o"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="4" op_3_bw="18" op_4_bw="18" op_5_bw="1" op_6_bw="1" op_7_bw="38" op_8_bw="2">
<![CDATA[
imf1.exit:3  %imf2_o = call fastcc i18 @imf2(i18 %imf1_o)

]]></Node>
<StgValue><ssdm name="imf2_o"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="6" op_3_bw="18" op_4_bw="6" op_5_bw="18" op_6_bw="1" op_7_bw="38" op_8_bw="1" op_9_bw="38">
<![CDATA[
imf1.exit:4  %imf3_o = call fastcc i18 @imf3(i18 %imf2_o)

]]></Node>
<StgValue><ssdm name="imf3_o"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="125" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="6" op_3_bw="18" op_4_bw="6" op_5_bw="18" op_6_bw="1" op_7_bw="38" op_8_bw="1" op_9_bw="38">
<![CDATA[
imf1.exit:4  %imf3_o = call fastcc i18 @imf3(i18 %imf2_o)

]]></Node>
<StgValue><ssdm name="imf3_o"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="3" op_6_bw="1" op_7_bw="1" op_8_bw="4" op_9_bw="18" op_10_bw="16" op_11_bw="16">
<![CDATA[
imf1.exit:5  call fastcc void @mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="127" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="3" op_6_bw="1" op_7_bw="1" op_8_bw="4" op_9_bw="18" op_10_bw="16" op_11_bw="16">
<![CDATA[
imf1.exit:5  call fastcc void @mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0">
<![CDATA[
imf1.exit:6  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
