{
	"author": [
		"Sying-Jyan Wang",
		"Tung-Hua Yeh"
	],
	"booktitle": "Proceedings of the 11th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2007",
	"dblpkey": "conf/date/WangY07",
	"doi": "10.1145/1266366.1266378",
	"ee": "http://doi.acm.org/10.1145/1266366.1266378",
	"pages": "45-50",
	"publisher": "ACM",
	"stemmed": [
		"high",
		"level",
		"test",
		"synthesi",
		"for",
		"delay",
		"fault",
		"testabl"
	],
	"tag": [
		"fault",
		"synthesis",
		"testing"
	],
	"title": "High-level test synthesis for delay fault testability",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2007
}