$date
	Sun Oct 23 09:10:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1037567
b10111 !
1"
#1037570
b10111 &
b10111 %
1$
#1037571
0"
#1037574
b1000110 &
b1000110 %
#1037578
b100011 &
b100011 %
#1037582
b1101010 &
b1101010 %
#1037586
b110101 &
b110101 %
#1037590
b10100000 &
b10100000 %
#1037594
b1010000 &
b1010000 %
#1037598
b101000 &
b101000 %
#1037602
b10100 &
b10100 %
#1037606
b1010 &
b1010 %
#1037610
b101 &
b101 %
#1037614
b10000 &
b10000 %
#1037618
b1000 &
b1000 %
#1037622
b100 &
b100 %
#1037626
b10 &
b10 %
#1037630
b1 &
1#
b1 %
#1037634
b0 &
b0 %
0#
0$
#2029170
b10001 &
b10001 %
1$
b10001 !
1"
#2029171
0"
#2029174
b110100 &
b110100 %
#2029178
b11010 &
b11010 %
#2029182
b1101 &
b1101 %
#2029186
b101000 &
b101000 %
#2029190
b10100 &
b10100 %
#2029194
b1010 &
b1010 %
#2029198
b101 &
b101 %
#2029202
b10000 &
b10000 %
#2029206
b1000 &
b1000 %
#2029210
b100 &
b100 %
#2029214
b10 &
b10 %
#2029218
b1 &
b1 %
1#
#2029222
b0 &
0#
b0 %
0$
#3075878
b10 &
b10 %
1$
b10 !
1"
#3075879
0"
#3075882
b1 &
b1 %
1#
#3075886
b0 &
0#
b0 %
0$
#4500012
