$comment
	File created using the following command:
		vcd file multi2consigno.msim.vcd -direction
$end
$date
	Sat Oct 25 12:06:36 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module multi2consigno_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # ALTO $end
$var reg 1 $ b0 $end
$var reg 1 % b1 $end
$var reg 1 & Cin $end
$var reg 1 ' CLK $end
$var reg 1 ( CLRN $end
$var reg 1 ) PRN $end
$var wire 1 * Out0 $end
$var wire 1 + Out1 $end
$var wire 1 , Out2 $end
$var wire 1 - Out3 $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 CLK~input_o $end
$var wire 1 6 CLK~inputclkctrl_outclk $end
$var wire 1 7 Out0~output_o $end
$var wire 1 8 Out1~output_o $end
$var wire 1 9 Out3~output_o $end
$var wire 1 : Out2~output_o $end
$var wire 1 ; CLRN~input_o $end
$var wire 1 < PRN~input_o $end
$var wire 1 = inst12~1_combout $end
$var wire 1 > a0~input_o $end
$var wire 1 ? inst~1_combout $end
$var wire 1 @ inst12~0_combout $end
$var wire 1 A inst12~0clkctrl_outclk $end
$var wire 1 B inst~_emulated_q $end
$var wire 1 C inst~0_combout $end
$var wire 1 D b0~input_o $end
$var wire 1 E inst9~1_combout $end
$var wire 1 F inst9~_emulated_q $end
$var wire 1 G inst9~0_combout $end
$var wire 1 H inst12~3_combout $end
$var wire 1 I inst12~_emulated_q $end
$var wire 1 J inst12~2_combout $end
$var wire 1 K ALTO~input_o $end
$var wire 1 L b1~input_o $end
$var wire 1 M Cin~input_o $end
$var wire 1 N inst19~combout $end
$var wire 1 O a1~input_o $end
$var wire 1 P inst11~1_combout $end
$var wire 1 Q inst11~_emulated_q $end
$var wire 1 R inst11~0_combout $end
$var wire 1 S inst6~combout $end
$var wire 1 T inst13~1_combout $end
$var wire 1 U inst13~_emulated_q $end
$var wire 1 V inst13~0_combout $end
$var wire 1 W inst21~combout $end
$var wire 1 X inst18|Sum~combout $end
$var wire 1 Y inst10~1_combout $end
$var wire 1 Z inst10~_emulated_q $end
$var wire 1 [ inst10~0_combout $end
$var wire 1 \ inst20~combout $end
$var wire 1 ] inst3|Cout~0_combout $end
$var wire 1 ^ inst15~1_combout $end
$var wire 1 _ inst15~_emulated_q $end
$var wire 1 ` inst15~0_combout $end
$var wire 1 a inst2|Cout~0_combout $end
$var wire 1 b inst2|Cout~1_combout $end
$var wire 1 c inst14~1_combout $end
$var wire 1 d inst14~_emulated_q $end
$var wire 1 e inst14~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
0&
0'
1(
1)
x*
x+
x,
x-
x.
0/
10
x1
12
13
14
05
06
x7
x8
x9
x:
1;
1<
x=
0>
x?
0@
0A
0B
xC
0D
xE
0F
xG
xH
0I
xJ
1K
1L
0M
0N
0O
xP
0Q
xR
xS
xT
0U
xV
1W
1X
xY
0Z
x[
0\
0]
x^
0_
x`
0a
0b
xc
0d
xe
$end
#25000
1'
15
16
0.
xd
x_
xZ
xU
xQ
xI
xF
xB
#50000
1!
1$
0'
1>
1D
05
06
1.
1a
0X
1N
xb
x\
x]
#75000
1'
15
16
0.
#100000
0!
0$
0'
0>
0D
05
06
1.
0a
1X
0N
0b
0\
0]
#125000
1'
15
16
0.
#150000
1!
0'
1>
05
06
1.
1a
0X
1N
xb
x\
x]
#175000
1'
15
16
0.
#200000
1$
0'
1D
05
06
1.
#225000
1'
15
16
0.
#250000
0%
0$
0'
0L
0D
05
06
1.
0a
0W
0N
0b
#275000
1'
15
16
0.
#300000
1"
1$
0'
1O
1D
05
06
1.
1X
0\
0]
#325000
1'
15
16
0.
#350000
0!
1%
0"
0$
0'
0>
1L
0O
0D
05
06
1.
1W
#375000
1'
15
16
0.
#400000
0'
05
06
1.
#425000
1'
15
16
0.
#450000
1"
1$
0'
1O
1D
05
06
1.
0X
0W
x\
x]
#475000
1'
15
16
0.
#500000
1!
0%
0$
0'
1>
0L
0D
05
06
1.
1X
0\
0]
#525000
1'
15
16
0.
#550000
0!
1%
1$
0'
0>
1L
1D
05
06
1.
0X
x\
x]
#575000
1'
15
16
0.
#600000
0"
0$
0'
0O
0D
05
06
1.
1X
1W
0\
0]
#625000
1'
15
16
0.
#650000
1!
1"
1$
0'
1>
1O
1D
05
06
1.
1a
1N
0W
xb
x]
#675000
1'
15
16
0.
#700000
0%
0"
0$
0'
0L
0O
0D
05
06
1.
0a
0N
0X
0b
0]
x\
x]
#725000
1'
15
16
0.
#750000
1"
1$
0'
1O
1D
05
06
1.
1X
0\
0]
#775000
1'
15
16
0.
#800000
1%
0'
1L
05
06
1.
1a
1N
xb
x]
#825000
1'
15
16
0.
#850000
0"
0'
0O
05
06
1.
0X
1W
x\
#875000
1'
15
16
0.
#900000
0!
0$
0'
0>
0D
05
06
1.
0a
1X
0N
0b
0\
0]
#925000
1'
15
16
0.
#950000
0%
1!
0'
0L
1>
05
06
1.
0W
0X
x\
x]
#975000
1'
15
16
0.
#1000000
