#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f0e077ca60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f0e0a263e0 .scope module, "apb_master_tb" "apb_master_tb" 3 8;
 .timescale -9 -12;
P_0x55f0e07a4ed0 .param/l "CLK_DIV" 1 3 192, C4<000000010100>;
P_0x55f0e07a4f10 .param/l "CMD_ADDR" 1 3 196, C4<000000101100>;
P_0x55f0e07a4f50 .param/l "CMD_CFG" 1 3 194, C4<000000100100>;
P_0x55f0e07a4f90 .param/l "CMD_LEN" 1 3 197, C4<000000110000>;
P_0x55f0e07a4fd0 .param/l "CMD_OP" 1 3 195, C4<000000101000>;
P_0x55f0e07a5010 .param/l "CS_CTRL" 1 3 193, C4<000000011000>;
P_0x55f0e07a5050 .param/l "CTRL" 1 3 190, C4<000000000100>;
P_0x55f0e07a5090 .param/l "FIFO_RX" 1 3 198, C4<000001001000>;
P_0x55f0e07a50d0 .param/l "FIFO_STAT" 1 3 199, C4<000001001100>;
P_0x55f0e07a5110 .param/l "STATUS" 1 3 191, C4<000000001000>;
L_0x7f59bbb3f018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3bf00_0 .net/2u *"_ivl_0", 3 0, L_0x7f59bbb3f018;  1 drivers
L_0x7f59bbb3f060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3c000_0 .net/2u *"_ivl_2", 3 0, L_0x7f59bbb3f060;  1 drivers
v0x55f0e0b3c0e0_0 .var "addr_in", 11 0;
v0x55f0e0b3c180_0 .net "busy", 0 0, L_0x55f0e0a6b5a0;  1 drivers
v0x55f0e0b3c220_0 .var "clk", 0 0;
v0x55f0e0b3c310_0 .net "cs_n", 0 0, L_0x55f0e0b66830;  1 drivers
v0x55f0e0b3c400_0 .var "dw", 31 0;
v0x55f0e0b3c4a0_0 .net "idle", 0 0, L_0x55f0e0b4f340;  1 drivers
o0x7f59bbb93208 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55f0e07db0f0 .island tran;
p0x7f59bbb93208 .port I0x55f0e07db0f0, o0x7f59bbb93208;
v0x55f0e0b3c540_0 .net8 "io", 3 0, p0x7f59bbb93208;  0 drivers, strength-aware
v0x55f0e0b3c5e0_0 .net "irq", 0 0, L_0x55f0e0b556d0;  1 drivers
v0x55f0e0b3c680_0 .net "m_araddr", 31 0, L_0x55f0e0b595a0;  1 drivers
v0x55f0e0b3c720_0 .net "m_arready", 0 0, v0x55f0e0b3a240_0;  1 drivers
v0x55f0e0b3c850_0 .net "m_arvalid", 0 0, L_0x55f0e0b59650;  1 drivers
v0x55f0e0b3c8f0_0 .net "m_awaddr", 31 0, L_0x55f0e0b59a60;  1 drivers
v0x55f0e0b3c9b0_0 .net "m_awready", 0 0, v0x55f0e0b3a5f0_0;  1 drivers
v0x55f0e0b3cae0_0 .net "m_awvalid", 0 0, L_0x55f0e0b59b60;  1 drivers
v0x55f0e0b3cb80_0 .net "m_bready", 0 0, L_0x55f0e0b59fe0;  1 drivers
v0x55f0e0b3cd30_0 .net "m_bresp", 1 0, v0x55f0e0b3a870_0;  1 drivers
v0x55f0e0b3cdf0_0 .net "m_bvalid", 0 0, v0x55f0e0b3a930_0;  1 drivers
v0x55f0e0b3ce90_0 .net "m_rdata", 31 0, v0x55f0e0b3ad90_0;  1 drivers
v0x55f0e0b3cfe0_0 .net "m_rready", 0 0, L_0x55f0e0b59750;  1 drivers
v0x55f0e0b3d080_0 .net "m_rresp", 1 0, v0x55f0e0b3afe0_0;  1 drivers
v0x55f0e0b3d140_0 .net "m_rvalid", 0 0, v0x55f0e0b3b0f0_0;  1 drivers
v0x55f0e0b3d270_0 .net "m_wdata", 31 0, L_0x55f0e0b59cd0;  1 drivers
v0x55f0e0b3d330_0 .net "m_wready", 0 0, v0x55f0e0b3b380_0;  1 drivers
v0x55f0e0b3d460_0 .net "m_wstrb", 3 0, L_0x55f0e0b59c60;  1 drivers
v0x55f0e0b3d520_0 .net "m_wvalid", 0 0, L_0x55f0e0b59dd0;  1 drivers
v0x55f0e0b3d5c0_0 .net "paddr", 11 0, v0x55f0e0766130_0;  1 drivers
v0x55f0e0b3d680_0 .net "penable", 0 0, v0x55f0e0a1e0c0_0;  1 drivers
v0x55f0e0b3d720_0 .net "prdata", 31 0, v0x55f0e0a89980_0;  1 drivers
L_0x7f59bbb3f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3d7e0_0 .net "pready", 0 0, L_0x7f59bbb3f378;  1 drivers
v0x55f0e0b3d880_0 .net "psel", 0 0, v0x55f0e0a87140_0;  1 drivers
v0x55f0e0b3d920_0 .net "pslverr", 0 0, v0x55f0e0aa56b0_0;  1 drivers
v0x55f0e0b3dbd0_0 .net "pstrb", 3 0, L_0x55f0e0b3f170;  1 drivers
v0x55f0e0b3dc90_0 .net "pwdata", 31 0, v0x55f0e0a7dd30_0;  1 drivers
v0x55f0e0b3dd50_0 .net "pwrite", 0 0, v0x55f0e0a778a0_0;  1 drivers
v0x55f0e0b3ddf0_0 .net "rdata_out", 31 0, v0x55f0e0a1d730_0;  1 drivers
v0x55f0e0b3deb0_0 .var "resetn", 0 0;
v0x55f0e0b3df50_0 .var "rw", 0 0;
L_0x7f59bbb3f258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3dff0_0 .net "s_araddr", 31 0, L_0x7f59bbb3f258;  1 drivers
v0x55f0e0b3e090_0 .net "s_arready", 0 0, v0x55f0e0b2b880_0;  1 drivers
L_0x7f59bbb3f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3e130_0 .net "s_arvalid", 0 0, L_0x7f59bbb3f2a0;  1 drivers
L_0x7f59bbb3f0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3e1d0_0 .net "s_awaddr", 31 0, L_0x7f59bbb3f0a8;  1 drivers
v0x55f0e0b3e270_0 .net "s_awready", 0 0, v0x55f0e0b2bc10_0;  1 drivers
L_0x7f59bbb3f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3e360_0 .net "s_awvalid", 0 0, L_0x7f59bbb3f0f0;  1 drivers
L_0x7f59bbb3f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3e450_0 .net "s_bready", 0 0, L_0x7f59bbb3f210;  1 drivers
v0x55f0e0b3e540_0 .net "s_bresp", 1 0, v0x55f0e0b2bdf0_0;  1 drivers
v0x55f0e0b3e650_0 .net "s_bvalid", 0 0, v0x55f0e0b2bfd0_0;  1 drivers
v0x55f0e0b3e740_0 .net "s_rdata", 31 0, v0x55f0e0b2d5b0_0;  1 drivers
L_0x7f59bbb3f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3e850_0 .net "s_rready", 0 0, L_0x7f59bbb3f2e8;  1 drivers
v0x55f0e0b3e940_0 .net "s_rresp", 1 0, v0x55f0e0b2d790_0;  1 drivers
v0x55f0e0b3ea50_0 .net "s_rvalid", 0 0, v0x55f0e0b2d830_0;  1 drivers
L_0x7f59bbb3f138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3eb40_0 .net "s_wdata", 31 0, L_0x7f59bbb3f138;  1 drivers
v0x55f0e0b3ec50_0 .net "s_wready", 0 0, v0x55f0e0b2ddd0_0;  1 drivers
L_0x7f59bbb3f180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3ed40_0 .net "s_wstrb", 3 0, L_0x7f59bbb3f180;  1 drivers
L_0x7f59bbb3f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b3ee50_0 .net "s_wvalid", 0 0, L_0x7f59bbb3f1c8;  1 drivers
v0x55f0e0b3ef40_0 .net "sclk", 0 0, L_0x55f0e0b666f0;  1 drivers
v0x55f0e0b3f030_0 .var "start", 0 0;
v0x55f0e0b3f0d0_0 .var "wdata_in", 31 0;
L_0x55f0e0b3f170 .functor MUXZ 4, L_0x7f59bbb3f060, L_0x7f59bbb3f018, v0x55f0e0a778a0_0, C4<>;
p0x7f59bbb94288 .port I0x55f0e07db0f0, L_0x55f0e0b66a80;
 .tranvp 4 1 0, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb94288;
p0x7f59bbb942b8 .port I0x55f0e07db0f0, L_0x55f0e0b66df0;
 .tranvp 4 1 1, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb942b8;
p0x7f59bbb942e8 .port I0x55f0e07db0f0, L_0x55f0e0b67110;
 .tranvp 4 1 2, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb942e8;
p0x7f59bbb94318 .port I0x55f0e07db0f0, L_0x55f0e0b67520;
 .tranvp 4 1 3, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb94318;
S_0x55f0e0a9cee0 .scope module, "bfm" "apb_master" 3 80, 4 1 0, S_0x55f0e0a263e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "psel";
    .port_info 3 /OUTPUT 1 "penable";
    .port_info 4 /OUTPUT 1 "pwrite";
    .port_info 5 /OUTPUT 12 "paddr";
    .port_info 6 /OUTPUT 32 "pwdata";
    .port_info 7 /INPUT 32 "prdata";
    .port_info 8 /INPUT 1 "pready";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /INPUT 1 "rw";
    .port_info 11 /INPUT 12 "addr";
    .port_info 12 /INPUT 32 "wdata";
    .port_info 13 /OUTPUT 32 "rdata";
    .port_info 14 /OUTPUT 1 "idle";
    .port_info 15 /OUTPUT 1 "busy";
P_0x55f0e05c4650 .param/l "ACCESS_S" 1 4 25, C4<10>;
P_0x55f0e05c4690 .param/l "IDLE_S" 1 4 23, C4<00>;
P_0x55f0e05c46d0 .param/l "SETUP_S" 1 4 24, C4<01>;
L_0x55f0e0a6b5a0 .functor NOT 1, L_0x55f0e0b4f340, C4<0>, C4<0>, C4<0>;
L_0x7f59bbb3f330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0e0ae7440_0 .net/2u *"_ivl_0", 1 0, L_0x7f59bbb3f330;  1 drivers
v0x55f0e0aaa390_0 .net "addr", 11 0, v0x55f0e0b3c0e0_0;  1 drivers
v0x55f0e0aa9230_0 .var "addr_l", 11 0;
v0x55f0e0aa80d0_0 .net "busy", 0 0, L_0x55f0e0a6b5a0;  alias, 1 drivers
v0x55f0e0aa6f70_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  1 drivers
v0x55f0e070edf0_0 .net "idle", 0 0, L_0x55f0e0b4f340;  alias, 1 drivers
v0x55f0e0766130_0 .var "paddr", 11 0;
v0x55f0e0a1e0c0_0 .var "penable", 0 0;
v0x55f0e0a95880_0 .net "prdata", 31 0, v0x55f0e0a89980_0;  alias, 1 drivers
v0x55f0e0a787d0_0 .net "pready", 0 0, L_0x7f59bbb3f378;  alias, 1 drivers
v0x55f0e0a87140_0 .var "psel", 0 0;
v0x55f0e0a7dd30_0 .var "pwdata", 31 0;
v0x55f0e0a778a0_0 .var "pwrite", 0 0;
v0x55f0e0a1d730_0 .var "rdata", 31 0;
v0x55f0e0a1dd10_0 .net "rst_n", 0 0, v0x55f0e0b3deb0_0;  1 drivers
v0x55f0e0b1f2c0_0 .net "rw", 0 0, v0x55f0e0b3df50_0;  1 drivers
v0x55f0e071d730_0 .var "rw_l", 0 0;
v0x55f0e071e630_0 .net "start", 0 0, v0x55f0e0b3f030_0;  1 drivers
v0x55f0e071db10_0 .var "start_q", 0 0;
v0x55f0e067df20_0 .var "state", 1 0;
v0x55f0e0675480_0 .net "wdata", 31 0, v0x55f0e0b3f0d0_0;  1 drivers
v0x55f0e06c9910_0 .var "wdata_l", 31 0;
E_0x55f0e07db790/0 .event negedge, v0x55f0e0a1dd10_0;
E_0x55f0e07db790/1 .event posedge, v0x55f0e0aa6f70_0;
E_0x55f0e07db790 .event/or E_0x55f0e07db790/0, E_0x55f0e07db790/1;
L_0x55f0e0b4f340 .cmp/eq 2, v0x55f0e067df20_0, L_0x7f59bbb3f330;
S_0x55f0e0a8ede0 .scope task, "cfg_cmd" "cfg_cmd" 3 206, 3 206 0, S_0x55f0e0a263e0;
 .timescale -9 -12;
v0x55f0e06bab20_0 .var "addr", 31 0;
v0x55f0e071dea0_0 .var "addr_bytes", 1 0;
v0x55f0e0652d30_0 .var "cfg", 31 0;
v0x55f0e078ba30_0 .var "dummies", 3 0;
v0x55f0e0772ae0_0 .var "is_write", 0 0;
v0x55f0e0771fd0_0 .var "lanes_addr", 1 0;
v0x55f0e0771c20_0 .var "lanes_cmd", 1 0;
v0x55f0e0771870_0 .var "lanes_data", 1 0;
v0x55f0e071e270_0 .var "len", 31 0;
v0x55f0e0652980_0 .var "mode", 7 0;
v0x55f0e061d000_0 .var "op", 31 0;
v0x55f0e05b3530_0 .var "opcode", 7 0;
TD_apb_master_tb.cfg_cmd ;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x55f0e0772ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e078ba30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e071dea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0771870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0771fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0771c20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0652d30_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55f0e0652980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e05b3530_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55f0e061d000_0, 0, 32;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %load/vec4 v0x55f0e0652d30_0;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %load/vec4 v0x55f0e061d000_0;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %load/vec4 v0x55f0e06bab20_0;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %load/vec4 v0x55f0e071e270_0;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %end;
S_0x55f0e0a88aa0 .scope task, "ctrl_enable" "ctrl_enable" 3 202, 3 202 0, S_0x55f0e0a263e0;
 .timescale -9 -12;
TD_apb_master_tb.ctrl_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %end;
S_0x55f0e0a88e80 .scope task, "ctrl_trigger" "ctrl_trigger" 3 203, 3 203 0, S_0x55f0e0a263e0;
 .timescale -9 -12;
TD_apb_master_tb.ctrl_trigger ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %end;
S_0x55f0e0a997f0 .scope task, "do_read" "do_read" 3 172, 3 172 0, S_0x55f0e0a263e0;
 .timescale -9 -12;
v0x55f0e06e6750_0 .var "a", 11 0;
v0x55f0e06dce70_0 .var "d", 31 0;
E_0x55f0e07dad50 .event edge, v0x55f0e070edf0_0;
E_0x55f0e07d2ec0 .event posedge, v0x55f0e0aa6f70_0;
TD_apb_master_tb.do_read ;
    %vpi_call/w 3 174 "$display", "[TB] do_read a=%03h @%0t", v0x55f0e06e6750_0, $time {0 0 0};
    %wait E_0x55f0e07d2ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3df50_0, 0;
    %load/vec4 v0x55f0e06e6750_0;
    %assign/vec4 v0x55f0e0b3c0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b3f0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b3f030_0, 0;
    %wait E_0x55f0e07d2ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3f030_0, 0;
T_3.0 ;
    %load/vec4 v0x55f0e0b3c4a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0x55f0e07dad50;
    %jmp T_3.0;
T_3.1 ;
T_3.2 ;
    %load/vec4 v0x55f0e0b3c4a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_0x55f0e07dad50;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0x55f0e0b3ddf0_0;
    %store/vec4 v0x55f0e06dce70_0, 0, 32;
    %vpi_call/w 3 185 "$display", "[TB] do_read done a=%03h d=%08h @%0t", v0x55f0e06e6750_0, v0x55f0e06dce70_0, $time {0 0 0};
    %end;
S_0x55f0e0a99b70 .scope task, "do_write" "do_write" 3 155, 3 155 0, S_0x55f0e0a263e0;
 .timescale -9 -12;
v0x55f0e06dcac0_0 .var "a", 11 0;
v0x55f0e065cb20_0 .var "d", 31 0;
TD_apb_master_tb.do_write ;
    %vpi_call/w 3 157 "$display", "[TB] do_write a=%03h d=%08h @%0t", v0x55f0e06dcac0_0, v0x55f0e065cb20_0, $time {0 0 0};
    %wait E_0x55f0e07d2ec0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b3df50_0, 0;
    %load/vec4 v0x55f0e06dcac0_0;
    %assign/vec4 v0x55f0e0b3c0e0_0, 0;
    %load/vec4 v0x55f0e065cb20_0;
    %assign/vec4 v0x55f0e0b3f0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b3f030_0, 0;
    %wait E_0x55f0e07d2ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3f030_0, 0;
T_4.4 ;
    %load/vec4 v0x55f0e0b3c4a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.5, 6;
    %wait E_0x55f0e07dad50;
    %jmp T_4.4;
T_4.5 ;
T_4.6 ;
    %load/vec4 v0x55f0e0b3c4a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.7, 6;
    %wait E_0x55f0e07dad50;
    %jmp T_4.6;
T_4.7 ;
    %vpi_call/w 3 168 "$display", "[TB] do_write done a=%03h @%0t", v0x55f0e06dcac0_0, $time {0 0 0};
    %end;
S_0x55f0e0a99ef0 .scope module, "dut" "qspi_controller" 3 100, 5 7 0, S_0x55f0e0a263e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x55f0e0a401b0 .param/l "ADDR_WIDTH" 0 5 8, +C4<00000000000000000000000000100000>;
P_0x55f0e0a401f0 .param/l "APB_ADDR_WIDTH" 0 5 9, +C4<00000000000000000000000000001100>;
P_0x55f0e0a40230 .param/l "APB_WINDOW_LSB" 0 5 10, +C4<00000000000000000000000000001100>;
P_0x55f0e0a40270 .param/l "FIFO_DEPTH" 0 5 13, +C4<00000000000000000000000000010000>;
P_0x55f0e0a402b0 .param/l "HAS_PSTRB" 0 5 11, +C4<00000000000000000000000000000000>;
P_0x55f0e0a402f0 .param/l "HAS_WP" 0 5 12, +C4<00000000000000000000000000000000>;
P_0x55f0e0a40330 .param/l "LEVEL_WIDTH" 1 5 131, +C4<00000000000000000000000000000101>;
L_0x55f0e0b55980 .functor OR 1, v0x55f0e0761c10_0, L_0x55f0e0b57f60, C4<0>, C4<0>;
L_0x55f0e0b55a40 .functor OR 1, L_0x55f0e0b55980, v0x55f0e0b2bf30_0, C4<0>, C4<0>;
L_0x55f0e0b55ef0 .functor OR 1, L_0x55f0e0b59960, L_0x55f0e0b4fb50, C4<0>, C4<0>;
L_0x55f0e0b56960 .functor OR 1, L_0x55f0e0b4fe00, L_0x55f0e0b5a170, C4<0>, C4<0>;
L_0x55f0e0b569d0 .functor OR 1, L_0x55f0e0b56960, v0x55f0e0b2ce30_0, C4<0>, C4<0>;
L_0x55f0e0b56ae0 .functor NOT 1, L_0x55f0e0b52150, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b56be0 .functor AND 1, v0x55f0e0a7ebe0_0, L_0x55f0e0b56ae0, C4<1>, C4<1>;
L_0x55f0e0b56c50 .functor NOT 1, v0x55f0e0b2bf30_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b56d10 .functor AND 1, L_0x55f0e0b56be0, L_0x55f0e0b56c50, C4<1>, C4<1>;
L_0x55f0e0b5a1e0 .functor NOT 1, L_0x55f0e0b52150, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5a250 .functor AND 1, L_0x55f0e0b528a0, L_0x55f0e0b5a1e0, C4<1>, C4<1>;
L_0x55f0e0b5b8c0 .functor OR 1, v0x55f0e07dd860_0, v0x55f0e0b2d8d0_0, C4<0>, C4<0>;
L_0x55f0e0b5c210 .functor BUFZ 1, v0x55f0e07dfde0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5c2d0 .functor BUFZ 1, v0x55f0e07e0a60_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5ba20 .functor BUFZ 2, L_0x55f0e0b52e00, C4<00>, C4<00>, C4<00>;
L_0x55f0e0b5c570 .functor BUFZ 1, v0x55f0e07dd9f0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5cf60 .functor BUFZ 1, v0x55f0e07df160_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5d2f0 .functor NOT 1, L_0x55f0e0b57330, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5d490 .functor AND 1, v0x55f0e07dd860_0, L_0x55f0e0b5d2f0, C4<1>, C4<1>;
L_0x55f0e0b5d5a0 .functor AND 1, L_0x55f0e0b5d490, L_0x55f0e0b5d500, C4<1>, C4<1>;
L_0x55f0e0b5d760 .functor NOT 1, v0x55f0e0b2bf30_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5d7d0 .functor AND 1, L_0x55f0e0b65eb0, L_0x55f0e0b5d760, C4<1>, C4<1>;
L_0x55f0e0b5d950 .functor OR 1, L_0x55f0e0b5d7d0, L_0x55f0e0b5d5a0, C4<0>, C4<0>;
L_0x55f0e0b666f0 .functor BUFZ 1, L_0x55f0e0b5e180, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b66830 .functor BUFZ 1, v0x55f0e0b282d0_0, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2e7d0_0 .net *"_ivl_100", 0 0, L_0x55f0e0b5d490;  1 drivers
L_0x7f59bbb40188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2e870_0 .net/2u *"_ivl_102", 31 0, L_0x7f59bbb40188;  1 drivers
v0x55f0e0b2e910_0 .net *"_ivl_104", 0 0, L_0x55f0e0b5d500;  1 drivers
v0x55f0e0b2e9b0_0 .net *"_ivl_108", 0 0, L_0x55f0e0b5d760;  1 drivers
v0x55f0e0b2ea50_0 .net *"_ivl_110", 0 0, L_0x55f0e0b5d7d0;  1 drivers
v0x55f0e0b2eaf0_0 .net *"_ivl_28", 0 0, L_0x55f0e0b56960;  1 drivers
v0x55f0e0b2eb90_0 .net *"_ivl_32", 0 0, L_0x55f0e0b56ae0;  1 drivers
v0x55f0e0b2ec30_0 .net *"_ivl_34", 0 0, L_0x55f0e0b56be0;  1 drivers
v0x55f0e0b2ecd0_0 .net *"_ivl_36", 0 0, L_0x55f0e0b56c50;  1 drivers
v0x55f0e0b2ed70_0 .net *"_ivl_40", 0 0, L_0x55f0e0b5a1e0;  1 drivers
L_0x7f59bbb3ffd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2ee10_0 .net/2u *"_ivl_46", 1 0, L_0x7f59bbb3ffd8;  1 drivers
L_0x7f59bbb40020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2eeb0_0 .net/2u *"_ivl_50", 1 0, L_0x7f59bbb40020;  1 drivers
v0x55f0e0b2ef50_0 .net *"_ivl_6", 0 0, L_0x55f0e0b55980;  1 drivers
L_0x7f59bbb40068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2eff0_0 .net/2u *"_ivl_62", 0 0, L_0x7f59bbb40068;  1 drivers
L_0x7f59bbb400b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2f090_0 .net/2u *"_ivl_78", 31 0, L_0x7f59bbb400b0;  1 drivers
L_0x7f59bbb400f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2f130_0 .net/2u *"_ivl_82", 31 0, L_0x7f59bbb400f8;  1 drivers
L_0x7f59bbb40140 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2f1d0_0 .net/2u *"_ivl_86", 28 0, L_0x7f59bbb40140;  1 drivers
v0x55f0e0b2f270_0 .net *"_ivl_98", 0 0, L_0x55f0e0b5d2f0;  1 drivers
v0x55f0e0b2f310_0 .net "addr_bytes_w", 1 0, L_0x55f0e0b53fc0;  1 drivers
v0x55f0e0b2f3b0_0 .net "addr_lanes_w", 1 0, L_0x55f0e0b53d30;  1 drivers
v0x55f0e0b2f450_0 .net "burst_size_w", 3 0, L_0x55f0e0b54ae0;  1 drivers
v0x55f0e0b2f4f0_0 .net "ce_addr_bytes_w", 1 0, v0x55f0e07d4390_0;  1 drivers
v0x55f0e0b2f590_0 .net "ce_addr_lanes_w", 1 0, v0x55f0e07d40a0_0;  1 drivers
v0x55f0e0b2f630_0 .net "ce_addr_w", 31 0, v0x55f0e0761fc0_0;  1 drivers
v0x55f0e0b2f6d0_0 .net "ce_clk_div_w", 2 0, v0x55f0e07defd0_0;  1 drivers
v0x55f0e0b2f770_0 .net "ce_cmd_lanes_w", 1 0, v0x55f0e07d8d10_0;  1 drivers
v0x55f0e0b2f810_0 .net "ce_cpha_w", 0 0, v0x55f0e07df160_0;  1 drivers
v0x55f0e0b2f8b0_0 .net "ce_cpol_w", 0 0, v0x55f0e07dd9f0_0;  1 drivers
v0x55f0e0b2f950_0 .net "ce_cs_auto_w", 0 0, v0x55f0e07e0a60_0;  1 drivers
v0x55f0e0b2f9f0_0 .net "ce_data_lanes_w", 1 0, v0x55f0e07d5410_0;  1 drivers
v0x55f0e0b2fa90_0 .net "ce_dir_w", 0 0, L_0x55f0e0b57330;  1 drivers
v0x55f0e0b2fb30_0 .net "ce_dummy_cycles_w", 3 0, v0x55f0e07e0290_0;  1 drivers
v0x55f0e0b2fbd0_0 .net "ce_len_w", 31 0, v0x55f0e07ddea0_0;  1 drivers
v0x55f0e0b2fc70_0 .net "ce_mode_bits_w", 7 0, v0x55f0e07e1230_0;  1 drivers
v0x55f0e0b2fd10_0 .net "ce_mode_en_w", 0 0, v0x55f0e07e0f10_0;  1 drivers
v0x55f0e0b2fdb0_0 .net "ce_opcode_w", 7 0, v0x55f0e07dd220_0;  1 drivers
v0x55f0e0b2fe50_0 .net "ce_quad_en_w", 0 0, v0x55f0e07dfde0_0;  1 drivers
v0x55f0e0b2fef0_0 .net "ce_xip_cont_w", 0 0, v0x55f0e07d6340_0;  1 drivers
v0x55f0e0b2ff90_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0b30030_0 .net "clk_div_w", 2 0, L_0x55f0e0b52ab0;  1 drivers
v0x55f0e0b300d0_0 .net "cmd_addr_w", 31 0, L_0x55f0e0b54860;  1 drivers
v0x55f0e0b30170_0 .net "cmd_busy_w", 0 0, v0x55f0e0761c10_0;  1 drivers
v0x55f0e0b30210_0 .net "cmd_done_set_w", 0 0, v0x55f0e07de670_0;  1 drivers
v0x55f0e0b302b0_0 .net "cmd_lanes_w", 1 0, L_0x55f0e0b53b50;  1 drivers
v0x55f0e0b30350_0 .net "cmd_len_w", 31 0, L_0x55f0e0b548d0;  1 drivers
v0x55f0e0b303f0_0 .net "cmd_start_pulse", 0 0, L_0x55f0e0b56d10;  1 drivers
v0x55f0e0b30490_0 .net "cmd_start_w", 0 0, v0x55f0e0a7ebe0_0;  1 drivers
v0x55f0e0b30530_0 .net "cmd_trigger_clr_w", 0 0, v0x55f0e07df7a0_0;  1 drivers
v0x55f0e0b305d0_0 .net "cpha_w", 0 0, L_0x55f0e0b52280;  1 drivers
v0x55f0e0b30670_0 .net "cpol_w", 0 0, L_0x55f0e0b523c0;  1 drivers
v0x55f0e0b30710_0 .net "cs_auto_w", 0 0, L_0x55f0e0b52b50;  1 drivers
v0x55f0e0b307b0_0 .net "cs_delay_w", 1 0, L_0x55f0e0b52e00;  1 drivers
v0x55f0e0b30850_0 .net "cs_level_w", 1 0, L_0x55f0e0b52d60;  1 drivers
v0x55f0e0b308f0_0 .net "cs_n", 0 0, L_0x55f0e0b66830;  alias, 1 drivers
v0x55f0e0b30990_0 .net "cs_n_int", 0 0, v0x55f0e0b282d0_0;  1 drivers
v0x55f0e0b30a30_0 .net "data_lanes_w", 1 0, L_0x55f0e0b53dd0;  1 drivers
v0x55f0e0b30ad0_0 .net "dma_addr_w", 31 0, L_0x55f0e0b54ff0;  1 drivers
v0x55f0e0b30b70_0 .net "dma_axi_err_w", 0 0, v0x55f0e0a640e0_0;  1 drivers
v0x55f0e0b30c10_0 .net "dma_busy_w", 0 0, L_0x55f0e0b57f60;  1 drivers
v0x55f0e0b30cb0_0 .net "dma_dir_w", 0 0, L_0x55f0e0b54d10;  1 drivers
v0x55f0e0b30d50_0 .net "dma_done_set_w", 0 0, v0x55f0e0a66100_0;  1 drivers
v0x55f0e0b30df0_0 .net "dma_en_w", 0 0, L_0x55f0e0b528a0;  1 drivers
v0x55f0e0b30e90_0 .net "dma_len_w", 31 0, L_0x55f0e0b55060;  1 drivers
v0x55f0e0b30f30_0 .net "dummy_cycles_w", 3 0, L_0x55f0e0b542f0;  1 drivers
v0x55f0e0b30fd0_0 .net "enable_w", 0 0, L_0x55f0e0b52060;  1 drivers
v0x55f0e0b31480_0 .net "extra_dummy_w", 7 0, L_0x55f0e0b54a40;  1 drivers
v0x55f0e0b31520_0 .net "fifo_rx_empty_w", 0 0, L_0x55f0e0b566b0;  1 drivers
v0x55f0e0b315c0_0 .net "fifo_rx_full_w", 0 0, L_0x55f0e0b56580;  1 drivers
v0x55f0e0b31660_0 .net "fifo_rx_level_w", 4 0, L_0x55f0e0b56860;  1 drivers
v0x55f0e0b31700_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55f0e0b567f0;  1 drivers
v0x55f0e0b317a0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55f0e0b4fe00;  1 drivers
v0x55f0e0b31840_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55f0e0b5a170;  1 drivers
v0x55f0e0b318e0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55f0e0b4fcb0;  1 drivers
v0x55f0e0b31980_0 .net "fifo_tx_data_dma_w", 31 0, L_0x55f0e0b598a0;  1 drivers
v0x55f0e0b31a20_0 .net "fifo_tx_data_w", 31 0, L_0x55f0e0b56000;  1 drivers
v0x55f0e0b31ac0_0 .net "fifo_tx_empty_w", 0 0, L_0x55f0e0b56280;  1 drivers
v0x55f0e0b31b60_0 .net "fifo_tx_full_w", 0 0, L_0x55f0e0b56140;  1 drivers
v0x55f0e0b31c00_0 .net "fifo_tx_level_w", 4 0, L_0x55f0e0b56480;  1 drivers
v0x55f0e0b31ca0_0 .net "fifo_tx_rd_data_w", 31 0, v0x55f0e0a3eeb0_0;  1 drivers
v0x55f0e0b31d40_0 .net "fifo_tx_rd_en_w", 0 0, L_0x55f0e0b5d950;  1 drivers
v0x55f0e0b31de0_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55f0e0b4fb50;  1 drivers
v0x55f0e0b31e80_0 .net "fifo_tx_we_dma_w", 0 0, L_0x55f0e0b59960;  1 drivers
v0x55f0e0b31f20_0 .net "fifo_tx_we_w", 0 0, L_0x55f0e0b55ef0;  1 drivers
v0x55f0e0b31fc0_0 .net "fsm_addr_bytes_w", 1 0, L_0x55f0e0b5be20;  1 drivers
v0x55f0e0b32060_0 .net "fsm_addr_lanes_w", 1 0, L_0x55f0e0b5bb60;  1 drivers
v0x55f0e0b32100_0 .net "fsm_addr_w", 31 0, L_0x55f0e0b5c7f0;  1 drivers
v0x55f0e0b321a0_0 .net "fsm_clk_div_w", 31 0, L_0x55f0e0b5ccb0;  1 drivers
v0x55f0e0b32240_0 .net "fsm_cmd_lanes_w", 1 0, L_0x55f0e0b5b460;  1 drivers
v0x55f0e0b322e0_0 .net "fsm_cpha_w", 0 0, L_0x55f0e0b5cf60;  1 drivers
v0x55f0e0b32380_0 .net "fsm_cpol_w", 0 0, L_0x55f0e0b5c570;  1 drivers
v0x55f0e0b32420_0 .net "fsm_cs_auto_w", 0 0, L_0x55f0e0b5c2d0;  1 drivers
v0x55f0e0b324c0_0 .net "fsm_cs_delay_w", 1 0, L_0x55f0e0b5ba20;  1 drivers
v0x55f0e0b32560_0 .net "fsm_data_lanes_w", 1 0, L_0x55f0e0b5bca0;  1 drivers
v0x55f0e0b32600_0 .net "fsm_dir_w", 0 0, L_0x55f0e0b5c170;  1 drivers
v0x55f0e0b326a0_0 .net "fsm_done_w", 0 0, L_0x55f0e0b60090;  1 drivers
v0x55f0e0b32740_0 .net "fsm_dummy_cycles_w", 3 0, L_0x55f0e0b5c040;  1 drivers
v0x55f0e0b327e0_0 .net "fsm_len_w", 31 0, L_0x55f0e0b5c960;  1 drivers
v0x55f0e0b32880_0 .net "fsm_mode_bits_w", 7 0, L_0x55f0e0b5c6c0;  1 drivers
v0x55f0e0b32920_0 .net "fsm_mode_en_w", 0 0, L_0x55f0e0b5bec0;  1 drivers
v0x55f0e0b329c0_0 .net "fsm_opcode_w", 7 0, L_0x55f0e0b5c4d0;  1 drivers
v0x55f0e0b32a60_0 .net "fsm_quad_en_w", 0 0, L_0x55f0e0b5c210;  1 drivers
v0x55f0e0b32b00_0 .net "fsm_rx_data_w", 31 0, v0x55f0e0b29810_0;  1 drivers
v0x55f0e0b32ba0_0 .net "fsm_rx_wen_w", 0 0, v0x55f0e0b29950_0;  1 drivers
v0x55f0e0b32c40_0 .net "fsm_start_from_cmd", 0 0, v0x55f0e07dd860_0;  1 drivers
v0x55f0e0b32ce0_0 .net "fsm_start_w", 0 0, L_0x55f0e0b5b8c0;  1 drivers
v0x55f0e0b32d80_0 .net "fsm_tx_data_w", 31 0, L_0x55f0e0b5d020;  1 drivers
v0x55f0e0b32e20_0 .net "fsm_tx_empty_w", 0 0, L_0x55f0e0b5d160;  1 drivers
v0x55f0e0b32ec0_0 .net "fsm_tx_ren_w", 0 0, L_0x55f0e0b65eb0;  1 drivers
v0x55f0e0b32f60_0 .net "fsm_xip_cont_w", 0 0, L_0x55f0e0b5c3e0;  1 drivers
v0x55f0e0b33000_0 .net "hold_en_w", 0 0, L_0x55f0e0b52940;  1 drivers
v0x55f0e0b330a0_0 .net "incr_addr_w", 0 0, L_0x55f0e0b54db0;  1 drivers
v0x55f0e0b33140_0 .net8 "io", 3 0, p0x7f59bbb93208;  alias, 0 drivers, strength-aware
v0x55f0e0b331e0_0 .net "irq", 0 0, L_0x55f0e0b556d0;  alias, 1 drivers
v0x55f0e0b33280_0 .net "is_write_w", 0 0, L_0x55f0e0b54390;  1 drivers
v0x55f0e0b33320_0 .net "m_axi_araddr", 31 0, L_0x55f0e0b595a0;  alias, 1 drivers
v0x55f0e0b333c0_0 .net "m_axi_arready", 0 0, v0x55f0e0b3a240_0;  alias, 1 drivers
v0x55f0e0b33460_0 .net "m_axi_arvalid", 0 0, L_0x55f0e0b59650;  alias, 1 drivers
v0x55f0e0b33500_0 .net "m_axi_awaddr", 31 0, L_0x55f0e0b59a60;  alias, 1 drivers
v0x55f0e0b335a0_0 .net "m_axi_awready", 0 0, v0x55f0e0b3a5f0_0;  alias, 1 drivers
v0x55f0e0b33640_0 .net "m_axi_awvalid", 0 0, L_0x55f0e0b59b60;  alias, 1 drivers
v0x55f0e0b336e0_0 .net "m_axi_bready", 0 0, L_0x55f0e0b59fe0;  alias, 1 drivers
v0x55f0e0b33780_0 .net "m_axi_bresp", 1 0, v0x55f0e0b3a870_0;  alias, 1 drivers
v0x55f0e0b33820_0 .net "m_axi_bvalid", 0 0, v0x55f0e0b3a930_0;  alias, 1 drivers
v0x55f0e0b338c0_0 .net "m_axi_rdata", 31 0, v0x55f0e0b3ad90_0;  alias, 1 drivers
v0x55f0e0b33960_0 .net "m_axi_rready", 0 0, L_0x55f0e0b59750;  alias, 1 drivers
v0x55f0e0b33a00_0 .net "m_axi_rresp", 1 0, v0x55f0e0b3afe0_0;  alias, 1 drivers
v0x55f0e0b33aa0_0 .net "m_axi_rvalid", 0 0, v0x55f0e0b3b0f0_0;  alias, 1 drivers
v0x55f0e0b33b40_0 .net "m_axi_wdata", 31 0, L_0x55f0e0b59cd0;  alias, 1 drivers
v0x55f0e0b33be0_0 .net "m_axi_wready", 0 0, v0x55f0e0b3b380_0;  alias, 1 drivers
v0x55f0e0b34490_0 .net "m_axi_wstrb", 3 0, L_0x55f0e0b59c60;  alias, 1 drivers
v0x55f0e0b34530_0 .net "m_axi_wvalid", 0 0, L_0x55f0e0b59dd0;  alias, 1 drivers
v0x55f0e0b345d0_0 .net "mode_bits_w", 7 0, L_0x55f0e0b54640;  1 drivers
v0x55f0e0b34670_0 .net "mode_en_cfg_w", 0 0, L_0x55f0e0b540f0;  1 drivers
v0x55f0e0b34710_0 .net "opcode_w", 7 0, L_0x55f0e0b545a0;  1 drivers
v0x55f0e0b347b0_0 .net "paddr", 11 0, v0x55f0e0766130_0;  alias, 1 drivers
v0x55f0e0b34850_0 .net "penable", 0 0, v0x55f0e0a1e0c0_0;  alias, 1 drivers
v0x55f0e0b348f0_0 .net "prdata", 31 0, v0x55f0e0a89980_0;  alias, 1 drivers
v0x55f0e0b34990_0 .net "pready", 0 0, L_0x7f59bbb3f378;  alias, 1 drivers
v0x55f0e0b34a30_0 .net "prefetch_tx_w", 0 0, L_0x55f0e0b5d5a0;  1 drivers
v0x55f0e0b34ad0_0 .net "psel", 0 0, v0x55f0e0a87140_0;  alias, 1 drivers
v0x55f0e0b34b70_0 .net "pslverr", 0 0, v0x55f0e0aa56b0_0;  alias, 1 drivers
v0x55f0e0b34c10_0 .net "pstrb", 3 0, L_0x55f0e0b3f170;  alias, 1 drivers
v0x55f0e0b34cb0_0 .net "pwdata", 31 0, v0x55f0e0a7dd30_0;  alias, 1 drivers
v0x55f0e0b34d50_0 .net "pwrite", 0 0, v0x55f0e0a778a0_0;  alias, 1 drivers
v0x55f0e0b34df0_0 .net "quad_en_w", 0 0, L_0x55f0e0b52320;  1 drivers
v0x55f0e0b34e90_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0b34f30_0 .net "s_axi_araddr", 31 0, L_0x7f59bbb3f258;  alias, 1 drivers
v0x55f0e0b34fd0_0 .net "s_axi_arready", 0 0, v0x55f0e0b2b880_0;  alias, 1 drivers
v0x55f0e0b35070_0 .net "s_axi_arvalid", 0 0, L_0x7f59bbb3f2a0;  alias, 1 drivers
v0x55f0e0b35110_0 .net "s_axi_awaddr", 31 0, L_0x7f59bbb3f0a8;  alias, 1 drivers
v0x55f0e0b351b0_0 .net "s_axi_awready", 0 0, v0x55f0e0b2bc10_0;  alias, 1 drivers
v0x55f0e0b35250_0 .net "s_axi_awvalid", 0 0, L_0x7f59bbb3f0f0;  alias, 1 drivers
v0x55f0e0b352f0_0 .net "s_axi_bready", 0 0, L_0x7f59bbb3f210;  alias, 1 drivers
v0x55f0e0b35390_0 .net "s_axi_bresp", 1 0, v0x55f0e0b2bdf0_0;  alias, 1 drivers
v0x55f0e0b35430_0 .net "s_axi_bvalid", 0 0, v0x55f0e0b2bfd0_0;  alias, 1 drivers
v0x55f0e0b354d0_0 .net "s_axi_rdata", 31 0, v0x55f0e0b2d5b0_0;  alias, 1 drivers
v0x55f0e0b35570_0 .net "s_axi_rready", 0 0, L_0x7f59bbb3f2e8;  alias, 1 drivers
v0x55f0e0b35610_0 .net "s_axi_rresp", 1 0, v0x55f0e0b2d790_0;  alias, 1 drivers
v0x55f0e0b356b0_0 .net "s_axi_rvalid", 0 0, v0x55f0e0b2d830_0;  alias, 1 drivers
v0x55f0e0b35750_0 .net "s_axi_wdata", 31 0, L_0x7f59bbb3f138;  alias, 1 drivers
v0x55f0e0b357f0_0 .net "s_axi_wready", 0 0, v0x55f0e0b2ddd0_0;  alias, 1 drivers
v0x55f0e0b35890_0 .net "s_axi_wstrb", 3 0, L_0x7f59bbb3f180;  alias, 1 drivers
v0x55f0e0b35930_0 .net "s_axi_wvalid", 0 0, L_0x7f59bbb3f1c8;  alias, 1 drivers
v0x55f0e0b359d0_0 .net "sclk", 0 0, L_0x55f0e0b666f0;  alias, 1 drivers
v0x55f0e0b35a70_0 .net "sclk_int", 0 0, L_0x55f0e0b5e180;  1 drivers
L_0x7f59bbb3f7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b35b10_0 .net "wp_en_w", 0 0, L_0x7f59bbb3f7f8;  1 drivers
v0x55f0e0b35bb0_0 .net "xip_active_w", 0 0, v0x55f0e0b2dfb0_0;  1 drivers
v0x55f0e0b35c50_0 .net "xip_addr_bytes_w", 1 0, L_0x55f0e0b52fe0;  1 drivers
v0x55f0e0b35cf0_0 .net "xip_busy_w", 0 0, v0x55f0e0b2bf30_0;  1 drivers
v0x55f0e0b35d90_0 .net "xip_cont_read_w", 0 0, L_0x55f0e0b53310;  1 drivers
v0x55f0e0b35e30_0 .net "xip_data_lanes_w", 1 0, L_0x55f0e0b53080;  1 drivers
v0x55f0e0b35ed0_0 .net "xip_dummy_cycles_w", 3 0, L_0x55f0e0b53270;  1 drivers
v0x55f0e0b35f70_0 .net "xip_en_w", 0 0, L_0x55f0e0b52150;  1 drivers
v0x55f0e0b36010_0 .net "xip_fifo_rx_re_w", 0 0, v0x55f0e0b2ce30_0;  1 drivers
v0x55f0e0b360b0_0 .net "xip_mode_bits_w", 7 0, L_0x55f0e0b53ab0;  1 drivers
v0x55f0e0b36150_0 .net "xip_mode_en_w", 0 0, L_0x55f0e0b535e0;  1 drivers
v0x55f0e0b361f0_0 .net "xip_read_op_w", 7 0, L_0x55f0e0b53840;  1 drivers
v0x55f0e0b36290_0 .net "xip_start_w", 0 0, v0x55f0e0b2d8d0_0;  1 drivers
v0x55f0e0b36330_0 .net "xip_tx_data_w", 31 0, v0x55f0e0b2da10_0;  1 drivers
v0x55f0e0b363d0_0 .net "xip_tx_empty_w", 0 0, v0x55f0e0b2dab0_0;  1 drivers
v0x55f0e0b36470_0 .net "xip_write_en_w", 0 0, L_0x55f0e0b53680;  1 drivers
v0x55f0e0b36510_0 .net "xip_write_op_w", 7 0, L_0x55f0e0b538e0;  1 drivers
L_0x55f0e0b55db0 .part L_0x55f0e0b56480, 0, 4;
L_0x55f0e0b55e50 .part L_0x55f0e0b56860, 0, 4;
L_0x55f0e0b56000 .functor MUXZ 32, L_0x55f0e0b4fcb0, L_0x55f0e0b598a0, L_0x55f0e0b59960, C4<>;
L_0x55f0e0b5b460 .functor MUXZ 2, v0x55f0e07d8d10_0, L_0x7f59bbb3ffd8, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5bb60 .functor MUXZ 2, v0x55f0e07d40a0_0, L_0x7f59bbb40020, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5bca0 .functor MUXZ 2, v0x55f0e07d5410_0, L_0x55f0e0b53080, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5be20 .functor MUXZ 2, v0x55f0e07d4390_0, L_0x55f0e0b52fe0, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5bec0 .functor MUXZ 1, v0x55f0e07e0f10_0, L_0x55f0e0b535e0, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5c040 .functor MUXZ 4, v0x55f0e07e0290_0, L_0x55f0e0b53270, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5c170 .functor MUXZ 1, L_0x55f0e0b57330, L_0x7f59bbb40068, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5c3e0 .functor MUXZ 1, v0x55f0e07d6340_0, L_0x55f0e0b53310, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5c4d0 .functor MUXZ 8, v0x55f0e07dd220_0, L_0x55f0e0b53840, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5c6c0 .functor MUXZ 8, v0x55f0e07e1230_0, L_0x55f0e0b53ab0, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5c7f0 .functor MUXZ 32, v0x55f0e0761fc0_0, L_0x7f59bbb400b0, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5c960 .functor MUXZ 32, v0x55f0e07ddea0_0, L_0x7f59bbb400f8, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5ccb0 .concat [ 3 29 0 0], v0x55f0e07defd0_0, L_0x7f59bbb40140;
L_0x55f0e0b5d020 .functor MUXZ 32, v0x55f0e0a3eeb0_0, v0x55f0e0b2da10_0, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5d160 .functor MUXZ 1, L_0x55f0e0b56280, v0x55f0e0b2dab0_0, v0x55f0e0b2bf30_0, C4<>;
L_0x55f0e0b5d500 .cmp/ne 32, v0x55f0e07ddea0_0, L_0x7f59bbb40188;
p0x7f59bbb907d8 .port I0x55f0e07db0f0, L_0x55f0e0b5ead0;
 .tranvp 4 1 0, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb907d8;
p0x7f59bbb90808 .port I0x55f0e07db0f0, L_0x55f0e0b5ee60;
 .tranvp 4 1 1, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb90808;
p0x7f59bbb90838 .port I0x55f0e07db0f0, L_0x55f0e0b5f240;
 .tranvp 4 1 2, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb90838;
p0x7f59bbb90868 .port I0x55f0e07db0f0, L_0x55f0e0b5f640;
 .tranvp 4 1 3, I0x55f0e07db0f0, p0x7f59bbb93208 p0x7f59bbb90868;
S_0x55f0e0a89e50 .scope module, "u_cmd_engine" "cmd_engine" 5 391, 6 6 0, S_0x55f0e0a99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55f0e0a6b6c0 .param/l "ADDR_WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
P_0x55f0e0a6b700 .param/l "S_IDLE" 1 6 76, C4<0>;
P_0x55f0e0a6b740 .param/l "S_RUN" 1 6 76, C4<1>;
L_0x55f0e0b57330 .functor NOT 1, v0x55f0e07df610_0, C4<0>, C4<0>, C4<0>;
v0x55f0e065ced0_0 .net "addr_bytes_i", 1 0, L_0x55f0e0b53fc0;  alias, 1 drivers
v0x55f0e063b7a0_0 .net "addr_bytes_o", 1 0, v0x55f0e07d4390_0;  alias, 1 drivers
v0x55f0e07d4390_0 .var "addr_bytes_r", 1 0;
v0x55f0e07de030_0 .net "addr_lanes_i", 1 0, L_0x55f0e0b53d30;  alias, 1 drivers
v0x55f0e07decb0_0 .net "addr_lanes_o", 1 0, v0x55f0e07d40a0_0;  alias, 1 drivers
v0x55f0e07d40a0_0 .var "addr_lanes_r", 1 0;
v0x55f0e07a9040_0 .net "addr_o", 31 0, v0x55f0e0761fc0_0;  alias, 1 drivers
v0x55f0e0761fc0_0 .var "addr_r", 31 0;
v0x55f0e0761c10_0 .var "busy_o", 0 0;
v0x55f0e07de1c0_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e07d8900_0 .net "clk_div_i", 2 0, L_0x55f0e0b52ab0;  alias, 1 drivers
v0x55f0e07d9120_0 .net "clk_div_o", 2 0, v0x55f0e07defd0_0;  alias, 1 drivers
v0x55f0e07defd0_0 .var "clk_div_r", 2 0;
v0x55f0e07dfac0_0 .net "cmd_addr_i", 31 0, L_0x55f0e0b54860;  alias, 1 drivers
v0x55f0e07de670_0 .var "cmd_done_set_o", 0 0;
v0x55f0e07d8520_0 .net "cmd_lanes_i", 1 0, L_0x55f0e0b53b50;  alias, 1 drivers
v0x55f0e07de350_0 .net "cmd_lanes_o", 1 0, v0x55f0e07d8d10_0;  alias, 1 drivers
v0x55f0e07d8d10_0 .var "cmd_lanes_r", 1 0;
v0x55f0e07e08d0_0 .net "cmd_len_i", 31 0, L_0x55f0e0b548d0;  alias, 1 drivers
v0x55f0e07e0740_0 .net "cmd_start_i", 0 0, L_0x55f0e0b56d10;  alias, 1 drivers
v0x55f0e07df7a0_0 .var "cmd_trigger_clr_o", 0 0;
v0x55f0e07ddd10_0 .net "cpha_i", 0 0, L_0x55f0e0b52280;  alias, 1 drivers
v0x55f0e07d9590_0 .net "cpha_o", 0 0, v0x55f0e07df160_0;  alias, 1 drivers
v0x55f0e07df160_0 .var "cpha_r", 0 0;
v0x55f0e07e0100_0 .net "cpol_i", 0 0, L_0x55f0e0b523c0;  alias, 1 drivers
v0x55f0e07d4ba0_0 .net "cpol_o", 0 0, v0x55f0e07dd9f0_0;  alias, 1 drivers
v0x55f0e07dd9f0_0 .var "cpol_r", 0 0;
v0x55f0e07dfc50_0 .net "cs_auto_i", 0 0, L_0x55f0e0b52b50;  alias, 1 drivers
v0x55f0e07de4e0_0 .net "cs_auto_o", 0 0, v0x55f0e07e0a60_0;  alias, 1 drivers
v0x55f0e07e0a60_0 .var "cs_auto_r", 0 0;
v0x55f0e07d4ec0_0 .net "data_lanes_i", 1 0, L_0x55f0e0b53dd0;  alias, 1 drivers
v0x55f0e07d52b0_0 .net "data_lanes_o", 1 0, v0x55f0e07d5410_0;  alias, 1 drivers
v0x55f0e07d5410_0 .var "data_lanes_r", 1 0;
v0x55f0e07e05b0_0 .net "dir_o", 0 0, L_0x55f0e0b57330;  alias, 1 drivers
v0x55f0e07dee40_0 .net "done_i", 0 0, L_0x55f0e0b60090;  alias, 1 drivers
v0x55f0e07ddb80_0 .net "dummy_cycles_i", 3 0, L_0x55f0e0b542f0;  alias, 1 drivers
v0x55f0e07dd6d0_0 .net "dummy_cycles_o", 3 0, v0x55f0e07e0290_0;  alias, 1 drivers
v0x55f0e07e0290_0 .var "dummy_cycles_r", 3 0;
v0x55f0e07df480_0 .net "extra_dummy_i", 7 0, L_0x55f0e0b54a40;  alias, 1 drivers
v0x55f0e07de800_0 .var "extra_dummy_r", 7 0;
v0x55f0e07dd540_0 .net "is_write_i", 0 0, L_0x55f0e0b54390;  alias, 1 drivers
v0x55f0e07df610_0 .var "is_write_r", 0 0;
v0x55f0e07df930_0 .net "len_o", 31 0, v0x55f0e07ddea0_0;  alias, 1 drivers
v0x55f0e07ddea0_0 .var "len_r", 31 0;
v0x55f0e07e0bf0_0 .net "mode_bits_i", 7 0, L_0x55f0e0b54640;  alias, 1 drivers
v0x55f0e07e0d80_0 .net "mode_bits_o", 7 0, v0x55f0e07e1230_0;  alias, 1 drivers
v0x55f0e07e1230_0 .var "mode_bits_r", 7 0;
v0x55f0e07de990_0 .net "mode_en_i", 0 0, L_0x55f0e0b540f0;  alias, 1 drivers
v0x55f0e07deb20_0 .net "mode_en_o", 0 0, v0x55f0e07e0f10_0;  alias, 1 drivers
v0x55f0e07e0f10_0 .var "mode_en_r", 0 0;
v0x55f0e07dff70_0 .net "opcode_i", 7 0, L_0x55f0e0b545a0;  alias, 1 drivers
v0x55f0e07df2f0_0 .net "opcode_o", 7 0, v0x55f0e07dd220_0;  alias, 1 drivers
v0x55f0e07dd220_0 .var "opcode_r", 7 0;
v0x55f0e07e0420_0 .net "quad_en_i", 0 0, L_0x55f0e0b52320;  alias, 1 drivers
v0x55f0e07dd3b0_0 .net "quad_en_o", 0 0, v0x55f0e07dfde0_0;  alias, 1 drivers
v0x55f0e07dfde0_0 .var "quad_en_r", 0 0;
v0x55f0e07e10a0_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e07dd860_0 .var "start_o", 0 0;
v0x55f0e07d7cc0_0 .var "state", 0 0;
v0x55f0e07d8390_0 .net "xip_cont_read_i", 0 0, L_0x55f0e0b53310;  alias, 1 drivers
v0x55f0e07d5830_0 .net "xip_cont_read_o", 0 0, v0x55f0e07d6340_0;  alias, 1 drivers
v0x55f0e07d6340_0 .var "xip_cont_read_r", 0 0;
S_0x55f0e0a8a230 .scope module, "u_csr" "csr" 5 255, 7 10 0, S_0x55f0e0a99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55f0e0b23550 .param/l "APB_ADDR_WIDTH" 0 7 11, +C4<00000000000000000000000000001100>;
P_0x55f0e0b23590 .param/l "APB_WINDOW_LSB" 0 7 12, +C4<00000000000000000000000000001100>;
P_0x55f0e0b235d0 .param/l "CLK_DIV_ADDR" 1 7 130, C4<000000010100>;
P_0x55f0e0b23610 .param/l "CMD_ADDR_ADDR" 1 7 136, C4<000000101100>;
P_0x55f0e0b23650 .param/l "CMD_CFG_ADDR" 1 7 134, C4<000000100100>;
P_0x55f0e0b23690 .param/l "CMD_DUMMY_ADDR" 1 7 138, C4<000000110100>;
P_0x55f0e0b236d0 .param/l "CMD_LEN_ADDR" 1 7 137, C4<000000110000>;
P_0x55f0e0b23710 .param/l "CMD_OP_ADDR" 1 7 135, C4<000000101000>;
P_0x55f0e0b23750 .param/l "CS_CTRL_ADDR" 1 7 131, C4<000000011000>;
P_0x55f0e0b23790 .param/l "CTRL_ADDR" 1 7 126, C4<000000000100>;
P_0x55f0e0b237d0 .param/l "DMA_CFG_ADDR" 1 7 139, C4<000000111000>;
P_0x55f0e0b23810 .param/l "DMA_DST_ADDR" 1 7 140, C4<000000111100>;
P_0x55f0e0b23850 .param/l "DMA_LEN_ADDR" 1 7 141, C4<000001000000>;
P_0x55f0e0b23890 .param/l "ERR_STAT_ADDR" 1 7 145, C4<000001010000>;
P_0x55f0e0b238d0 .param/l "FIFO_RX_ADDR" 1 7 143, C4<000001001000>;
P_0x55f0e0b23910 .param/l "FIFO_STAT_ADDR" 1 7 144, C4<000001001100>;
P_0x55f0e0b23950 .param/l "FIFO_TX_ADDR" 1 7 142, C4<000001000100>;
P_0x55f0e0b23990 .param/l "HAS_PSTRB" 0 7 13, +C4<00000000000000000000000000000000>;
P_0x55f0e0b239d0 .param/l "HAS_WP" 0 7 14, +C4<00000000000000000000000000000000>;
P_0x55f0e0b23a10 .param/l "ID_ADDR" 1 7 125, C4<000000000000>;
P_0x55f0e0b23a50 .param/l "ID_VALUE" 1 7 157, C4<00011010000000000001000010000001>;
P_0x55f0e0b23a90 .param/l "INT_EN_ADDR" 1 7 128, C4<000000001100>;
P_0x55f0e0b23ad0 .param/l "INT_STAT_ADDR" 1 7 129, C4<000000010000>;
P_0x55f0e0b23b10 .param/l "STATUS_ADDR" 1 7 127, C4<000000001000>;
P_0x55f0e0b23b50 .param/l "WIN" 1 7 122, +C4<00000000000000000000000000001100>;
P_0x55f0e0b23b90 .param/l "XIP_CFG_ADDR" 1 7 132, C4<000000011100>;
P_0x55f0e0b23bd0 .param/l "XIP_CMD_ADDR" 1 7 133, C4<000000100000>;
L_0x55f0e0a1cd40 .functor NOT 1, v0x55f0e0a1e0c0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0a1dbb0 .functor AND 1, v0x55f0e0a87140_0, L_0x55f0e0a1cd40, C4<1>, C4<1>;
L_0x55f0e0a1df70 .functor AND 1, v0x55f0e0a87140_0, v0x55f0e0a1e0c0_0, C4<1>, C4<1>;
L_0x55f0e0a1e350 .functor AND 1, L_0x55f0e0a1df70, v0x55f0e0a778a0_0, C4<1>, C4<1>;
L_0x55f0e0a1b650 .functor NOT 1, v0x55f0e0a778a0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0a1c010 .functor AND 1, L_0x55f0e0a1df70, L_0x55f0e0a1b650, C4<1>, C4<1>;
L_0x55f0e0b4f710 .functor BUFZ 12, v0x55f0e0766130_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55f0e0b4f810 .functor AND 1, L_0x55f0e0a1e350, v0x55f0e0a70bc0_0, C4<1>, C4<1>;
L_0x55f0e0b4f8d0 .functor NOT 1, v0x55f0e0a7e640_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b4f940 .functor AND 1, L_0x55f0e0b4f810, L_0x55f0e0b4f8d0, C4<1>, C4<1>;
L_0x55f0e0b4fb50 .functor AND 1, L_0x55f0e0b4f940, L_0x55f0e0b4fa60, C4<1>, C4<1>;
L_0x55f0e0b4fcb0 .functor BUFZ 32, v0x55f0e0a7dd30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b4fe70 .functor AND 1, L_0x55f0e0a1c010, v0x55f0e0a70bc0_0, C4<1>, C4<1>;
L_0x55f0e0b50020 .functor AND 1, L_0x55f0e0b4fe70, L_0x55f0e0b4ff30, C4<1>, C4<1>;
L_0x55f0e0b4fe00 .functor AND 1, L_0x55f0e0b50020, L_0x55f0e0b501b0, C4<1>, C4<1>;
L_0x55f0e0b503e0 .functor AND 1, L_0x55f0e0b4f940, L_0x55f0e0b50340, C4<1>, C4<1>;
L_0x55f0e0b50620 .functor AND 1, L_0x55f0e0b503e0, L_0x55f0e0b50530, C4<1>, C4<1>;
L_0x55f0e0b50810 .functor AND 1, L_0x55f0e0b50620, L_0x55f0e0b50730, C4<1>, C4<1>;
L_0x55f0e0b50ab0 .functor AND 1, L_0x55f0e0b4f940, L_0x55f0e0b509c0, C4<1>, C4<1>;
L_0x55f0e0b50c10 .functor AND 1, L_0x55f0e0b50ab0, L_0x55f0e0b50b20, C4<1>, C4<1>;
L_0x55f0e0b51170 .functor AND 1, L_0x55f0e0b4f940, L_0x55f0e0b51010, C4<1>, C4<1>;
L_0x55f0e0b51360 .functor AND 1, L_0x55f0e0b51170, L_0x55f0e0b51230, C4<1>, C4<1>;
L_0x55f0e0b51100 .functor AND 1, L_0x55f0e0b50810, L_0x55f0e0b50ed0, C4<1>, C4<1>;
L_0x55f0e0b519b0 .functor NOT 1, L_0x55f0e0b516f0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b51b40 .functor AND 1, L_0x55f0e0b51100, L_0x55f0e0b519b0, C4<1>, C4<1>;
L_0x55f0e0b51c50 .functor NOT 1, L_0x55f0e0b55a40, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b51da0 .functor AND 1, L_0x55f0e0b51b40, L_0x55f0e0b51c50, C4<1>, C4<1>;
L_0x55f0e0b54860 .functor BUFZ 32, v0x55f0e0a21580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b548d0 .functor BUFZ 32, v0x55f0e0a39ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b54ff0 .functor BUFZ 32, v0x55f0e0a9bf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b55060 .functor BUFZ 32, v0x55f0e0a9a280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b555c0 .functor AND 5, L_0x55f0e0b55280, L_0x55f0e0b55520, C4<11111>, C4<11111>;
L_0x7f59bbb3f4e0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d6e90_0 .net "CLKDIV_WMASK", 31 0, L_0x7f59bbb3f4e0;  1 drivers
L_0x7f59bbb3f600 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d7040_0 .net "CMDCFG_WMASK", 31 0, L_0x7f59bbb3f600;  1 drivers
L_0x7f59bbb3f690 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d71a0_0 .net "CMDDMY_WMASK", 31 0, L_0x7f59bbb3f690;  1 drivers
L_0x7f59bbb3f648 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d8020_0 .net "CMDOP_WMASK", 31 0, L_0x7f59bbb3f648;  1 drivers
L_0x7f59bbb3f528 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d81d0_0 .net "CSCTRL_WMASK", 31 0, L_0x7f59bbb3f528;  1 drivers
L_0x7f59bbb3f498 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d6570_0 .net "CTRL_WMASK", 31 0, L_0x7f59bbb3f498;  1 drivers
L_0x7f59bbb3f6d8 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d7b60_0 .net "DMACFG_WMASK", 31 0, L_0x7f59bbb3f6d8;  1 drivers
L_0x7f59bbb3f570 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d5d30_0 .net "XIPCFG_WMASK", 31 0, L_0x7f59bbb3f570;  1 drivers
L_0x7f59bbb3f5b8 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f0e098b190_0 .net "XIPCMD_WMASK", 31 0, L_0x7f59bbb3f5b8;  1 drivers
v0x55f0e07d6990_0 .net *"_ivl_0", 0 0, L_0x55f0e0a1cd40;  1 drivers
v0x55f0e07d6d30_0 .net *"_ivl_101", 0 0, L_0x55f0e0b51360;  1 drivers
v0x55f0e07d6b40_0 .net *"_ivl_103", 0 0, L_0x55f0e0b514e0;  1 drivers
v0x55f0e07d6750_0 .net *"_ivl_105", 0 0, L_0x55f0e0b51600;  1 drivers
v0x55f0e07d7970_0 .net *"_ivl_108", 0 0, L_0x55f0e0b51100;  1 drivers
v0x55f0e07d56b0_0 .net *"_ivl_110", 0 0, L_0x55f0e0b519b0;  1 drivers
v0x55f0e0b1b6d0_0 .net *"_ivl_112", 0 0, L_0x55f0e0b51b40;  1 drivers
v0x55f0e0a5e360_0 .net *"_ivl_114", 0 0, L_0x55f0e0b51c50;  1 drivers
v0x55f0e0761840_0 .net *"_ivl_18", 0 0, L_0x55f0e0b4f810;  1 drivers
v0x55f0e0ae81b0_0 .net *"_ivl_20", 0 0, L_0x55f0e0b4f8d0;  1 drivers
v0x55f0e0ade440_0 .net *"_ivl_201", 4 0, L_0x55f0e0b55280;  1 drivers
v0x55f0e0a8b770_0 .net *"_ivl_203", 4 0, L_0x55f0e0b55520;  1 drivers
v0x55f0e0a88800_0 .net *"_ivl_204", 4 0, L_0x55f0e0b555c0;  1 drivers
L_0x7f59bbb3f408 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55f0e0aa4ed0_0 .net/2u *"_ivl_24", 11 0, L_0x7f59bbb3f408;  1 drivers
v0x55f0e06cd460_0 .net *"_ivl_26", 0 0, L_0x55f0e0b4fa60;  1 drivers
v0x55f0e071d280_0 .net *"_ivl_33", 0 0, L_0x55f0e0b4fe70;  1 drivers
L_0x7f59bbb3f450 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55f0e07d3830_0 .net/2u *"_ivl_34", 11 0, L_0x7f59bbb3f450;  1 drivers
v0x55f0e07d46a0_0 .net *"_ivl_36", 0 0, L_0x55f0e0b4ff30;  1 drivers
v0x55f0e07d3f00_0 .net *"_ivl_39", 0 0, L_0x55f0e0b50020;  1 drivers
v0x55f0e0a63430_0 .net *"_ivl_41", 0 0, L_0x55f0e0b501b0;  1 drivers
L_0x7f59bbb3f720 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0e07dd020_0 .net/2u *"_ivl_62", 11 0, L_0x7f59bbb3f720;  1 drivers
v0x55f0e07d4980_0 .net *"_ivl_64", 0 0, L_0x55f0e0b50340;  1 drivers
v0x55f0e0a29ef0_0 .net *"_ivl_66", 0 0, L_0x55f0e0b503e0;  1 drivers
v0x55f0e0a6bff0_0 .net *"_ivl_69", 0 0, L_0x55f0e0b50530;  1 drivers
v0x55f0e0a56740_0 .net *"_ivl_70", 0 0, L_0x55f0e0b50620;  1 drivers
v0x55f0e0ae12d0_0 .net *"_ivl_73", 0 0, L_0x55f0e0b50730;  1 drivers
L_0x7f59bbb3f768 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0e0ae14a0_0 .net/2u *"_ivl_76", 11 0, L_0x7f59bbb3f768;  1 drivers
v0x55f0e0a9f860_0 .net *"_ivl_78", 0 0, L_0x55f0e0b509c0;  1 drivers
v0x55f0e0ae1670_0 .net *"_ivl_8", 0 0, L_0x55f0e0a1b650;  1 drivers
v0x55f0e0a59f50_0 .net *"_ivl_81", 0 0, L_0x55f0e0b50ab0;  1 drivers
v0x55f0e0a96920_0 .net *"_ivl_83", 0 0, L_0x55f0e0b50b20;  1 drivers
v0x55f0e0ae6960_0 .net *"_ivl_85", 0 0, L_0x55f0e0b50c10;  1 drivers
v0x55f0e0a20ac0_0 .net *"_ivl_87", 0 0, L_0x55f0e0b50920;  1 drivers
v0x55f0e0a20e40_0 .net *"_ivl_89", 0 0, L_0x55f0e0b50dd0;  1 drivers
L_0x7f59bbb3f7b0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a211e0_0 .net/2u *"_ivl_92", 11 0, L_0x7f59bbb3f7b0;  1 drivers
v0x55f0e0a21da0_0 .net *"_ivl_94", 0 0, L_0x55f0e0b51010;  1 drivers
v0x55f0e0a202a0_0 .net *"_ivl_97", 0 0, L_0x55f0e0b51170;  1 drivers
v0x55f0e0a536e0_0 .net *"_ivl_99", 0 0, L_0x55f0e0b51230;  1 drivers
v0x55f0e0a49c60_0 .net "a", 11 0, L_0x55f0e0b4f710;  1 drivers
v0x55f0e0a492b0_0 .net "access_phase", 0 0, L_0x55f0e0a1df70;  1 drivers
v0x55f0e0a48a10_0 .net "addr_bytes_o", 1 0, L_0x55f0e0b53fc0;  alias, 1 drivers
v0x55f0e0a61c50_0 .net "addr_lanes_o", 1 0, L_0x55f0e0b53d30;  alias, 1 drivers
v0x55f0e0a61cf0_0 .net "axi_err_i", 0 0, v0x55f0e0a640e0_0;  alias, 1 drivers
v0x55f0e0a5e050_0 .net "burst_size_o", 3 0, L_0x55f0e0b54ae0;  alias, 1 drivers
v0x55f0e0aca1f0_0 .net "busy_i", 0 0, L_0x55f0e0b55a40;  1 drivers
v0x55f0e0ac6620_0 .net "clk_div_o", 2 0, L_0x55f0e0b52ab0;  alias, 1 drivers
v0x55f0e0ae63d0_0 .var "clk_div_reg", 31 0;
v0x55f0e0b1d220_0 .net "cmd_addr_o", 31 0, L_0x55f0e0b54860;  alias, 1 drivers
v0x55f0e0a21580_0 .var "cmd_addr_reg", 31 0;
v0x55f0e0a5a400_0 .var "cmd_cfg_reg", 31 0;
L_0x7f59bbb3f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a5add0_0 .net "cmd_done_i", 0 0, L_0x7f59bbb3f918;  1 drivers
v0x55f0e0a5e7b0_0 .var "cmd_done_latched", 0 0;
v0x55f0e0a73720_0 .net "cmd_done_set_i", 0 0, v0x55f0e07de670_0;  alias, 1 drivers
v0x55f0e0a6c3e0_0 .var "cmd_dummy_reg", 31 0;
v0x55f0e0a29700_0 .net "cmd_lanes_o", 1 0, L_0x55f0e0b53b50;  alias, 1 drivers
v0x55f0e0a39c00_0 .net "cmd_len_o", 31 0, L_0x55f0e0b548d0;  alias, 1 drivers
v0x55f0e0a39ca0_0 .var "cmd_len_reg", 31 0;
v0x55f0e06fe560_0 .var "cmd_op_reg", 31 0;
v0x55f0e0a7ee20_0 .net "cmd_start_o", 0 0, v0x55f0e0a7ebe0_0;  alias, 1 drivers
v0x55f0e0a7eec0_0 .net "cmd_trig_ok", 0 0, L_0x55f0e0b51da0;  1 drivers
v0x55f0e0a7ebe0_0 .var "cmd_trig_q", 0 0;
v0x55f0e0a7ec80_0 .net "cmd_trig_wr", 0 0, L_0x55f0e0b50810;  1 drivers
v0x55f0e0a20620_0 .net "cmd_trigger_clr_i", 0 0, v0x55f0e07df7a0_0;  alias, 1 drivers
v0x55f0e0b1bfd0_0 .net "cpha_o", 0 0, L_0x55f0e0b52280;  alias, 1 drivers
v0x55f0e0a22140_0 .net "cpol_o", 0 0, L_0x55f0e0b523c0;  alias, 1 drivers
v0x55f0e0a21a20_0 .net "cs_auto_o", 0 0, L_0x55f0e0b52b50;  alias, 1 drivers
v0x55f0e0a16cf0_0 .var "cs_ctrl_reg", 31 0;
v0x55f0e0a16d90_0 .net "cs_delay_o", 1 0, L_0x55f0e0b52e00;  alias, 1 drivers
v0x55f0e0a9d730_0 .net "cs_level_o", 1 0, L_0x55f0e0b52d60;  alias, 1 drivers
v0x55f0e0a9d7d0_0 .net "ctrl_enable_n", 0 0, L_0x55f0e0b50ed0;  1 drivers
v0x55f0e0a9d270_0 .var "ctrl_reg", 31 0;
v0x55f0e0a9c6c0_0 .net "ctrl_xip_n", 0 0, L_0x55f0e0b516f0;  1 drivers
v0x55f0e0a9c780_0 .net "data_lanes_o", 1 0, L_0x55f0e0b53dd0;  alias, 1 drivers
v0x55f0e0a9be80_0 .net "dma_addr_o", 31 0, L_0x55f0e0b54ff0;  alias, 1 drivers
v0x55f0e0a9bf20_0 .var "dma_addr_reg", 31 0;
v0x55f0e0a9b590_0 .var "dma_cfg_reg", 31 0;
v0x55f0e0a58430_0 .net "dma_dir_o", 0 0, L_0x55f0e0b54d10;  alias, 1 drivers
L_0x7f59bbb3f960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a584f0_0 .net "dma_done_i", 0 0, L_0x7f59bbb3f960;  1 drivers
v0x55f0e0a9ac00_0 .var "dma_done_latched", 0 0;
v0x55f0e0a9acc0_0 .net "dma_done_set_i", 0 0, v0x55f0e0a66100_0;  alias, 1 drivers
v0x55f0e0a9a740_0 .net "dma_en_o", 0 0, L_0x55f0e0b528a0;  alias, 1 drivers
v0x55f0e0a9a800_0 .net "dma_len_o", 31 0, L_0x55f0e0b55060;  alias, 1 drivers
v0x55f0e0a9a280_0 .var "dma_len_reg", 31 0;
v0x55f0e0a99300_0 .net "dummy_cycles_o", 3 0, L_0x55f0e0b542f0;  alias, 1 drivers
v0x55f0e0a98b30_0 .net "enable_o", 0 0, L_0x55f0e0b52060;  alias, 1 drivers
L_0x7f59bbb3f840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a98bd0_0 .net "err_set_i", 0 0, L_0x7f59bbb3f840;  1 drivers
v0x55f0e0a98670_0 .var "err_stat_reg", 31 0;
v0x55f0e0a981b0_0 .net "extra_dummy_o", 7 0, L_0x55f0e0b54a40;  alias, 1 drivers
v0x55f0e0a97cf0_0 .net "fifo_rx_data_i", 31 0, L_0x55f0e0b567f0;  alias, 1 drivers
v0x55f0e0a97db0_0 .var "fifo_rx_data_q", 31 0;
L_0x7f59bbb3f8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a977f0_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f59bbb3f8d0;  1 drivers
v0x55f0e0a978b0_0 .var "fifo_rx_pop_seen", 0 0;
v0x55f0e0a97070_0 .net "fifo_rx_re_o", 0 0, L_0x55f0e0b4fe00;  alias, 1 drivers
v0x55f0e0a97130_0 .var "fifo_rx_re_q", 0 0;
v0x55f0e0a62370_0 .net "fifo_tx_data_o", 31 0, L_0x55f0e0b4fcb0;  alias, 1 drivers
L_0x7f59bbb3f888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a62430_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f59bbb3f888;  1 drivers
v0x55f0e0a598b0_0 .net "fifo_tx_we_o", 0 0, L_0x55f0e0b4fb50;  alias, 1 drivers
v0x55f0e0a59970_0 .net "hold_en_o", 0 0, L_0x55f0e0b52940;  alias, 1 drivers
v0x55f0e0a56e40_0 .net "incr_addr_o", 0 0, L_0x55f0e0b54db0;  alias, 1 drivers
v0x55f0e0a56ee0_0 .net "int_en_o", 4 0, L_0x55f0e0b551e0;  1 drivers
v0x55f0e0a595b0_0 .var "int_en_reg", 31 0;
v0x55f0e0a590a0_0 .var "int_stat_reg", 31 0;
v0x55f0e0a58ae0_0 .net "irq", 0 0, L_0x55f0e0b556d0;  alias, 1 drivers
v0x55f0e0a58ba0_0 .net "is_write_o", 0 0, L_0x55f0e0b54390;  alias, 1 drivers
v0x55f0e0a587e0_0 .net "lsb_first_o", 0 0, L_0x55f0e0b52630;  1 drivers
v0x55f0e0a58880_0 .net "mode_bits_o", 7 0, L_0x55f0e0b54640;  alias, 1 drivers
v0x55f0e0a88550_0 .net "mode_en_cfg_o", 0 0, L_0x55f0e0b540f0;  alias, 1 drivers
v0x55f0e0a885f0_0 .net "opcode_o", 7 0, L_0x55f0e0b545a0;  alias, 1 drivers
L_0x7f59bbb3f9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a8b4e0_0 .net "overrun_i", 0 0, L_0x7f59bbb3f9f0;  1 drivers
v0x55f0e0a8b580_0 .net "paddr", 11 0, v0x55f0e0766130_0;  alias, 1 drivers
v0x55f0e0a881b0_0 .net "pclk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0a898e0_0 .net "penable", 0 0, v0x55f0e0a1e0c0_0;  alias, 1 drivers
v0x55f0e0a89980_0 .var "prdata", 31 0;
v0x55f0e0aa5f00_0 .net "pready", 0 0, L_0x7f59bbb3f378;  alias, 1 drivers
v0x55f0e0aa5fa0_0 .net "presetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0aa5610_0 .net "psel", 0 0, v0x55f0e0a87140_0;  alias, 1 drivers
v0x55f0e0aa56b0_0 .var "pslverr", 0 0;
v0x55f0e0aa5120_0 .net "pstrb", 3 0, L_0x55f0e0b3f170;  alias, 1 drivers
L_0x7f59bbb3f3c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f0e0aa51c0_0 .net "pstrb_eff", 3 0, L_0x7f59bbb3f3c0;  1 drivers
v0x55f0e0aa3ad0_0 .net "pwdata", 31 0, v0x55f0e0a7dd30_0;  alias, 1 drivers
v0x55f0e0aa3b70_0 .net "pwrite", 0 0, v0x55f0e0a778a0_0;  alias, 1 drivers
v0x55f0e0a6d050_0 .net "quad_en_o", 0 0, L_0x55f0e0b52320;  alias, 1 drivers
v0x55f0e0a7e5a0_0 .net "read_phase", 0 0, L_0x55f0e0a1c010;  1 drivers
v0x55f0e0a7e640_0 .var "ro_addr", 0 0;
v0x55f0e0a78360_0 .net "rx_full_i", 0 0, L_0x55f0e0b56580;  alias, 1 drivers
v0x55f0e0a78400_0 .net "rx_level_i", 3 0, L_0x55f0e0b55e50;  1 drivers
v0x55f0e0a77bd0_0 .net "setup_phase", 0 0, L_0x55f0e0a1dbb0;  1 drivers
L_0x7f59bbb3f9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a77c70_0 .net "timeout_i", 0 0, L_0x7f59bbb3f9a8;  1 drivers
v0x55f0e0a72870_0 .net "tx_empty_i", 0 0, L_0x55f0e0b56280;  alias, 1 drivers
v0x55f0e0a72910_0 .net "tx_level_i", 3 0, L_0x55f0e0b55db0;  1 drivers
L_0x7f59bbb3fa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a70b20_0 .net "underrun_i", 0 0, L_0x7f59bbb3fa38;  1 drivers
v0x55f0e0a70bc0_0 .var "valid_addr", 0 0;
v0x55f0e0a6df80_0 .net "wp_en_o", 0 0, L_0x7f59bbb3f7f8;  alias, 1 drivers
v0x55f0e0a6e020_0 .net "wr_ok", 0 0, L_0x55f0e0b4f940;  1 drivers
v0x55f0e0a2f3e0_0 .net "write_phase", 0 0, L_0x55f0e0a1e350;  1 drivers
v0x55f0e0a2f4a0_0 .net "xip_active_i", 0 0, v0x55f0e0b2dfb0_0;  alias, 1 drivers
v0x55f0e0a28720_0 .net "xip_addr_bytes_o", 1 0, L_0x55f0e0b52fe0;  alias, 1 drivers
v0x55f0e0a2ef60_0 .var "xip_cfg_reg", 31 0;
v0x55f0e0a2eae0_0 .var "xip_cmd_reg", 31 0;
v0x55f0e0a2e660_0 .net "xip_cont_read_o", 0 0, L_0x55f0e0b53310;  alias, 1 drivers
v0x55f0e0a2e1e0_0 .net "xip_data_lanes_o", 1 0, L_0x55f0e0b53080;  alias, 1 drivers
v0x55f0e0a2e2a0_0 .net "xip_dummy_cycles_o", 3 0, L_0x55f0e0b53270;  alias, 1 drivers
v0x55f0e0a2dd60_0 .net "xip_en_o", 0 0, L_0x55f0e0b52150;  alias, 1 drivers
v0x55f0e0a2de20_0 .net "xip_mode_bits_o", 7 0, L_0x55f0e0b53ab0;  alias, 1 drivers
v0x55f0e0a2d8e0_0 .net "xip_mode_en_o", 0 0, L_0x55f0e0b535e0;  alias, 1 drivers
v0x55f0e0a2d980_0 .net "xip_read_op_o", 7 0, L_0x55f0e0b53840;  alias, 1 drivers
v0x55f0e0a2d460_0 .net "xip_write_en_o", 0 0, L_0x55f0e0b53680;  alias, 1 drivers
v0x55f0e0a2d520_0 .net "xip_write_op_o", 7 0, L_0x55f0e0b538e0;  alias, 1 drivers
E_0x55f0e05d7250/0 .event edge, v0x55f0e0a7e5a0_0, v0x55f0e0a70bc0_0, v0x55f0e0a49c60_0, v0x55f0e0a9d270_0;
E_0x55f0e05d7250/1 .event edge, v0x55f0e0a78400_0, v0x55f0e0a72910_0, v0x55f0e0aca1f0_0, v0x55f0e0a2f4a0_0;
E_0x55f0e05d7250/2 .event edge, v0x55f0e0a5e7b0_0, v0x55f0e0a9ac00_0, v0x55f0e0a595b0_0, v0x55f0e0a590a0_0;
E_0x55f0e05d7250/3 .event edge, v0x55f0e0ae63d0_0, v0x55f0e0a16cf0_0, v0x55f0e0a2ef60_0, v0x55f0e0a2eae0_0;
E_0x55f0e05d7250/4 .event edge, v0x55f0e0a5a400_0, v0x55f0e06fe560_0, v0x55f0e0a21580_0, v0x55f0e0a39ca0_0;
E_0x55f0e05d7250/5 .event edge, v0x55f0e0a6c3e0_0, v0x55f0e0a9b590_0, v0x55f0e0a9bf20_0, v0x55f0e0a9a280_0;
E_0x55f0e05d7250/6 .event edge, v0x55f0e0a97db0_0, v0x55f0e0a78360_0, v0x55f0e0a72870_0, v0x55f0e0a98670_0;
E_0x55f0e05d7250 .event/or E_0x55f0e05d7250/0, E_0x55f0e05d7250/1, E_0x55f0e05d7250/2, E_0x55f0e05d7250/3, E_0x55f0e05d7250/4, E_0x55f0e05d7250/5, E_0x55f0e05d7250/6;
E_0x55f0e0b22a50/0 .event edge, v0x55f0e0a2f3e0_0, v0x55f0e0a70bc0_0, v0x55f0e0a7e640_0, v0x55f0e0a49c60_0;
E_0x55f0e0b22a50/1 .event edge, v0x55f0e0aa51c0_0, v0x55f0e0a7dd30_0, v0x55f0e0aca1f0_0;
E_0x55f0e0b22a50 .event/or E_0x55f0e0b22a50/0, E_0x55f0e0b22a50/1;
E_0x55f0e07a9cd0 .event edge, v0x55f0e0a49c60_0;
L_0x55f0e0b4fa60 .cmp/eq 12, L_0x55f0e0b4f710, L_0x7f59bbb3f408;
L_0x55f0e0b4ff30 .cmp/eq 12, L_0x55f0e0b4f710, L_0x7f59bbb3f450;
L_0x55f0e0b501b0 .reduce/nor v0x55f0e0a978b0_0;
L_0x55f0e0b50340 .cmp/eq 12, L_0x55f0e0b4f710, L_0x7f59bbb3f720;
L_0x55f0e0b50530 .part L_0x7f59bbb3f3c0, 1, 1;
L_0x55f0e0b50730 .part v0x55f0e0a7dd30_0, 8, 1;
L_0x55f0e0b509c0 .cmp/eq 12, L_0x55f0e0b4f710, L_0x7f59bbb3f768;
L_0x55f0e0b50b20 .part L_0x7f59bbb3f3c0, 0, 1;
L_0x55f0e0b50920 .part v0x55f0e0a7dd30_0, 0, 1;
L_0x55f0e0b50dd0 .part v0x55f0e0a9d270_0, 0, 1;
L_0x55f0e0b50ed0 .functor MUXZ 1, L_0x55f0e0b50dd0, L_0x55f0e0b50920, L_0x55f0e0b50c10, C4<>;
L_0x55f0e0b51010 .cmp/eq 12, L_0x55f0e0b4f710, L_0x7f59bbb3f7b0;
L_0x55f0e0b51230 .part L_0x7f59bbb3f3c0, 0, 1;
L_0x55f0e0b514e0 .part v0x55f0e0a7dd30_0, 1, 1;
L_0x55f0e0b51600 .part v0x55f0e0a9d270_0, 1, 1;
L_0x55f0e0b516f0 .functor MUXZ 1, L_0x55f0e0b51600, L_0x55f0e0b514e0, L_0x55f0e0b51360, C4<>;
L_0x55f0e0b52060 .part v0x55f0e0a9d270_0, 0, 1;
L_0x55f0e0b52150 .part v0x55f0e0a9d270_0, 1, 1;
L_0x55f0e0b52320 .part v0x55f0e0a9d270_0, 2, 1;
L_0x55f0e0b523c0 .part v0x55f0e0a9d270_0, 3, 1;
L_0x55f0e0b52280 .part v0x55f0e0a9d270_0, 4, 1;
L_0x55f0e0b52630 .part v0x55f0e0a9d270_0, 5, 1;
L_0x55f0e0b528a0 .part v0x55f0e0a9d270_0, 6, 1;
L_0x55f0e0b52940 .part v0x55f0e0a9d270_0, 9, 1;
L_0x55f0e0b52ab0 .part v0x55f0e0ae63d0_0, 0, 3;
L_0x55f0e0b52b50 .part v0x55f0e0a16cf0_0, 0, 1;
L_0x55f0e0b52d60 .part v0x55f0e0a16cf0_0, 1, 2;
L_0x55f0e0b52e00 .part v0x55f0e0a16cf0_0, 3, 2;
L_0x55f0e0b52fe0 .part v0x55f0e0a2ef60_0, 0, 2;
L_0x55f0e0b53080 .part v0x55f0e0a2ef60_0, 2, 2;
L_0x55f0e0b53270 .part v0x55f0e0a2ef60_0, 4, 4;
L_0x55f0e0b53310 .part v0x55f0e0a2ef60_0, 8, 1;
L_0x55f0e0b535e0 .part v0x55f0e0a2ef60_0, 9, 1;
L_0x55f0e0b53680 .part v0x55f0e0a2ef60_0, 10, 1;
L_0x55f0e0b53840 .part v0x55f0e0a2eae0_0, 0, 8;
L_0x55f0e0b538e0 .part v0x55f0e0a2eae0_0, 8, 8;
L_0x55f0e0b53ab0 .part v0x55f0e0a2eae0_0, 16, 8;
L_0x55f0e0b53b50 .part v0x55f0e0a5a400_0, 0, 2;
L_0x55f0e0b53d30 .part v0x55f0e0a5a400_0, 2, 2;
L_0x55f0e0b53dd0 .part v0x55f0e0a5a400_0, 4, 2;
L_0x55f0e0b53fc0 .part v0x55f0e0a5a400_0, 6, 2;
L_0x55f0e0b540f0 .part v0x55f0e0a5a400_0, 13, 1;
L_0x55f0e0b542f0 .part v0x55f0e0a5a400_0, 8, 4;
L_0x55f0e0b54390 .part v0x55f0e0a5a400_0, 12, 1;
L_0x55f0e0b545a0 .part v0x55f0e06fe560_0, 0, 8;
L_0x55f0e0b54640 .part v0x55f0e06fe560_0, 8, 8;
L_0x55f0e0b54a40 .part v0x55f0e0a6c3e0_0, 0, 8;
L_0x55f0e0b54ae0 .part v0x55f0e0a9b590_0, 0, 4;
L_0x55f0e0b54d10 .part v0x55f0e0a9b590_0, 4, 1;
L_0x55f0e0b54db0 .part v0x55f0e0a9b590_0, 5, 1;
L_0x55f0e0b551e0 .part v0x55f0e0a595b0_0, 0, 5;
L_0x55f0e0b55280 .part v0x55f0e0a595b0_0, 0, 5;
L_0x55f0e0b55520 .part v0x55f0e0a590a0_0, 0, 5;
L_0x55f0e0b556d0 .reduce/or L_0x55f0e0b555c0;
S_0x55f0e0a8a610 .scope begin, "$unm_blk_38" "$unm_blk_38" 7 323, 7 323 0, S_0x55f0e0a8a230;
 .timescale 0 0;
v0x55f0e07d5b40_0 .var "next_ctrl", 31 0;
S_0x55f0e0a8a9f0 .scope function.vec4.s32, "apply_strb" "apply_strb" 7 242, 7 242 0, S_0x55f0e0a8a230;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55f0e0a8a9f0
v0x55f0e07d5fb0_0 .var "cur", 31 0;
v0x55f0e07d7e70_0 .var "data", 31 0;
TD_apb_master_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x55f0e0aa51c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0x55f0e07d7e70_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %load/vec4 v0x55f0e07d5fb0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %load/vec4 v0x55f0e0aa51c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %load/vec4 v0x55f0e07d7e70_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v0x55f0e07d5fb0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0aa51c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %load/vec4 v0x55f0e07d7e70_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %load/vec4 v0x55f0e07d5fb0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0aa51c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %load/vec4 v0x55f0e07d7e70_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %load/vec4 v0x55f0e07d5fb0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55f0e0a8add0 .scope module, "u_dma_engine" "dma_engine" 5 444, 8 16 0, S_0x55f0e0a99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55f0e070ac40 .param/l "ADDR_WIDTH" 0 8 17, +C4<00000000000000000000000000100000>;
P_0x55f0e070ac80 .param/l "LEVEL_WIDTH" 0 8 19, +C4<00000000000000000000000000000101>;
P_0x55f0e070acc0 .param/l "S_DONE" 1 8 219, C4<101>;
P_0x55f0e070ad00 .param/l "S_IDLE" 1 8 214, C4<000>;
P_0x55f0e070ad40 .param/l "S_RUN_RD" 1 8 216, C4<010>;
P_0x55f0e070ad80 .param/l "S_RUN_WR" 1 8 218, C4<100>;
P_0x55f0e070adc0 .param/l "S_WAIT_RD" 1 8 215, C4<001>;
P_0x55f0e070ae00 .param/l "S_WAIT_WR" 1 8 217, C4<011>;
P_0x55f0e070ae40 .param/l "TX_DEPTH_LEVEL" 1 8 104, C4<10000>;
P_0x55f0e070ae80 .param/l "TX_FIFO_DEPTH" 0 8 18, +C4<00000000000000000000000000010000>;
L_0x55f0e0b57f60 .functor AND 1, v0x55f0e0a66c90_0, L_0x55f0e0b5a250, C4<1>, C4<1>;
L_0x55f0e0b57fd0 .functor NOT 1, v0x55f0e0a65c50_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b58040 .functor AND 1, L_0x55f0e0b5a250, L_0x55f0e0b57fd0, C4<1>, C4<1>;
L_0x55f0e0b58c80 .functor NOT 1, v0x55f0e0b3deb0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b59440 .functor NOT 1, v0x55f0e0b3deb0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b595a0 .functor BUFZ 32, v0x55f0e0a428d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b59650 .functor BUFZ 1, v0x55f0e0a41250_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b59750 .functor BUFZ 1, v0x55f0e0a3e2b0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b598a0 .functor BUFZ 32, v0x55f0e0a3f3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b59960 .functor BUFZ 1, v0x55f0e0a3d030_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b59a60 .functor BUFZ 32, v0x55f0e0a3b4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b59b60 .functor BUFZ 1, v0x55f0e0a3b060_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b59cd0 .functor BUFZ 32, v0x55f0e0a6cc90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b59dd0 .functor BUFZ 1, v0x55f0e0a700d0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b59c60 .functor BUFZ 4, v0x55f0e0a6fff0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55f0e0b59fe0 .functor BUFZ 1, v0x55f0e0a3ac20_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5a170 .functor BUFZ 1, v0x55f0e0b1bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x7f59bbb3fba0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a3b880_0 .net/2u *"_ivl_0", 4 0, L_0x7f59bbb3fba0;  1 drivers
v0x55f0e0a80950_0 .net *"_ivl_10", 0 0, L_0x55f0e0b57fd0;  1 drivers
v0x55f0e0a80a30_0 .net *"_ivl_16", 29 0, L_0x55f0e0b58150;  1 drivers
L_0x7f59bbb3fc30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a805d0_0 .net *"_ivl_18", 1 0, L_0x7f59bbb3fc30;  1 drivers
L_0x7f59bbb3fc78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a806b0_0 .net/2u *"_ivl_20", 3 0, L_0x7f59bbb3fc78;  1 drivers
v0x55f0e0a80250_0 .net *"_ivl_22", 0 0, L_0x55f0e0b58330;  1 drivers
L_0x7f59bbb3fcc0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a802f0_0 .net/2u *"_ivl_24", 3 0, L_0x7f59bbb3fcc0;  1 drivers
v0x55f0e0a7fed0_0 .net *"_ivl_28", 31 0, L_0x55f0e0b585f0;  1 drivers
L_0x7f59bbb3fd08 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a7ffb0_0 .net *"_ivl_31", 27 0, L_0x7f59bbb3fd08;  1 drivers
v0x55f0e0a7fb50_0 .net *"_ivl_35", 3 0, L_0x55f0e0b588c0;  1 drivers
L_0x7f59bbb3fd50 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a7fc30_0 .net/2u *"_ivl_38", 27 0, L_0x7f59bbb3fd50;  1 drivers
L_0x7f59bbb3fbe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a7f7d0_0 .net/2u *"_ivl_4", 4 0, L_0x7f59bbb3fbe8;  1 drivers
v0x55f0e0a7f8b0_0 .net *"_ivl_40", 31 0, L_0x55f0e0b58a50;  1 drivers
v0x55f0e0a7f450_0 .net *"_ivl_44", 29 0, L_0x55f0e0b58b90;  1 drivers
L_0x7f59bbb3fd98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a7f530_0 .net *"_ivl_46", 1 0, L_0x7f59bbb3fd98;  1 drivers
L_0x7f59bbb3fde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a7f0d0_0 .net/2u *"_ivl_48", 0 0, L_0x7f59bbb3fde0;  1 drivers
L_0x7f59bbb3fe28 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a7f1b0_0 .net/2u *"_ivl_52", 4 0, L_0x7f59bbb3fe28;  1 drivers
v0x55f0e0a42270_0 .net *"_ivl_54", 4 0, L_0x55f0e0b58fa0;  1 drivers
v0x55f0e0a42350_0 .var "addr_r", 31 0;
v0x55f0e0a41e90_0 .net "araddr_o", 31 0, L_0x55f0e0b595a0;  alias, 1 drivers
v0x55f0e0a41f50_0 .net "araddr_w", 31 0, v0x55f0e0a428d0_0;  1 drivers
v0x55f0e0a407e0_0 .net "arready_i", 0 0, v0x55f0e0b3a240_0;  alias, 1 drivers
v0x55f0e0a408b0_0 .net "arvalid_o", 0 0, L_0x55f0e0b59650;  alias, 1 drivers
v0x55f0e0a40490_0 .net "arvalid_w", 0 0, v0x55f0e0a41250_0;  1 drivers
v0x55f0e0a40560_0 .net "awaddr_o", 31 0, L_0x55f0e0b59a60;  alias, 1 drivers
v0x55f0e0a36e70_0 .net "awaddr_w", 31 0, v0x55f0e0a3b4a0_0;  1 drivers
v0x55f0e0a36f40_0 .net "awready_i", 0 0, v0x55f0e0b3a5f0_0;  alias, 1 drivers
v0x55f0e0a644c0_0 .net "awvalid_o", 0 0, L_0x55f0e0b59b60;  alias, 1 drivers
v0x55f0e0a64560_0 .net "awvalid_w", 0 0, v0x55f0e0a3b060_0;  1 drivers
v0x55f0e0a640e0_0 .var "axi_err_o", 0 0;
v0x55f0e0a64180_0 .net "beats_level", 4 0, L_0x55f0e0b58e30;  1 drivers
v0x55f0e0a63d00_0 .net "beats_w", 3 0, L_0x55f0e0b58960;  1 drivers
v0x55f0e0a63da0_0 .net "bready_o", 0 0, L_0x55f0e0b59fe0;  alias, 1 drivers
v0x55f0e0a67390_0 .net "bready_w", 0 0, v0x55f0e0a3ac20_0;  1 drivers
v0x55f0e0a67460_0 .net "bresp_i", 1 0, v0x55f0e0b3a870_0;  alias, 1 drivers
v0x55f0e0a66fb0_0 .var "burst_len_r", 31 0;
v0x55f0e0a67090_0 .net "burst_size_i", 3 0, L_0x55f0e0b54ae0;  alias, 1 drivers
v0x55f0e0a639b0_0 .var "burst_size_r", 3 0;
v0x55f0e0a63a70_0 .net "burst_words_w", 3 0, L_0x55f0e0b58420;  1 drivers
v0x55f0e0a66bd0_0 .net "busy_o", 0 0, L_0x55f0e0b57f60;  alias, 1 drivers
v0x55f0e0a66c90_0 .var "busy_r", 0 0;
v0x55f0e0a667f0_0 .net "bvalid_i", 0 0, v0x55f0e0b3a930_0;  alias, 1 drivers
v0x55f0e0a66890_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0a66410_0 .net "data_out_w", 31 0, v0x55f0e0a3f3c0_0;  1 drivers
v0x55f0e0a664e0_0 .net "dma_addr_i", 31 0, L_0x55f0e0b54ff0;  alias, 1 drivers
v0x55f0e0a66030_0 .net "dma_dir_i", 0 0, L_0x55f0e0b54d10;  alias, 1 drivers
v0x55f0e0a66100_0 .var "dma_done_set_o", 0 0;
v0x55f0e0a65c50_0 .var "dma_en_d", 0 0;
v0x55f0e0a65cf0_0 .net "dma_en_i", 0 0, L_0x55f0e0b5a250;  1 drivers
v0x55f0e0a65870_0 .net "dma_len_i", 31 0, L_0x55f0e0b55060;  alias, 1 drivers
v0x55f0e0a65940_0 .net "fifo_rx_data_i", 31 0, L_0x55f0e0b567f0;  alias, 1 drivers
v0x55f0e0a65490_0 .net "fifo_rx_re_o", 0 0, L_0x55f0e0b5a170;  alias, 1 drivers
v0x55f0e0a65530_0 .net "fifo_tx_data_o", 31 0, L_0x55f0e0b598a0;  alias, 1 drivers
v0x55f0e0a650b0_0 .net "fifo_tx_we_o", 0 0, L_0x55f0e0b59960;  alias, 1 drivers
v0x55f0e0a65150_0 .net "incr_addr_i", 0 0, L_0x55f0e0b54db0;  alias, 1 drivers
v0x55f0e0a1ff00_0 .var "incr_addr_r", 0 0;
v0x55f0e0a1ffa0_0 .net "len_w", 31 0, L_0x55f0e0b58cf0;  1 drivers
v0x55f0e0ae7520_0 .net "rd_done", 0 0, v0x55f0e0a3ea70_0;  1 drivers
v0x55f0e0ae75f0_0 .net "rd_en_w", 0 0, v0x55f0e0b1bdf0_0;  1 drivers
v0x55f0e0aea5b0_0 .var "rd_start", 0 0;
v0x55f0e0aea680_0 .net "rdata_i", 31 0, v0x55f0e0b3ad90_0;  alias, 1 drivers
v0x55f0e0ae9450_0 .var "rem_bytes_r", 31 0;
v0x55f0e0ae94f0_0 .net "rem_lt_burst", 0 0, L_0x55f0e0b58730;  1 drivers
v0x55f0e0ae82f0_0 .net "rem_words_w", 31 0, L_0x55f0e0b581f0;  1 drivers
v0x55f0e0ae83d0_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0a878c0_0 .net "rready_o", 0 0, L_0x55f0e0b59750;  alias, 1 drivers
v0x55f0e0a87960_0 .net "rready_w", 0 0, v0x55f0e0a3e2b0_0;  1 drivers
v0x55f0e0a57130_0 .net "rresp_i", 1 0, v0x55f0e0b3afe0_0;  alias, 1 drivers
v0x55f0e0a571f0_0 .net "rvalid_i", 0 0, v0x55f0e0b3b0f0_0;  alias, 1 drivers
v0x55f0e0a62fa0_0 .net "rx_data_ok", 0 0, L_0x55f0e0b59260;  1 drivers
v0x55f0e0a63040_0 .net "rx_empty", 0 0, L_0x55f0e0b57e20;  1 drivers
v0x55f0e0a59bb0_0 .net "rx_level_i", 4 0, L_0x55f0e0b56860;  alias, 1 drivers
v0x55f0e0a59c70_0 .net "start_pulse", 0 0, L_0x55f0e0b58040;  1 drivers
v0x55f0e0a593e0_0 .var "state", 2 0;
v0x55f0e0a594c0_0 .net "tx_full", 0 0, L_0x55f0e0b57ce0;  1 drivers
v0x55f0e0a9f550_0 .net "tx_level_i", 4 0, L_0x55f0e0b56480;  alias, 1 drivers
v0x55f0e0a9f5f0_0 .net "tx_space_ok", 0 0, L_0x55f0e0b590e0;  1 drivers
v0x55f0e0a9e9a0_0 .net "wdata_o", 31 0, L_0x55f0e0b59cd0;  alias, 1 drivers
v0x55f0e0a9ea80_0 .net "wdata_w", 31 0, v0x55f0e0a6cc90_0;  1 drivers
v0x55f0e0aab2a0_0 .net "wr_done", 0 0, v0x55f0e0a29350_0;  1 drivers
v0x55f0e0aab370_0 .net "wr_en_w", 0 0, v0x55f0e0a3d030_0;  1 drivers
v0x55f0e0aaa530_0 .var "wr_start", 0 0;
v0x55f0e0aaa600_0 .net "wready_i", 0 0, v0x55f0e0b3b380_0;  alias, 1 drivers
v0x55f0e0aa93d0_0 .net "wstrb_o", 3 0, L_0x55f0e0b59c60;  alias, 1 drivers
v0x55f0e0aa9470_0 .net "wstrb_w", 3 0, v0x55f0e0a6fff0_0;  1 drivers
v0x55f0e0aa8270_0 .net "wvalid_o", 0 0, L_0x55f0e0b59dd0;  alias, 1 drivers
v0x55f0e0aa8310_0 .net "wvalid_w", 0 0, v0x55f0e0a700d0_0;  1 drivers
L_0x55f0e0b57ce0 .cmp/eq 5, L_0x55f0e0b56480, L_0x7f59bbb3fba0;
L_0x55f0e0b57e20 .cmp/eq 5, L_0x55f0e0b56860, L_0x7f59bbb3fbe8;
L_0x55f0e0b58150 .part v0x55f0e0ae9450_0, 2, 30;
L_0x55f0e0b581f0 .concat [ 30 2 0 0], L_0x55f0e0b58150, L_0x7f59bbb3fc30;
L_0x55f0e0b58330 .cmp/eq 4, v0x55f0e0a639b0_0, L_0x7f59bbb3fc78;
L_0x55f0e0b58420 .functor MUXZ 4, v0x55f0e0a639b0_0, L_0x7f59bbb3fcc0, L_0x55f0e0b58330, C4<>;
L_0x55f0e0b585f0 .concat [ 4 28 0 0], L_0x55f0e0b58420, L_0x7f59bbb3fd08;
L_0x55f0e0b58730 .cmp/gt 32, L_0x55f0e0b585f0, L_0x55f0e0b581f0;
L_0x55f0e0b588c0 .part L_0x55f0e0b581f0, 0, 4;
L_0x55f0e0b58960 .functor MUXZ 4, L_0x55f0e0b58420, L_0x55f0e0b588c0, L_0x55f0e0b58730, C4<>;
L_0x55f0e0b58a50 .concat [ 4 28 0 0], L_0x55f0e0b58960, L_0x7f59bbb3fd50;
L_0x55f0e0b58b90 .part L_0x55f0e0b58a50, 0, 30;
L_0x55f0e0b58cf0 .concat [ 2 30 0 0], L_0x7f59bbb3fd98, L_0x55f0e0b58b90;
L_0x55f0e0b58e30 .concat [ 4 1 0 0], L_0x55f0e0b58960, L_0x7f59bbb3fde0;
L_0x55f0e0b58fa0 .arith/sub 5, L_0x7f59bbb3fe28, L_0x55f0e0b58e30;
L_0x55f0e0b590e0 .cmp/ge 5, L_0x55f0e0b58fa0, L_0x55f0e0b56480;
L_0x55f0e0b59260 .cmp/ge 5, L_0x55f0e0b56860, L_0x55f0e0b58e30;
L_0x55f0e0b59300 .part v0x55f0e0a66fb0_0, 0, 16;
L_0x55f0e0b594b0 .part v0x55f0e0a66fb0_0, 0, 16;
S_0x55f0e0a8b1b0 .scope module, "u_axi_read_block" "axi_read_block" 8 156, 8 338 0, S_0x55f0e0a8add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55f0e0adf980 .param/l "ADDR" 1 8 360, C4<01>;
P_0x55f0e0adf9c0 .param/l "DATA" 1 8 360, C4<10>;
P_0x55f0e0adfa00 .param/l "IDLE" 1 8 360, C4<00>;
P_0x55f0e0adfa40 .param/l "RESP" 1 8 360, C4<11>;
v0x55f0e0a2d070_0 .net "addr", 31 0, v0x55f0e0a42350_0;  1 drivers
v0x55f0e0a282e0_0 .var "addr_reg", 31 0;
v0x55f0e0a428d0_0 .var "araddr", 31 0;
v0x55f0e0a42990_0 .net "arready", 0 0, v0x55f0e0b3a240_0;  alias, 1 drivers
v0x55f0e0a41250_0 .var "arvalid", 0 0;
v0x55f0e0a40db0_0 .var "arvalid_r", 0 0;
v0x55f0e0a40e70_0 .var "busy", 0 0;
v0x55f0e0a3fd10_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0a3fdb0_0 .var "count", 15 0;
v0x55f0e0a3f3c0_0 .var "data_out", 31 0;
v0x55f0e0a3ea70_0 .var "done", 0 0;
v0x55f0e0a3eb30_0 .net "full", 0 0, L_0x55f0e0b57ce0;  alias, 1 drivers
v0x55f0e0a3e630_0 .net "rdata", 31 0, v0x55f0e0b3ad90_0;  alias, 1 drivers
v0x55f0e0a3e1f0_0 .net "reset", 0 0, L_0x55f0e0b58c80;  1 drivers
v0x55f0e0a3e2b0_0 .var "rready", 0 0;
v0x55f0e0a3dd50_0 .net "rvalid", 0 0, v0x55f0e0b3b0f0_0;  alias, 1 drivers
v0x55f0e0a3ddf0_0 .net "start", 0 0, v0x55f0e0aea5b0_0;  1 drivers
v0x55f0e0a3d910_0 .var "state", 1 0;
v0x55f0e0a3d4d0_0 .net "transfer_size", 15 0, L_0x55f0e0b59300;  1 drivers
v0x55f0e0a3d030_0 .var "wr_en", 0 0;
S_0x55f0e0a89640 .scope module, "u_axi_write_block" "axi_write_block" 8 175, 8 431 0, S_0x55f0e0a8add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55f0e0a3bcc0 .param/l "ADDR" 1 8 460, C4<01>;
P_0x55f0e0a3bd00 .param/l "DATA" 1 8 460, C4<10>;
P_0x55f0e0a3bd40 .param/l "IDLE" 1 8 460, C4<00>;
P_0x55f0e0a3bd80 .param/l "RESP" 1 8 460, C4<11>;
v0x55f0e0a3b920_0 .net "addr", 31 0, v0x55f0e0a42350_0;  alias, 1 drivers
v0x55f0e0a3b3e0_0 .var "addr_reg", 31 0;
v0x55f0e0a3b4a0_0 .var "awaddr", 31 0;
v0x55f0e0a3afa0_0 .net "awready", 0 0, v0x55f0e0b3a5f0_0;  alias, 1 drivers
v0x55f0e0a3b060_0 .var "awvalid", 0 0;
v0x55f0e0a3ab60_0 .var "awvalid_r", 0 0;
v0x55f0e0a3ac20_0 .var "bready", 0 0;
v0x55f0e0a3a5f0_0 .var "busy", 0 0;
v0x55f0e0a3a690_0 .net "bvalid", 0 0, v0x55f0e0b3a930_0;  alias, 1 drivers
v0x55f0e0a3a150_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0a3a1f0_0 .var "count", 15 0;
v0x55f0e0a29290_0 .net "data_in", 31 0, L_0x55f0e0b567f0;  alias, 1 drivers
v0x55f0e0a29350_0 .var "done", 0 0;
v0x55f0e09b5970_0 .net "empty", 0 0, L_0x55f0e0b57e20;  alias, 1 drivers
v0x55f0e09b5a30_0 .var "have_word", 0 0;
v0x55f0e0b1bd30_0 .var "hold_bready", 0 0;
v0x55f0e0b1bdf0_0 .var "rd_en", 0 0;
v0x55f0e0adf540_0 .var "rd_pending", 0 0;
v0x55f0e0adf600_0 .net "reset", 0 0, L_0x55f0e0b59440;  1 drivers
v0x55f0e0a5f0d0_0 .net "start", 0 0, v0x55f0e0aaa530_0;  1 drivers
v0x55f0e0a5f190_0 .var "state", 1 0;
v0x55f0e0a6cbd0_0 .net "transfer_size", 15 0, L_0x55f0e0b594b0;  1 drivers
v0x55f0e0a6cc90_0 .var "wdata", 31 0;
v0x55f0e0a732a0_0 .var "word_q", 31 0;
v0x55f0e0a73380_0 .net "wready", 0 0, v0x55f0e0b3b380_0;  alias, 1 drivers
v0x55f0e0a6fff0_0 .var "wstrb", 3 0;
v0x55f0e0a700d0_0 .var "wvalid", 0 0;
v0x55f0e0a80cd0_0 .var "wvalid_r", 0 0;
S_0x55f0e0a81050 .scope module, "u_fifo_rx" "fifo_rx" 5 360, 9 2 0, S_0x55f0e0a99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55f0e0b22180 .param/l "DEPTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x55f0e0b221c0 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x55f0e0b567f0 .functor BUFZ 32, v0x55f0e0a6f480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b56860 .functor BUFZ 5, v0x55f0e0aa4370_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f59bbb3fb10 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0aa71f0_0 .net/2u *"_ivl_0", 4 0, L_0x7f59bbb3fb10;  1 drivers
L_0x7f59bbb3fb58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0aa4bc0_0 .net/2u *"_ivl_4", 4 0, L_0x7f59bbb3fb58;  1 drivers
v0x55f0e0aa4ca0_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0aa4370_0 .var "count", 4 0;
v0x55f0e0aa4410_0 .net "empty_o", 0 0, L_0x55f0e0b566b0;  alias, 1 drivers
v0x55f0e0aa3550_0 .net "full_o", 0 0, L_0x55f0e0b56580;  alias, 1 drivers
v0x55f0e0aa35f0_0 .net "level_o", 4 0, L_0x55f0e0b56860;  alias, 1 drivers
v0x55f0e0a716e0 .array "mem", 15 0, 31 0;
v0x55f0e0a71780_0 .net "rd_data_o", 31 0, L_0x55f0e0b567f0;  alias, 1 drivers
v0x55f0e0a6f480_0 .var "rd_data_r", 31 0;
v0x55f0e0a6f560_0 .net "rd_en_i", 0 0, L_0x55f0e0b569d0;  1 drivers
v0x55f0e0a6d880_0 .var "rd_ptr", 3 0;
v0x55f0e0a6d960_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0a33310_0 .net "wr_data_i", 31 0, v0x55f0e0b29810_0;  alias, 1 drivers
v0x55f0e0a333d0_0 .net "wr_en_i", 0 0, v0x55f0e0b29950_0;  alias, 1 drivers
v0x55f0e0a31090_0 .var "wr_ptr", 3 0;
L_0x55f0e0b56580 .cmp/eq 5, v0x55f0e0aa4370_0, L_0x7f59bbb3fb10;
L_0x55f0e0b566b0 .cmp/eq 5, v0x55f0e0aa4370_0, L_0x7f59bbb3fb58;
S_0x55f0e0a5f870 .scope module, "u_fifo_tx" "fifo_tx" 5 342, 10 2 0, S_0x55f0e0a99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55f0e0a21af0 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000010000>;
P_0x55f0e0a21b30 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x55f0e0b56480 .functor BUFZ 5, v0x55f0e0a27df0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f59bbb3fa80 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a2b360_0 .net/2u *"_ivl_0", 4 0, L_0x7f59bbb3fa80;  1 drivers
L_0x7f59bbb3fac8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a2a800_0 .net/2u *"_ivl_4", 4 0, L_0x7f59bbb3fac8;  1 drivers
v0x55f0e0a2a8e0_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0a27df0_0 .var "count", 4 0;
v0x55f0e0a27e90_0 .net "empty_o", 0 0, L_0x55f0e0b56280;  alias, 1 drivers
v0x55f0e0a416f0_0 .net "full_o", 0 0, L_0x55f0e0b56140;  alias, 1 drivers
v0x55f0e0a41790_0 .net "level_o", 4 0, L_0x55f0e0b56480;  alias, 1 drivers
v0x55f0e0a3f800 .array "mem", 15 0, 31 0;
v0x55f0e0a3f8a0_0 .net "rd_data_o", 31 0, v0x55f0e0a3eeb0_0;  alias, 1 drivers
v0x55f0e0a3eeb0_0 .var "rd_data_r", 31 0;
v0x55f0e0a3ef70_0 .net "rd_en_i", 0 0, L_0x55f0e0b5d950;  alias, 1 drivers
v0x55f0e0a3ca90_0 .var "rd_ptr", 3 0;
v0x55f0e0a3cb50_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0a3c580_0 .net "wr_data_i", 31 0, L_0x55f0e0b56000;  alias, 1 drivers
v0x55f0e0a3c660_0 .net "wr_en_i", 0 0, L_0x55f0e0b55ef0;  alias, 1 drivers
v0x55f0e0a3c100_0 .var "wr_ptr", 3 0;
L_0x55f0e0b56140 .cmp/eq 5, v0x55f0e0a27df0_0, L_0x7f59bbb3fa80;
L_0x55f0e0b56280 .cmp/eq 5, v0x55f0e0a27df0_0, L_0x7f59bbb3fac8;
S_0x55f0e0a5f580 .scope module, "u_qspi_fsm" "qspi_fsm" 5 581, 11 7 0, S_0x55f0e0a99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55f0e0a1e720 .param/l "ADDR_BIT" 1 11 229, C4<0011>;
P_0x55f0e0a1e760 .param/l "ADDR_WIDTH" 0 11 8, +C4<00000000000000000000000000100000>;
P_0x55f0e0a1e7a0 .param/l "CMD_BIT" 1 11 228, C4<0010>;
P_0x55f0e0a1e7e0 .param/l "CS_DELAY_SHIFT" 1 11 256, +C4<00000000000000000000000000000100>;
P_0x55f0e0a1e820 .param/l "CS_DONE" 1 11 234, C4<1000>;
P_0x55f0e0a1e860 .param/l "CS_HOLD" 1 11 233, C4<0111>;
P_0x55f0e0a1e8a0 .param/l "CS_SETUP" 1 11 227, C4<0001>;
P_0x55f0e0a1e8e0 .param/l "DATA_BIT" 1 11 232, C4<0110>;
P_0x55f0e0a1e920 .param/l "DUMMY_BIT" 1 11 231, C4<0101>;
P_0x55f0e0a1e960 .param/l "ERASE" 1 11 235, C4<1001>;
P_0x55f0e0a1e9a0 .param/l "IDLE" 1 11 226, C4<0000>;
P_0x55f0e0a1e9e0 .param/l "MODE_BIT" 1 11 230, C4<0100>;
P_0x55f0e0a1ea20 .param/l "POST_WRITE_HOLD_CYCLES" 1 11 252, +C4<00000000000000000000000001000000>;
P_0x55f0e0a1ea60 .param/l "RD_SETUP" 1 11 237, C4<1011>;
P_0x55f0e0a1eaa0 .param/l "WR_SETUP" 1 11 236, C4<1010>;
L_0x55f0e0b5e220 .functor XNOR 1, v0x55f0e0b29ef0_0, L_0x55f0e0b5c570, C4<0>, C4<0>;
L_0x55f0e0b5e320 .functor AND 1, v0x55f0e0b29c70_0, L_0x55f0e0b5e220, C4<1>, C4<1>;
L_0x55f0e0b5e390 .functor XOR 1, v0x55f0e0b29ef0_0, L_0x55f0e0b5c570, C4<0>, C4<0>;
L_0x55f0e0b5e450 .functor AND 1, v0x55f0e0b29c70_0, L_0x55f0e0b5e390, C4<1>, C4<1>;
L_0x55f0e0b5e7d0 .functor BUFZ 1, L_0x55f0e0b5e560, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5ed00 .functor AND 1, L_0x55f0e0b5fb20, L_0x55f0e0b5fce0, C4<1>, C4<1>;
L_0x55f0e0b60090 .functor OR 1, L_0x55f0e0b5ed00, L_0x55f0e0b5fe70, C4<0>, C4<0>;
L_0x55f0e0b605a0 .functor AND 1, L_0x55f0e0b60280, L_0x55f0e0b60460, C4<1>, C4<1>;
L_0x55f0e0b608a0 .functor AND 1, L_0x55f0e0b605a0, L_0x55f0e0b60700, C4<1>, C4<1>;
L_0x55f0e0b60aa0 .functor AND 1, L_0x55f0e0b608a0, L_0x55f0e0b609b0, C4<1>, C4<1>;
L_0x55f0e0b60d60 .functor AND 1, L_0x55f0e0b60aa0, L_0x55f0e0b60bb0, C4<1>, C4<1>;
L_0x55f0e0b60e70 .functor AND 1, L_0x55f0e0b60d60, L_0x55f0e0b5e7d0, C4<1>, C4<1>;
L_0x55f0e0b61180 .functor AND 1, L_0x55f0e0b60e70, L_0x55f0e0b61360, C4<1>, C4<1>;
L_0x55f0e0b61710 .functor AND 1, L_0x55f0e0b61180, L_0x55f0e0b61540, C4<1>, C4<1>;
L_0x55f0e0b60f80 .functor AND 1, L_0x55f0e0b61820, L_0x55f0e0b5e7d0, C4<1>, C4<1>;
L_0x55f0e0b61cc0 .functor AND 1, L_0x55f0e0b60f80, L_0x55f0e0b61dd0, C4<1>, C4<1>;
L_0x55f0e0b62270 .functor AND 1, L_0x55f0e0b61cc0, L_0x55f0e0b62140, C4<1>, C4<1>;
L_0x55f0e0b625c0 .functor AND 1, L_0x55f0e0b62270, L_0x55f0e0b62330, C4<1>, C4<1>;
L_0x55f0e0b62810 .functor AND 1, L_0x55f0e0b625c0, L_0x55f0e0b62770, C4<1>, C4<1>;
L_0x55f0e0b62bc0 .functor AND 1, L_0x55f0e0b62810, L_0x55f0e0b62920, C4<1>, C4<1>;
L_0x55f0e0b62d30 .functor OR 1, L_0x55f0e0b61710, L_0x55f0e0b62bc0, C4<0>, C4<0>;
L_0x55f0e0b62e90 .functor AND 1, L_0x55f0e0b626d0, L_0x55f0e0b5e7d0, C4<1>, C4<1>;
L_0x55f0e0b63360 .functor AND 1, L_0x55f0e0b62e90, L_0x55f0e0b63420, C4<1>, C4<1>;
L_0x55f0e0b63880 .functor AND 1, L_0x55f0e0b63360, L_0x55f0e0b63790, C4<1>, C4<1>;
L_0x55f0e0b63cf0 .functor AND 1, L_0x55f0e0b63880, L_0x55f0e0b63a60, C4<1>, C4<1>;
L_0x55f0e0b63ea0 .functor AND 1, L_0x55f0e0b63cf0, L_0x55f0e0b63e00, C4<1>, C4<1>;
L_0x55f0e0b64090 .functor OR 1, L_0x55f0e0b62d30, L_0x55f0e0b63ea0, C4<0>, C4<0>;
L_0x55f0e0b64440 .functor AND 1, L_0x55f0e0b641a0, L_0x55f0e0b5e7d0, C4<1>, C4<1>;
L_0x55f0e0b646e0 .functor AND 1, L_0x55f0e0b64440, L_0x55f0e0b645f0, C4<1>, C4<1>;
L_0x55f0e0b64aa0 .functor AND 1, L_0x55f0e0b646e0, L_0x55f0e0b647f0, C4<1>, C4<1>;
L_0x55f0e0b64d50 .functor AND 1, L_0x55f0e0b64aa0, L_0x55f0e0b64cb0, C4<1>, C4<1>;
L_0x55f0e0b64e60 .functor OR 1, L_0x55f0e0b64090, L_0x55f0e0b64d50, C4<0>, C4<0>;
L_0x55f0e0b65510 .functor AND 1, L_0x55f0e0b65080, L_0x55f0e0b657f0, C4<1>, C4<1>;
L_0x55f0e0b65a70 .functor AND 1, L_0x55f0e0b65510, L_0x55f0e0b65d20, C4<1>, C4<1>;
L_0x55f0e0b66270 .functor AND 1, L_0x55f0e0b65a70, L_0x55f0e0b65fd0, C4<1>, C4<1>;
L_0x55f0e0b66380 .functor OR 1, L_0x55f0e0b64e60, L_0x55f0e0b66270, C4<0>, C4<0>;
L_0x55f0e0b65eb0 .functor AND 1, L_0x55f0e0b601e0, L_0x55f0e0b66380, C4<1>, C4<1>;
L_0x7f59bbb401d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a38880_0 .net/2u *"_ivl_0", 1 0, L_0x7f59bbb401d0;  1 drivers
L_0x7f59bbb402a8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a38980_0 .net/2u *"_ivl_10", 5 0, L_0x7f59bbb402a8;  1 drivers
L_0x7f59bbb404e8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a38370_0 .net/2u *"_ivl_100", 5 0, L_0x7f59bbb404e8;  1 drivers
v0x55f0e0a38410_0 .net *"_ivl_102", 0 0, L_0x55f0e0b60460;  1 drivers
v0x55f0e0a37e60_0 .net *"_ivl_105", 0 0, L_0x55f0e0b605a0;  1 drivers
v0x55f0e0a37950_0 .net *"_ivl_107", 0 0, L_0x55f0e0b60700;  1 drivers
v0x55f0e0a37a10_0 .net *"_ivl_109", 0 0, L_0x55f0e0b608a0;  1 drivers
L_0x7f59bbb40530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a37440_0 .net/2u *"_ivl_110", 3 0, L_0x7f59bbb40530;  1 drivers
v0x55f0e0a37500_0 .net *"_ivl_112", 0 0, L_0x55f0e0b609b0;  1 drivers
v0x55f0e0a368c0_0 .net *"_ivl_115", 0 0, L_0x55f0e0b60aa0;  1 drivers
L_0x7f59bbb40578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a36960_0 .net/2u *"_ivl_116", 31 0, L_0x7f59bbb40578;  1 drivers
v0x55f0e0a35550_0 .net *"_ivl_118", 0 0, L_0x55f0e0b60bb0;  1 drivers
L_0x7f59bbb402f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a355f0_0 .net/2u *"_ivl_12", 5 0, L_0x7f59bbb402f0;  1 drivers
v0x55f0e0a28e90_0 .net *"_ivl_121", 0 0, L_0x55f0e0b60d60;  1 drivers
v0x55f0e0a28f30_0 .net *"_ivl_123", 0 0, L_0x55f0e0b60e70;  1 drivers
L_0x7f59bbb405c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a8e9c0_0 .net/2u *"_ivl_124", 2 0, L_0x7f59bbb405c0;  1 drivers
v0x55f0e0a8eaa0_0 .net *"_ivl_126", 5 0, L_0x55f0e0b60ff0;  1 drivers
v0x55f0e0a8d360_0 .net *"_ivl_128", 5 0, L_0x55f0e0b610e0;  1 drivers
L_0x7f59bbb40608 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a8d420_0 .net/2u *"_ivl_130", 5 0, L_0x7f59bbb40608;  1 drivers
v0x55f0e0aad7e0_0 .net *"_ivl_132", 0 0, L_0x55f0e0b61360;  1 drivers
v0x55f0e0aad8a0_0 .net *"_ivl_135", 0 0, L_0x55f0e0b61180;  1 drivers
v0x55f0e0ac2870_0 .net *"_ivl_137", 0 0, L_0x55f0e0b61540;  1 drivers
v0x55f0e0ac2930_0 .net *"_ivl_139", 0 0, L_0x55f0e0b61710;  1 drivers
v0x55f0e0a5b5e0_0 .net *"_ivl_14", 5 0, L_0x55f0e0b5e040;  1 drivers
L_0x7f59bbb40650 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a5b6c0_0 .net/2u *"_ivl_140", 3 0, L_0x7f59bbb40650;  1 drivers
v0x55f0e0a2cc80_0 .net *"_ivl_142", 0 0, L_0x55f0e0b61820;  1 drivers
v0x55f0e0a2cd40_0 .net *"_ivl_145", 0 0, L_0x55f0e0b60f80;  1 drivers
L_0x7f59bbb40698 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0a43740_0 .net/2u *"_ivl_146", 2 0, L_0x7f59bbb40698;  1 drivers
v0x55f0e0a43820_0 .net *"_ivl_148", 5 0, L_0x55f0e0b619a0;  1 drivers
v0x55f0e065c360_0 .net *"_ivl_150", 5 0, L_0x55f0e0b61c20;  1 drivers
v0x55f0e065c440_0 .net *"_ivl_152", 0 0, L_0x55f0e0b61dd0;  1 drivers
v0x55f0e065c500_0 .net *"_ivl_155", 0 0, L_0x55f0e0b61cc0;  1 drivers
v0x55f0e065c5c0_0 .net *"_ivl_157", 0 0, L_0x55f0e0b62140;  1 drivers
v0x55f0e065c680_0 .net *"_ivl_159", 0 0, L_0x55f0e0b62270;  1 drivers
L_0x7f59bbb406e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f0e065c740_0 .net/2u *"_ivl_160", 3 0, L_0x7f59bbb406e0;  1 drivers
v0x55f0e0652180_0 .net *"_ivl_162", 0 0, L_0x55f0e0b62330;  1 drivers
v0x55f0e0652220_0 .net *"_ivl_165", 0 0, L_0x55f0e0b625c0;  1 drivers
L_0x7f59bbb40728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e06522e0_0 .net/2u *"_ivl_166", 31 0, L_0x7f59bbb40728;  1 drivers
v0x55f0e06523c0_0 .net *"_ivl_168", 0 0, L_0x55f0e0b62770;  1 drivers
v0x55f0e0652480_0 .net *"_ivl_171", 0 0, L_0x55f0e0b62810;  1 drivers
v0x55f0e0652540_0 .net *"_ivl_173", 0 0, L_0x55f0e0b62920;  1 drivers
v0x55f0e0771100_0 .net *"_ivl_175", 0 0, L_0x55f0e0b62bc0;  1 drivers
v0x55f0e07711c0_0 .net *"_ivl_177", 0 0, L_0x55f0e0b62d30;  1 drivers
L_0x7f59bbb40770 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55f0e0771280_0 .net/2u *"_ivl_178", 3 0, L_0x7f59bbb40770;  1 drivers
v0x55f0e0771360_0 .net *"_ivl_180", 0 0, L_0x55f0e0b626d0;  1 drivers
v0x55f0e0771420_0 .net *"_ivl_183", 0 0, L_0x55f0e0b62e90;  1 drivers
L_0x7f59bbb407b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f0e07714e0_0 .net/2u *"_ivl_184", 2 0, L_0x7f59bbb407b8;  1 drivers
v0x55f0e071c0a0_0 .net *"_ivl_186", 5 0, L_0x55f0e0b630a0;  1 drivers
v0x55f0e071c180_0 .net *"_ivl_188", 5 0, L_0x55f0e0b632c0;  1 drivers
L_0x7f59bbb40800 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f0e071c260_0 .net/2u *"_ivl_190", 5 0, L_0x7f59bbb40800;  1 drivers
v0x55f0e071c340_0 .net *"_ivl_192", 0 0, L_0x55f0e0b63420;  1 drivers
v0x55f0e071c400_0 .net *"_ivl_195", 0 0, L_0x55f0e0b63360;  1 drivers
L_0x7f59bbb40848 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f0e071c4c0_0 .net/2u *"_ivl_196", 3 0, L_0x7f59bbb40848;  1 drivers
v0x55f0e0666550_0 .net *"_ivl_198", 0 0, L_0x55f0e0b63790;  1 drivers
v0x55f0e0666610_0 .net *"_ivl_2", 0 0, L_0x55f0e0b5d3f0;  1 drivers
v0x55f0e06666d0_0 .net *"_ivl_20", 0 0, L_0x55f0e0b5e220;  1 drivers
v0x55f0e0666790_0 .net *"_ivl_201", 0 0, L_0x55f0e0b63880;  1 drivers
L_0x7f59bbb40890 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0666850_0 .net/2u *"_ivl_202", 31 0, L_0x7f59bbb40890;  1 drivers
v0x55f0e0666930_0 .net *"_ivl_204", 0 0, L_0x55f0e0b63a60;  1 drivers
v0x55f0e06ba580_0 .net *"_ivl_207", 0 0, L_0x55f0e0b63cf0;  1 drivers
v0x55f0e06ba620_0 .net *"_ivl_209", 0 0, L_0x55f0e0b63e00;  1 drivers
v0x55f0e06ba6e0_0 .net *"_ivl_211", 0 0, L_0x55f0e0b63ea0;  1 drivers
v0x55f0e06ba7a0_0 .net *"_ivl_213", 0 0, L_0x55f0e0b64090;  1 drivers
L_0x7f59bbb408d8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55f0e06ba860_0 .net/2u *"_ivl_214", 3 0, L_0x7f59bbb408d8;  1 drivers
v0x55f0e06ba940_0 .net *"_ivl_216", 0 0, L_0x55f0e0b641a0;  1 drivers
v0x55f0e07d2800_0 .net *"_ivl_219", 0 0, L_0x55f0e0b64440;  1 drivers
L_0x7f59bbb40920 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b24b40_0 .net/2u *"_ivl_220", 3 0, L_0x7f59bbb40920;  1 drivers
v0x55f0e0b24be0_0 .net *"_ivl_222", 0 0, L_0x55f0e0b645f0;  1 drivers
v0x55f0e0b24c80_0 .net *"_ivl_225", 0 0, L_0x55f0e0b646e0;  1 drivers
L_0x7f59bbb40968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b24d20_0 .net/2u *"_ivl_226", 31 0, L_0x7f59bbb40968;  1 drivers
v0x55f0e0b24dc0_0 .net *"_ivl_228", 0 0, L_0x55f0e0b647f0;  1 drivers
v0x55f0e0b24e60_0 .net *"_ivl_231", 0 0, L_0x55f0e0b64aa0;  1 drivers
v0x55f0e0b24f00_0 .net *"_ivl_233", 0 0, L_0x55f0e0b64cb0;  1 drivers
v0x55f0e0b24fa0_0 .net *"_ivl_235", 0 0, L_0x55f0e0b64d50;  1 drivers
v0x55f0e0b25040_0 .net *"_ivl_237", 0 0, L_0x55f0e0b64e60;  1 drivers
L_0x7f59bbb409b0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b250e0_0 .net/2u *"_ivl_238", 3 0, L_0x7f59bbb409b0;  1 drivers
v0x55f0e0b25180_0 .net *"_ivl_24", 0 0, L_0x55f0e0b5e390;  1 drivers
v0x55f0e0b25220_0 .net *"_ivl_240", 0 0, L_0x55f0e0b65080;  1 drivers
L_0x7f59bbb409f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b252c0_0 .net/2u *"_ivl_242", 2 0, L_0x7f59bbb409f8;  1 drivers
v0x55f0e0b25360_0 .net *"_ivl_244", 5 0, L_0x55f0e0b65340;  1 drivers
v0x55f0e0b25400_0 .net *"_ivl_246", 5 0, L_0x55f0e0b65470;  1 drivers
L_0x7f59bbb40a40 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b254a0_0 .net/2u *"_ivl_248", 5 0, L_0x7f59bbb40a40;  1 drivers
v0x55f0e0b25540_0 .net *"_ivl_250", 0 0, L_0x55f0e0b657f0;  1 drivers
v0x55f0e0b255e0_0 .net *"_ivl_253", 0 0, L_0x55f0e0b65510;  1 drivers
L_0x7f59bbb40a88 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b25680_0 .net/2u *"_ivl_254", 31 0, L_0x7f59bbb40a88;  1 drivers
v0x55f0e0b25720_0 .net *"_ivl_256", 31 0, L_0x55f0e0b659d0;  1 drivers
v0x55f0e0b257c0_0 .net *"_ivl_258", 0 0, L_0x55f0e0b65d20;  1 drivers
v0x55f0e0b25860_0 .net *"_ivl_261", 0 0, L_0x55f0e0b65a70;  1 drivers
v0x55f0e0b25900_0 .net *"_ivl_263", 0 0, L_0x55f0e0b65fd0;  1 drivers
v0x55f0e0b259a0_0 .net *"_ivl_265", 0 0, L_0x55f0e0b66270;  1 drivers
v0x55f0e0b25a40_0 .net *"_ivl_267", 0 0, L_0x55f0e0b66380;  1 drivers
v0x55f0e0b25ae0_0 .net *"_ivl_37", 0 0, L_0x55f0e0b5e930;  1 drivers
v0x55f0e0b25b80_0 .net *"_ivl_39", 0 0, L_0x55f0e0b5e9d0;  1 drivers
L_0x7f59bbb40218 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b25c20_0 .net/2u *"_ivl_4", 5 0, L_0x7f59bbb40218;  1 drivers
o0x7f59bbb8fd58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b25cc0_0 name=_ivl_40
v0x55f0e0b25d60_0 .net *"_ivl_45", 0 0, L_0x55f0e0b5ec10;  1 drivers
v0x55f0e0b25e00_0 .net *"_ivl_47", 0 0, L_0x55f0e0b5ed70;  1 drivers
o0x7f59bbb8fde8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b25ea0_0 name=_ivl_48
v0x55f0e0b25f40_0 .net *"_ivl_53", 0 0, L_0x55f0e0b5f070;  1 drivers
v0x55f0e0b25fe0_0 .net *"_ivl_55", 0 0, L_0x55f0e0b5f110;  1 drivers
o0x7f59bbb8fe78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b26080_0 name=_ivl_56
L_0x7f59bbb40260 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b26120_0 .net/2u *"_ivl_6", 1 0, L_0x7f59bbb40260;  1 drivers
v0x55f0e0b261c0_0 .net *"_ivl_61", 0 0, L_0x55f0e0b5f3d0;  1 drivers
v0x55f0e0b26260_0 .net *"_ivl_63", 0 0, L_0x55f0e0b5f5a0;  1 drivers
o0x7f59bbb8ff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b26300_0 name=_ivl_64
L_0x7f59bbb40338 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b263a0_0 .net/2u *"_ivl_68", 5 0, L_0x7f59bbb40338;  1 drivers
v0x55f0e0b26440_0 .net *"_ivl_70", 7 0, L_0x55f0e0b5f500;  1 drivers
v0x55f0e0b264e0_0 .net *"_ivl_74", 3 0, L_0x55f0e0b5f830;  1 drivers
L_0x7f59bbb40380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b26580_0 .net *"_ivl_76", 3 0, L_0x7f59bbb40380;  1 drivers
L_0x7f59bbb403c8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b26620_0 .net/2u *"_ivl_78", 3 0, L_0x7f59bbb403c8;  1 drivers
v0x55f0e0b266c0_0 .net *"_ivl_8", 0 0, L_0x55f0e0b5df10;  1 drivers
v0x55f0e0b26760_0 .net *"_ivl_80", 0 0, L_0x55f0e0b5fb20;  1 drivers
L_0x7f59bbb40410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b26800_0 .net/2u *"_ivl_82", 7 0, L_0x7f59bbb40410;  1 drivers
v0x55f0e0b268a0_0 .net *"_ivl_84", 0 0, L_0x55f0e0b5fce0;  1 drivers
v0x55f0e0b26940_0 .net *"_ivl_87", 0 0, L_0x55f0e0b5ed00;  1 drivers
L_0x7f59bbb40458 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b269e0_0 .net/2u *"_ivl_88", 3 0, L_0x7f59bbb40458;  1 drivers
v0x55f0e0b26a80_0 .net *"_ivl_90", 0 0, L_0x55f0e0b5fe70;  1 drivers
v0x55f0e0b26b20_0 .net *"_ivl_95", 0 0, L_0x55f0e0b601e0;  1 drivers
L_0x7f59bbb404a0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b26bc0_0 .net/2u *"_ivl_96", 3 0, L_0x7f59bbb404a0;  1 drivers
v0x55f0e0b26c60_0 .net *"_ivl_98", 0 0, L_0x55f0e0b60280;  1 drivers
v0x55f0e0b26d00_0 .net "addr", 31 0, L_0x55f0e0b5c7f0;  alias, 1 drivers
v0x55f0e0b26da0_0 .net "addr_bits", 5 0, L_0x55f0e0b5e0e0;  1 drivers
v0x55f0e0b26e40_0 .net "addr_bytes_sel", 1 0, L_0x55f0e0b5be20;  alias, 1 drivers
v0x55f0e0b26ee0_0 .var "addr_lanes_eff", 2 0;
v0x55f0e0b26f80_0 .net "addr_lanes_sel", 1 0, L_0x55f0e0b5bb60;  alias, 1 drivers
v0x55f0e0b27020_0 .var "bit_cnt", 5 0;
v0x55f0e0b270c0_0 .var "bit_cnt_n", 5 0;
v0x55f0e0b27160_0 .net "bit_tick", 0 0, L_0x55f0e0b5e7d0;  1 drivers
v0x55f0e0b27200_0 .var "byte_cnt", 31 0;
v0x55f0e0b27ab0_0 .var "byte_cnt_n", 31 0;
v0x55f0e0b27b50_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0b27bf0_0 .net "clk_div", 31 0, L_0x55f0e0b5ccb0;  alias, 1 drivers
v0x55f0e0b27c90_0 .var "cmd_lanes_eff", 2 0;
v0x55f0e0b27d30_0 .net "cmd_lanes_sel", 1 0, L_0x55f0e0b5b460;  alias, 1 drivers
v0x55f0e0b27dd0_0 .net "cmd_opcode", 7 0, L_0x55f0e0b5c4d0;  alias, 1 drivers
v0x55f0e0b27e70_0 .net "cpha", 0 0, L_0x55f0e0b5cf60;  alias, 1 drivers
v0x55f0e0b27f10_0 .net "cpol", 0 0, L_0x55f0e0b5c570;  alias, 1 drivers
v0x55f0e0b27fb0_0 .net "cs_auto", 0 0, L_0x55f0e0b5c2d0;  alias, 1 drivers
v0x55f0e0b28050_0 .var "cs_cnt", 7 0;
v0x55f0e0b280f0_0 .var "cs_cnt_n", 7 0;
v0x55f0e0b28190_0 .net "cs_delay", 1 0, L_0x55f0e0b5ba20;  alias, 1 drivers
v0x55f0e0b28230_0 .net "cs_delay_cycles", 7 0, L_0x55f0e0b5f9e0;  1 drivers
v0x55f0e0b282d0_0 .var "cs_n", 0 0;
v0x55f0e0b28370_0 .var "cs_n_n", 0 0;
v0x55f0e0b28410_0 .var "data_lanes_eff", 2 0;
v0x55f0e0b284b0_0 .net "data_lanes_sel", 1 0, L_0x55f0e0b5bca0;  alias, 1 drivers
v0x55f0e0b28550_0 .net "dir", 0 0, L_0x55f0e0b5c170;  alias, 1 drivers
v0x55f0e0b285f0_0 .net "done", 0 0, L_0x55f0e0b60090;  alias, 1 drivers
v0x55f0e0b28690_0 .var "dummy_cnt", 3 0;
v0x55f0e0b28730_0 .var "dummy_cnt_n", 3 0;
v0x55f0e0b287d0_0 .net "dummy_cycles", 3 0, L_0x55f0e0b5c040;  alias, 1 drivers
v0x55f0e0b28870_0 .var "in_bits", 3 0;
v0x55f0e0b28910_0 .net8 "io0", 0 0, p0x7f59bbb907d8;  1 drivers, strength-aware
v0x55f0e0b289b0_0 .net8 "io1", 0 0, p0x7f59bbb90808;  1 drivers, strength-aware
v0x55f0e0b28a50_0 .net8 "io2", 0 0, p0x7f59bbb90838;  1 drivers, strength-aware
v0x55f0e0b28af0_0 .net8 "io3", 0 0, p0x7f59bbb90868;  1 drivers, strength-aware
v0x55f0e0b28b90_0 .net "io_di", 3 0, L_0x55f0e0b5e840;  1 drivers
v0x55f0e0b28c30_0 .var "io_oe", 3 0;
v0x55f0e0b28cd0_0 .var "io_oe_n", 3 0;
v0x55f0e0b28d70_0 .var "is_write_cmd", 0 0;
v0x55f0e0b28e10_0 .var "is_write_cmd_n", 0 0;
v0x55f0e0b28eb0_0 .var "lanes", 2 0;
v0x55f0e0b28f50_0 .var "lanes_n", 2 0;
v0x55f0e0b28ff0_0 .net "leading_edge", 0 0, L_0x55f0e0b5e320;  1 drivers
v0x55f0e0b29090_0 .net "len_bytes", 31 0, L_0x55f0e0b5c960;  alias, 1 drivers
v0x55f0e0b29130_0 .net "mode_bits", 7 0, L_0x55f0e0b5c6c0;  alias, 1 drivers
v0x55f0e0b291d0_0 .net "mode_en", 0 0, L_0x55f0e0b5bec0;  alias, 1 drivers
v0x55f0e0b29270_0 .var "out_bits", 3 0;
v0x55f0e0b29310_0 .var "post_hold_write", 0 0;
v0x55f0e0b293b0_0 .var "post_hold_write_n", 0 0;
v0x55f0e0b29450_0 .net "quad_en", 0 0, L_0x55f0e0b5c210;  alias, 1 drivers
v0x55f0e0b294f0_0 .var "rd_warmup", 0 0;
v0x55f0e0b29590_0 .var "rd_warmup_cnt", 3 0;
v0x55f0e0b29630_0 .var "rd_warmup_cnt_n", 3 0;
v0x55f0e0b296d0_0 .var "rd_warmup_n", 0 0;
v0x55f0e0b29770_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0b29810_0 .var "rx_data_fifo", 31 0;
v0x55f0e0b298b0_0 .net "rx_full", 0 0, L_0x55f0e0b56580;  alias, 1 drivers
v0x55f0e0b29950_0 .var "rx_wen", 0 0;
v0x55f0e0b299f0_0 .net "sample_pulse", 0 0, L_0x55f0e0b5e560;  1 drivers
v0x55f0e0b29a90_0 .net "sclk", 0 0, L_0x55f0e0b5e180;  alias, 1 drivers
v0x55f0e0b29b30_0 .var "sclk_armed", 0 0;
v0x55f0e0b29bd0_0 .var "sclk_cnt", 31 0;
v0x55f0e0b29c70_0 .var "sclk_edge", 0 0;
v0x55f0e0b29d10_0 .var "sclk_en", 0 0;
v0x55f0e0b29db0_0 .var "sclk_en_n", 0 0;
v0x55f0e0b29e50_0 .var "sclk_q", 0 0;
v0x55f0e0b29ef0_0 .var "sclk_q_prev", 0 0;
v0x55f0e0b29f90_0 .net "shift_pulse", 0 0, L_0x55f0e0b5e6a0;  1 drivers
v0x55f0e0b2a030_0 .var "shreg", 31 0;
v0x55f0e0b2a0d0_0 .var "shreg_n", 31 0;
v0x55f0e0b2a170_0 .net "start", 0 0, L_0x55f0e0b5b8c0;  alias, 1 drivers
v0x55f0e0b2a210_0 .var "state", 3 0;
v0x55f0e0b2a2b0_0 .var "state_n", 3 0;
v0x55f0e0b2a350_0 .net "trailing_edge", 0 0, L_0x55f0e0b5e450;  1 drivers
v0x55f0e0b2a3f0_0 .net "tx_data_fifo", 31 0, L_0x55f0e0b5d020;  alias, 1 drivers
v0x55f0e0b2a490_0 .net "tx_empty", 0 0, L_0x55f0e0b5d160;  alias, 1 drivers
v0x55f0e0b2a530_0 .net "tx_ren", 0 0, L_0x55f0e0b65eb0;  alias, 1 drivers
v0x55f0e0b2a5d0_0 .net "xip_cont_read", 0 0, L_0x55f0e0b5c3e0;  alias, 1 drivers
E_0x55f0e07e3f30/0 .event edge, v0x55f0e0b2a210_0, v0x55f0e0b28eb0_0, v0x55f0e0b2a030_0, v0x55f0e0b27020_0;
E_0x55f0e07e3f30/1 .event edge, v0x55f0e0b27200_0, v0x55f0e0b28690_0, v0x55f0e0b282d0_0, v0x55f0e0b28050_0;
E_0x55f0e07e3f30/2 .event edge, v0x55f0e0b28d70_0, v0x55f0e0b29310_0, v0x55f0e0b294f0_0, v0x55f0e0b29590_0;
E_0x55f0e07e3f30/3 .event edge, v0x55f0e0b2a170_0, v0x55f0e0b27c90_0, v0x55f0e0b27dd0_0, v0x55f0e0b28190_0;
E_0x55f0e07e3f30/4 .event edge, v0x55f0e0b28550_0, v0x55f0e0b299f0_0, v0x55f0e0b27160_0, v0x55f0e0b270c0_0;
E_0x55f0e07e3f30/5 .event edge, v0x55f0e0b26da0_0, v0x55f0e0b26ee0_0, v0x55f0e0b26e40_0, v0x55f0e0b26d00_0;
E_0x55f0e07e3f30/6 .event edge, v0x55f0e0b291d0_0, v0x55f0e0b28410_0, v0x55f0e0b29130_0, v0x55f0e0b287d0_0;
E_0x55f0e07e3f30/7 .event edge, v0x55f0e0b29090_0, v0x55f0e0b28230_0, v0x55f0e0b29f90_0, v0x55f0e0b2a3f0_0;
E_0x55f0e07e3f30/8 .event edge, v0x55f0e0b28870_0, v0x55f0e0a78360_0, v0x55f0e0b2a0d0_0, v0x55f0e0b27ab0_0;
E_0x55f0e07e3f30/9 .event edge, v0x55f0e0b2a5d0_0, v0x55f0e0b27fb0_0, v0x55f0e0b2a490_0;
E_0x55f0e07e3f30 .event/or E_0x55f0e07e3f30/0, E_0x55f0e07e3f30/1, E_0x55f0e07e3f30/2, E_0x55f0e07e3f30/3, E_0x55f0e07e3f30/4, E_0x55f0e07e3f30/5, E_0x55f0e07e3f30/6, E_0x55f0e07e3f30/7, E_0x55f0e07e3f30/8, E_0x55f0e07e3f30/9;
E_0x55f0e06dc7a0 .event edge, v0x55f0e0b28eb0_0, v0x55f0e0b2a030_0, v0x55f0e0b28b90_0;
E_0x55f0e07f4050/0 .event edge, v0x55f0e0b27dd0_0, v0x55f0e0b29450_0, v0x55f0e0b27d30_0, v0x55f0e0b26f80_0;
E_0x55f0e07f4050/1 .event edge, v0x55f0e0b284b0_0;
E_0x55f0e07f4050 .event/or E_0x55f0e07f4050/0, E_0x55f0e07f4050/1;
L_0x55f0e0b5d3f0 .cmp/eq 2, L_0x55f0e0b5be20, L_0x7f59bbb401d0;
L_0x55f0e0b5df10 .cmp/eq 2, L_0x55f0e0b5be20, L_0x7f59bbb40260;
L_0x55f0e0b5e040 .functor MUXZ 6, L_0x7f59bbb402f0, L_0x7f59bbb402a8, L_0x55f0e0b5df10, C4<>;
L_0x55f0e0b5e0e0 .functor MUXZ 6, L_0x55f0e0b5e040, L_0x7f59bbb40218, L_0x55f0e0b5d3f0, C4<>;
L_0x55f0e0b5e180 .functor MUXZ 1, L_0x55f0e0b5c570, v0x55f0e0b29e50_0, v0x55f0e0b29d10_0, C4<>;
L_0x55f0e0b5e560 .functor MUXZ 1, L_0x55f0e0b5e320, L_0x55f0e0b5e450, L_0x55f0e0b5cf60, C4<>;
L_0x55f0e0b5e6a0 .functor MUXZ 1, L_0x55f0e0b5e450, L_0x55f0e0b5e320, L_0x55f0e0b5cf60, C4<>;
L_0x55f0e0b5e840 .concat [ 1 1 1 1], p0x7f59bbb907d8, p0x7f59bbb90808, p0x7f59bbb90838, p0x7f59bbb90868;
L_0x55f0e0b5e930 .part v0x55f0e0b28c30_0, 0, 1;
L_0x55f0e0b5e9d0 .part v0x55f0e0b29270_0, 0, 1;
L_0x55f0e0b5ead0 .functor MUXZ 1, o0x7f59bbb8fd58, L_0x55f0e0b5e9d0, L_0x55f0e0b5e930, C4<>;
L_0x55f0e0b5ec10 .part v0x55f0e0b28c30_0, 1, 1;
L_0x55f0e0b5ed70 .part v0x55f0e0b29270_0, 1, 1;
L_0x55f0e0b5ee60 .functor MUXZ 1, o0x7f59bbb8fde8, L_0x55f0e0b5ed70, L_0x55f0e0b5ec10, C4<>;
L_0x55f0e0b5f070 .part v0x55f0e0b28c30_0, 2, 1;
L_0x55f0e0b5f110 .part v0x55f0e0b29270_0, 2, 1;
L_0x55f0e0b5f240 .functor MUXZ 1, o0x7f59bbb8fe78, L_0x55f0e0b5f110, L_0x55f0e0b5f070, C4<>;
L_0x55f0e0b5f3d0 .part v0x55f0e0b28c30_0, 3, 1;
L_0x55f0e0b5f5a0 .part v0x55f0e0b29270_0, 3, 1;
L_0x55f0e0b5f640 .functor MUXZ 1, o0x7f59bbb8ff38, L_0x55f0e0b5f5a0, L_0x55f0e0b5f3d0, C4<>;
L_0x55f0e0b5f500 .concat [ 2 6 0 0], L_0x55f0e0b5ba20, L_0x7f59bbb40338;
L_0x55f0e0b5f830 .part L_0x55f0e0b5f500, 0, 4;
L_0x55f0e0b5f9e0 .concat [ 4 4 0 0], L_0x7f59bbb40380, L_0x55f0e0b5f830;
L_0x55f0e0b5fb20 .cmp/eq 4, v0x55f0e0b2a210_0, L_0x7f59bbb403c8;
L_0x55f0e0b5fce0 .cmp/eq 8, v0x55f0e0b28050_0, L_0x7f59bbb40410;
L_0x55f0e0b5fe70 .cmp/eq 4, v0x55f0e0b2a210_0, L_0x7f59bbb40458;
L_0x55f0e0b601e0 .reduce/nor L_0x55f0e0b5c170;
L_0x55f0e0b60280 .cmp/eq 4, v0x55f0e0b2a210_0, L_0x7f59bbb404a0;
L_0x55f0e0b60460 .cmp/eq 6, L_0x55f0e0b5e0e0, L_0x7f59bbb404e8;
L_0x55f0e0b60700 .reduce/nor L_0x55f0e0b5bec0;
L_0x55f0e0b609b0 .cmp/eq 4, L_0x55f0e0b5c040, L_0x7f59bbb40530;
L_0x55f0e0b60bb0 .cmp/ne 32, L_0x55f0e0b5c960, L_0x7f59bbb40578;
L_0x55f0e0b60ff0 .concat [ 3 3 0 0], v0x55f0e0b28eb0_0, L_0x7f59bbb405c0;
L_0x55f0e0b610e0 .arith/sum 6, v0x55f0e0b27020_0, L_0x55f0e0b60ff0;
L_0x55f0e0b61360 .cmp/ge 6, L_0x55f0e0b610e0, L_0x7f59bbb40608;
L_0x55f0e0b61540 .reduce/nor L_0x55f0e0b5d160;
L_0x55f0e0b61820 .cmp/eq 4, v0x55f0e0b2a210_0, L_0x7f59bbb40650;
L_0x55f0e0b619a0 .concat [ 3 3 0 0], v0x55f0e0b28eb0_0, L_0x7f59bbb40698;
L_0x55f0e0b61c20 .arith/sum 6, v0x55f0e0b27020_0, L_0x55f0e0b619a0;
L_0x55f0e0b61dd0 .cmp/ge 6, L_0x55f0e0b61c20, L_0x55f0e0b5e0e0;
L_0x55f0e0b62140 .reduce/nor L_0x55f0e0b5bec0;
L_0x55f0e0b62330 .cmp/eq 4, L_0x55f0e0b5c040, L_0x7f59bbb406e0;
L_0x55f0e0b62770 .cmp/ne 32, L_0x55f0e0b5c960, L_0x7f59bbb40728;
L_0x55f0e0b62920 .reduce/nor L_0x55f0e0b5d160;
L_0x55f0e0b626d0 .cmp/eq 4, v0x55f0e0b2a210_0, L_0x7f59bbb40770;
L_0x55f0e0b630a0 .concat [ 3 3 0 0], v0x55f0e0b28eb0_0, L_0x7f59bbb407b8;
L_0x55f0e0b632c0 .arith/sum 6, v0x55f0e0b27020_0, L_0x55f0e0b630a0;
L_0x55f0e0b63420 .cmp/ge 6, L_0x55f0e0b632c0, L_0x7f59bbb40800;
L_0x55f0e0b63790 .cmp/eq 4, L_0x55f0e0b5c040, L_0x7f59bbb40848;
L_0x55f0e0b63a60 .cmp/ne 32, L_0x55f0e0b5c960, L_0x7f59bbb40890;
L_0x55f0e0b63e00 .reduce/nor L_0x55f0e0b5d160;
L_0x55f0e0b641a0 .cmp/eq 4, v0x55f0e0b2a210_0, L_0x7f59bbb408d8;
L_0x55f0e0b645f0 .cmp/eq 4, v0x55f0e0b28690_0, L_0x7f59bbb40920;
L_0x55f0e0b647f0 .cmp/ne 32, L_0x55f0e0b5c960, L_0x7f59bbb40968;
L_0x55f0e0b64cb0 .reduce/nor L_0x55f0e0b5d160;
L_0x55f0e0b65080 .cmp/eq 4, v0x55f0e0b2a210_0, L_0x7f59bbb409b0;
L_0x55f0e0b65340 .concat [ 3 3 0 0], v0x55f0e0b28eb0_0, L_0x7f59bbb409f8;
L_0x55f0e0b65470 .arith/sum 6, v0x55f0e0b27020_0, L_0x55f0e0b65340;
L_0x55f0e0b657f0 .cmp/ge 6, L_0x55f0e0b65470, L_0x7f59bbb40a40;
L_0x55f0e0b659d0 .arith/sum 32, v0x55f0e0b27200_0, L_0x7f59bbb40a88;
L_0x55f0e0b65d20 .cmp/gt 32, L_0x55f0e0b5c960, L_0x55f0e0b659d0;
L_0x55f0e0b65fd0 .reduce/nor L_0x55f0e0b5d160;
S_0x55f0e0a5bc70 .scope function.vec4.s3, "lane_decode" "lane_decode" 11 63, 11 63 0, S_0x55f0e0a5f580;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55f0e0a5bc70
v0x55f0e0a398b0_0 .var "sel", 1 0;
TD_apb_master_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x55f0e0a398b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %load/vec4 v0x55f0e0b29450_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_6.19;
T_6.16 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_6.19;
T_6.17 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %end;
S_0x55f0e0a5b980 .scope function.vec4.s4, "lane_mask" "lane_mask" 11 74, 11 74 0, S_0x55f0e0a5f580;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55f0e0a5b980
v0x55f0e0a393a0_0 .var "lanes", 2 0;
TD_apb_master_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x55f0e0a393a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_7.26;
T_7.22 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_7.26;
T_7.23 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_7.26;
T_7.24 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_7.26;
T_7.26 ;
    %pop/vec4 1;
    %end;
S_0x55f0e0aa5ac0 .scope function.vec4.s8, "rev8" "rev8" 11 185, 11 185 0, S_0x55f0e0a5f580;
 .timescale 0 0;
v0x55f0e0a38d90_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x55f0e0aa5ac0
TD_apb_master_tb.dut.u_qspi_fsm.rev8 ;
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a38d90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x55f0e0a89260 .scope module, "u_xip_engine" "xip_engine" 5 486, 12 18 0, S_0x55f0e0a99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x55f0e0b2a670 .param/l "ADDR_WIDTH" 0 12 19, +C4<00000000000000000000000000100000>;
P_0x55f0e0b2a6b0 .param/l "S_IDLE" 1 12 136, C4<000>;
P_0x55f0e0b2a6f0 .param/l "S_RD_CAP" 1 12 142, C4<110>;
P_0x55f0e0b2a730 .param/l "S_RD_POP" 1 12 138, C4<010>;
P_0x55f0e0b2a770 .param/l "S_RD_RESP" 1 12 139, C4<011>;
P_0x55f0e0b2a7b0 .param/l "S_RD_WAIT" 1 12 137, C4<001>;
P_0x55f0e0b2a7f0 .param/l "S_RD_WAIT2" 1 12 143, C4<111>;
P_0x55f0e0b2a830 .param/l "S_WR_RESP" 1 12 141, C4<101>;
P_0x55f0e0b2a870 .param/l "S_WR_WAIT" 1 12 140, C4<100>;
L_0x55f0e0b5a3c0 .functor BUFZ 2, v0x55f0e0b2ca70_0, C4<00>, C4<00>, C4<00>;
L_0x55f0e0b5a430 .functor BUFZ 2, v0x55f0e0b2b4c0_0, C4<00>, C4<00>, C4<00>;
L_0x55f0e0b5a4a0 .functor BUFZ 1, v0x55f0e0b2d1f0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5a540 .functor BUFZ 4, v0x55f0e0b2ccf0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55f0e0b5a5b0 .functor NOT 1, v0x55f0e0b2ced0_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5a620 .functor BUFZ 1, v0x55f0e0b2d510_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5a690 .functor BUFZ 1, v0x55f0e0b2c930_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5a7b0 .functor BUFZ 1, v0x55f0e0b2e230_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5a880 .functor BUFZ 8, v0x55f0e0b2d330_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f0e0b5a9b0 .functor BUFZ 8, v0x55f0e0b2d0b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f0e0b5aa80 .functor BUFZ 32, v0x55f0e0b2b6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b5abf0 .functor BUFZ 32, v0x55f0e0b2c250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0e0b5acc0 .functor BUFZ 1, v0x55f0e0b2c750_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5ab50 .functor BUFZ 1, v0x55f0e0b2c570_0, C4<0>, C4<0>, C4<0>;
L_0x55f0e0b5af40 .functor AND 1, L_0x55f0e0b5ae40, L_0x55f0e0b52150, C4<1>, C4<1>;
L_0x55f0e0b5b170 .functor AND 1, L_0x55f0e0b5af40, L_0x55f0e0b5b040, C4<1>, C4<1>;
L_0x55f0e0b5b3a0 .functor AND 1, L_0x55f0e0b5b260, L_0x55f0e0b52150, C4<1>, C4<1>;
L_0x55f0e0b5b500 .functor AND 1, L_0x55f0e0b5b3a0, L_0x55f0e0b53680, C4<1>, C4<1>;
L_0x55f0e0b5b690 .functor AND 1, L_0x55f0e0b5b500, L_0x55f0e0b5b5c0, C4<1>, C4<1>;
L_0x55f0e0b5b800 .functor BUFZ 1, L_0x55f0e0b5b690, C4<0>, C4<0>, C4<0>;
L_0x7f59bbb3ff48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2ae80_0 .net/2u *"_ivl_36", 2 0, L_0x7f59bbb3ff48;  1 drivers
v0x55f0e0b2af20_0 .net *"_ivl_38", 0 0, L_0x55f0e0b5ae40;  1 drivers
v0x55f0e0b2afc0_0 .net *"_ivl_41", 0 0, L_0x55f0e0b5af40;  1 drivers
v0x55f0e0b2b060_0 .net *"_ivl_43", 0 0, L_0x55f0e0b5b040;  1 drivers
L_0x7f59bbb3ff90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2b100_0 .net/2u *"_ivl_46", 2 0, L_0x7f59bbb3ff90;  1 drivers
v0x55f0e0b2b1a0_0 .net *"_ivl_48", 0 0, L_0x55f0e0b5b260;  1 drivers
v0x55f0e0b2b240_0 .net *"_ivl_51", 0 0, L_0x55f0e0b5b3a0;  1 drivers
v0x55f0e0b2b2e0_0 .net *"_ivl_53", 0 0, L_0x55f0e0b5b500;  1 drivers
v0x55f0e0b2b380_0 .net *"_ivl_55", 0 0, L_0x55f0e0b5b5c0;  1 drivers
v0x55f0e0b2b420_0 .net "addr_bytes_o", 1 0, L_0x55f0e0b5a430;  1 drivers
v0x55f0e0b2b4c0_0 .var "addr_bytes_r", 1 0;
L_0x7f59bbb3feb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2b560_0 .net "addr_lanes_o", 1 0, L_0x7f59bbb3feb8;  1 drivers
v0x55f0e0b2b600_0 .net "addr_o", 31 0, L_0x55f0e0b5aa80;  1 drivers
v0x55f0e0b2b6a0_0 .var "addr_r", 31 0;
v0x55f0e0b2b740_0 .net "ar_ready_w", 0 0, L_0x55f0e0b5b170;  1 drivers
v0x55f0e0b2b7e0_0 .net "araddr_i", 31 0, L_0x7f59bbb3f258;  alias, 1 drivers
v0x55f0e0b2b880_0 .var "arready_o", 0 0;
v0x55f0e0b2ba30_0 .net "arvalid_i", 0 0, L_0x7f59bbb3f2a0;  alias, 1 drivers
v0x55f0e0b2bad0_0 .net "aw_ready_w", 0 0, L_0x55f0e0b5b690;  1 drivers
v0x55f0e0b2bb70_0 .net "awaddr_i", 31 0, L_0x7f59bbb3f0a8;  alias, 1 drivers
v0x55f0e0b2bc10_0 .var "awready_o", 0 0;
v0x55f0e0b2bcb0_0 .net "awvalid_i", 0 0, L_0x7f59bbb3f0f0;  alias, 1 drivers
v0x55f0e0b2bd50_0 .net "bready_i", 0 0, L_0x7f59bbb3f210;  alias, 1 drivers
v0x55f0e0b2bdf0_0 .var "bresp_o", 1 0;
v0x55f0e0b2be90_0 .net "busy_o", 0 0, v0x55f0e0b2bf30_0;  alias, 1 drivers
v0x55f0e0b2bf30_0 .var "busy_r", 0 0;
v0x55f0e0b2bfd0_0 .var "bvalid_o", 0 0;
v0x55f0e0b2c070_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0b2c110_0 .net "clk_div_i", 2 0, L_0x55f0e0b52ab0;  alias, 1 drivers
v0x55f0e0b2c1b0_0 .net "clk_div_o", 31 0, L_0x55f0e0b5abf0;  1 drivers
v0x55f0e0b2c250_0 .var "clk_div_r", 31 0;
v0x55f0e0b2c2f0_0 .net "cmd_busy_i", 0 0, v0x55f0e0761c10_0;  alias, 1 drivers
L_0x7f59bbb3fe70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2c390_0 .net "cmd_lanes_o", 1 0, L_0x7f59bbb3fe70;  1 drivers
v0x55f0e0b2c430_0 .net "cpha_i", 0 0, L_0x55f0e0b52280;  alias, 1 drivers
v0x55f0e0b2c4d0_0 .net "cpha_o", 0 0, L_0x55f0e0b5ab50;  1 drivers
v0x55f0e0b2c570_0 .var "cpha_r", 0 0;
v0x55f0e0b2c610_0 .net "cpol_i", 0 0, L_0x55f0e0b523c0;  alias, 1 drivers
v0x55f0e0b2c6b0_0 .net "cpol_o", 0 0, L_0x55f0e0b5acc0;  1 drivers
v0x55f0e0b2c750_0 .var "cpol_r", 0 0;
v0x55f0e0b2c7f0_0 .net "cs_auto_i", 0 0, L_0x55f0e0b52b50;  alias, 1 drivers
v0x55f0e0b2c890_0 .net "cs_auto_o", 0 0, L_0x55f0e0b5a690;  1 drivers
v0x55f0e0b2c930_0 .var "cs_auto_r", 0 0;
v0x55f0e0b2c9d0_0 .net "data_lanes_o", 1 0, L_0x55f0e0b5a3c0;  1 drivers
v0x55f0e0b2ca70_0 .var "data_lanes_r", 1 0;
v0x55f0e0b2cb10_0 .net "dir_o", 0 0, L_0x55f0e0b5a5b0;  1 drivers
v0x55f0e0b2cbb0_0 .net "done_i", 0 0, L_0x55f0e0b60090;  alias, 1 drivers
v0x55f0e0b2cc50_0 .net "dummy_cycles_o", 3 0, L_0x55f0e0b5a540;  1 drivers
v0x55f0e0b2ccf0_0 .var "dummy_cycles_r", 3 0;
v0x55f0e0b2cd90_0 .net "fifo_rx_data_i", 31 0, L_0x55f0e0b567f0;  alias, 1 drivers
v0x55f0e0b2ce30_0 .var "fifo_rx_re_o", 0 0;
v0x55f0e0b2ced0_0 .var "is_write_r", 0 0;
L_0x7f59bbb3ff00 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0e0b2cf70_0 .net "len_o", 31 0, L_0x7f59bbb3ff00;  1 drivers
v0x55f0e0b2d010_0 .net "mode_bits_o", 7 0, L_0x55f0e0b5a9b0;  1 drivers
v0x55f0e0b2d0b0_0 .var "mode_bits_r", 7 0;
v0x55f0e0b2d150_0 .net "mode_en_o", 0 0, L_0x55f0e0b5a4a0;  1 drivers
v0x55f0e0b2d1f0_0 .var "mode_en_r", 0 0;
v0x55f0e0b2d290_0 .net "opcode_o", 7 0, L_0x55f0e0b5a880;  1 drivers
v0x55f0e0b2d330_0 .var "opcode_r", 7 0;
v0x55f0e0b2d3d0_0 .net "quad_en_i", 0 0, L_0x55f0e0b52320;  alias, 1 drivers
v0x55f0e0b2d470_0 .net "quad_en_o", 0 0, L_0x55f0e0b5a620;  1 drivers
v0x55f0e0b2d510_0 .var "quad_en_r", 0 0;
v0x55f0e0b2d5b0_0 .var "rdata_o", 31 0;
v0x55f0e0b2d650_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0b2d6f0_0 .net "rready_i", 0 0, L_0x7f59bbb3f2e8;  alias, 1 drivers
v0x55f0e0b2d790_0 .var "rresp_o", 1 0;
v0x55f0e0b2d830_0 .var "rvalid_o", 0 0;
v0x55f0e0b2d8d0_0 .var "start_o", 0 0;
v0x55f0e0b2d970_0 .var "state", 2 0;
v0x55f0e0b2da10_0 .var "tx_data_o", 31 0;
v0x55f0e0b2dab0_0 .var "tx_empty_o", 0 0;
v0x55f0e0b2db50_0 .net "tx_ren_i", 0 0, L_0x55f0e0b65eb0;  alias, 1 drivers
v0x55f0e0b2dbf0_0 .net "w_ready_w", 0 0, L_0x55f0e0b5b800;  1 drivers
v0x55f0e0b2dc90_0 .net "wdata_i", 31 0, L_0x7f59bbb3f138;  alias, 1 drivers
v0x55f0e0b2dd30_0 .var "wdata_r", 31 0;
v0x55f0e0b2ddd0_0 .var "wready_o", 0 0;
v0x55f0e0b2de70_0 .net "wstrb_i", 3 0, L_0x7f59bbb3f180;  alias, 1 drivers
v0x55f0e0b2df10_0 .net "wvalid_i", 0 0, L_0x7f59bbb3f1c8;  alias, 1 drivers
v0x55f0e0b2dfb0_0 .var "xip_active_o", 0 0;
v0x55f0e0b2e050_0 .net "xip_addr_bytes_i", 1 0, L_0x55f0e0b52fe0;  alias, 1 drivers
v0x55f0e0b2e0f0_0 .net "xip_cont_read_i", 0 0, L_0x55f0e0b53310;  alias, 1 drivers
v0x55f0e0b2e190_0 .net "xip_cont_read_o", 0 0, L_0x55f0e0b5a7b0;  1 drivers
v0x55f0e0b2e230_0 .var "xip_cont_read_r", 0 0;
v0x55f0e0b2e2d0_0 .net "xip_data_lanes_i", 1 0, L_0x55f0e0b53080;  alias, 1 drivers
v0x55f0e0b2e370_0 .net "xip_dummy_cycles_i", 3 0, L_0x55f0e0b53270;  alias, 1 drivers
v0x55f0e0b2e410_0 .net "xip_en_i", 0 0, L_0x55f0e0b52150;  alias, 1 drivers
v0x55f0e0b2e4b0_0 .net "xip_mode_bits_i", 7 0, L_0x55f0e0b53ab0;  alias, 1 drivers
v0x55f0e0b2e550_0 .net "xip_mode_en_i", 0 0, L_0x55f0e0b535e0;  alias, 1 drivers
v0x55f0e0b2e5f0_0 .net "xip_read_op_i", 7 0, L_0x55f0e0b53840;  alias, 1 drivers
v0x55f0e0b2e690_0 .net "xip_write_en_i", 0 0, L_0x55f0e0b53680;  alias, 1 drivers
v0x55f0e0b2e730_0 .net "xip_write_op_i", 7 0, L_0x55f0e0b538e0;  alias, 1 drivers
L_0x55f0e0b5ae40 .cmp/eq 3, v0x55f0e0b2d970_0, L_0x7f59bbb3ff48;
L_0x55f0e0b5b040 .reduce/nor v0x55f0e0761c10_0;
L_0x55f0e0b5b260 .cmp/eq 3, v0x55f0e0b2d970_0, L_0x7f59bbb3ff90;
L_0x55f0e0b5b5c0 .reduce/nor v0x55f0e0761c10_0;
S_0x55f0e0a8bdf0 .scope module, "flash" "qspi_device" 3 128, 13 10 0, S_0x55f0e0a263e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55f0e0b31070 .param/l "ADDR_BITS" 0 13 20, +C4<00000000000000000000000000011000>;
P_0x55f0e0b310b0 .param/l "CS_HIGH_MIN_NS" 0 13 55, +C4<00000000000000000000000000000000>;
P_0x55f0e0b310f0 .param/l "ERASE_TIME" 0 13 23, +C4<00000000000000000000000001100100>;
P_0x55f0e0b31130 .param/l "MEM_SIZE" 0 13 19, +C4<00000000000100000000000000000000>;
P_0x55f0e0b31170 .param/l "PAGE_SIZE" 0 13 21, +C4<00000000000000000000000100000000>;
P_0x55f0e0b311b0 .param/l "SECTOR_SIZE" 0 13 22, +C4<00000000000000000001000000000000>;
P_0x55f0e0b311f0 .param/l "ST_ADDR" 1 13 65, C4<0010>;
P_0x55f0e0b31230 .param/l "ST_CMD" 1 13 64, C4<0001>;
P_0x55f0e0b31270 .param/l "ST_DATA_READ" 1 13 68, C4<0101>;
P_0x55f0e0b312b0 .param/l "ST_DATA_WRITE" 1 13 69, C4<0110>;
P_0x55f0e0b312f0 .param/l "ST_DUMMY" 1 13 67, C4<0100>;
P_0x55f0e0b31330 .param/l "ST_ERASE" 1 13 70, C4<0111>;
P_0x55f0e0b31370 .param/l "ST_IDLE" 1 13 63, C4<0000>;
P_0x55f0e0b313b0 .param/l "ST_ID_READ" 1 13 72, C4<1001>;
P_0x55f0e0b313f0 .param/l "ST_MODE" 1 13 66, C4<0011>;
P_0x55f0e0b31430 .param/l "ST_STATUS" 1 13 71, C4<1000>;
v0x55f0e0b36e70_0 .net *"_ivl_11", 0 0, L_0x55f0e0b66c10;  1 drivers
v0x55f0e0b36f50_0 .net *"_ivl_13", 0 0, L_0x55f0e0b66d00;  1 drivers
o0x7f59bbb93cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b37030_0 name=_ivl_14
v0x55f0e0b370f0_0 .net *"_ivl_19", 0 0, L_0x55f0e0b66f80;  1 drivers
v0x55f0e0b371d0_0 .net *"_ivl_21", 0 0, L_0x55f0e0b67070;  1 drivers
o0x7f59bbb93d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b37300_0 name=_ivl_22
v0x55f0e0b373e0_0 .net *"_ivl_27", 0 0, L_0x55f0e0b67250;  1 drivers
v0x55f0e0b374c0_0 .net *"_ivl_29", 0 0, L_0x55f0e0b67380;  1 drivers
v0x55f0e0b375a0_0 .net *"_ivl_3", 0 0, L_0x55f0e0b66940;  1 drivers
o0x7f59bbb93e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b37680_0 name=_ivl_30
v0x55f0e0b37760_0 .net *"_ivl_5", 0 0, L_0x55f0e0b669e0;  1 drivers
o0x7f59bbb93e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f0e0b37840_0 name=_ivl_6
v0x55f0e0b37920_0 .var "addr_reg", 23 0;
v0x55f0e0b37a00_0 .var "bit_cnt", 31 0;
v0x55f0e0b37ae0_0 .var "byte_cnt", 31 0;
v0x55f0e0b37bc0_0 .var "cmd_reg", 7 0;
v0x55f0e0b37ca0_0 .var "continuous_read", 0 0;
v0x55f0e0b37e70_0 .var "cs_high_accum_t", 63 0;
v0x55f0e0b37f50_0 .var "cs_high_last_t", 63 0;
v0x55f0e0b38030_0 .var "cs_high_start_t", 63 0;
v0x55f0e0b38110_0 .var "dummy_cycles", 4 0;
v0x55f0e0b381f0_0 .var "erase_counter", 31 0;
v0x55f0e0b382d0_0 .var "id_idx", 1 0;
v0x55f0e0b383b0_0 .var "id_reg", 23 0;
v0x55f0e0b38490_0 .net "io_di", 3 0, L_0x55f0e0b668a0;  1 drivers
v0x55f0e0b38570_0 .var "io_do", 3 0;
v0x55f0e0b38650_0 .var "io_oe", 3 0;
v0x55f0e0b38730_0 .var "lanes", 3 0;
v0x55f0e0b38810_0 .var "last_cmd_wren", 0 0;
v0x55f0e0b388d0 .array "memory", 1048575 0, 7 0;
v0x55f0e0b38990_0 .var "mode_bits", 7 0;
v0x55f0e0b38a70_0 .var "nxt_addr_reg", 31 0;
v0x55f0e0b38b50_0 .var "nxt_bit_cnt", 31 0;
v0x55f0e0b38c30_0 .var "nxt_cmd_reg", 7 0;
v0x55f0e0b38d10_0 .net "qspi_cs_n", 0 0, L_0x55f0e0b66830;  alias, 1 drivers
v0x55f0e0b38db0_0 .net8 "qspi_io0", 0 0, p0x7f59bbb94288;  1 drivers, strength-aware
v0x55f0e0b38e50_0 .net8 "qspi_io1", 0 0, p0x7f59bbb942b8;  1 drivers, strength-aware
v0x55f0e0b38f10_0 .net8 "qspi_io2", 0 0, p0x7f59bbb942e8;  1 drivers, strength-aware
v0x55f0e0b38fd0_0 .net8 "qspi_io3", 0 0, p0x7f59bbb94318;  1 drivers, strength-aware
v0x55f0e0b39090_0 .net "qspi_sclk", 0 0, L_0x55f0e0b666f0;  alias, 1 drivers
v0x55f0e0b39130_0 .var "shift_in", 7 0;
v0x55f0e0b391f0_0 .var "shift_out", 7 0;
v0x55f0e0b392d0_0 .var "state", 3 0;
v0x55f0e0b393b0_0 .var "status_reg", 7 0;
v0x55f0e0b39490_0 .var "wip", 0 0;
E_0x55f0e0a212c0/0 .event edge, v0x55f0e0b39490_0, v0x55f0e0b39130_0, v0x55f0e0b38490_0, v0x55f0e0b37a00_0;
E_0x55f0e0a212c0/1 .event edge, v0x55f0e0b37920_0, v0x55f0e0b38730_0;
E_0x55f0e0a212c0 .event/or E_0x55f0e0a212c0/0, E_0x55f0e0a212c0/1;
E_0x55f0e0ae13b0 .event posedge, v0x55f0e0b308f0_0, v0x55f0e0b359d0_0;
E_0x55f0e0a2d190 .event negedge, v0x55f0e0b308f0_0;
E_0x55f0e0a283c0 .event posedge, v0x55f0e0b308f0_0;
E_0x55f0e0a3f4a0 .event posedge, v0x55f0e0b359d0_0;
L_0x55f0e0b668a0 .concat [ 1 1 1 1], p0x7f59bbb94288, p0x7f59bbb942b8, p0x7f59bbb942e8, p0x7f59bbb94318;
L_0x55f0e0b66940 .part v0x55f0e0b38650_0, 0, 1;
L_0x55f0e0b669e0 .part v0x55f0e0b38570_0, 0, 1;
L_0x55f0e0b66a80 .functor MUXZ 1, o0x7f59bbb93e68, L_0x55f0e0b669e0, L_0x55f0e0b66940, C4<>;
L_0x55f0e0b66c10 .part v0x55f0e0b38650_0, 1, 1;
L_0x55f0e0b66d00 .part v0x55f0e0b38570_0, 1, 1;
L_0x55f0e0b66df0 .functor MUXZ 1, o0x7f59bbb93cb8, L_0x55f0e0b66d00, L_0x55f0e0b66c10, C4<>;
L_0x55f0e0b66f80 .part v0x55f0e0b38650_0, 2, 1;
L_0x55f0e0b67070 .part v0x55f0e0b38570_0, 2, 1;
L_0x55f0e0b67110 .functor MUXZ 1, o0x7f59bbb93d48, L_0x55f0e0b67070, L_0x55f0e0b66f80, C4<>;
L_0x55f0e0b67250 .part v0x55f0e0b38650_0, 3, 1;
L_0x55f0e0b67380 .part v0x55f0e0b38570_0, 3, 1;
L_0x55f0e0b67520 .functor MUXZ 1, o0x7f59bbb93e08, L_0x55f0e0b67380, L_0x55f0e0b67250, C4<>;
S_0x55f0e0b367e0 .scope begin, "$unm_blk_215" "$unm_blk_215" 13 84, 13 84 0, S_0x55f0e0a8bdf0;
 .timescale 0 0;
v0x55f0e0b36970_0 .var/i "i", 31 0;
S_0x55f0e0b36a10 .scope begin, "$unm_blk_241" "$unm_blk_241" 13 210, 13 210 0, S_0x55f0e0a8bdf0;
 .timescale 0 0;
v0x55f0e0b36ba0_0 .var/i "j", 31 0;
S_0x55f0e0b36c40 .scope begin, "$unm_blk_252" "$unm_blk_252" 13 255, 13 255 0, S_0x55f0e0a8bdf0;
 .timescale 0 0;
v0x55f0e0b36dd0_0 .var/i "j", 31 0;
S_0x55f0e0b39650 .scope module, "mem" "axi4_ram_slave" 3 118, 14 3 0, S_0x55f0e0a263e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x55f0e0b1c0a0 .param/l "ADDR_WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
P_0x55f0e0b1c0e0 .param/l "MEM_WORDS" 0 14 5, +C4<00000000000000000100000000000000>;
v0x55f0e0b3a110_0 .net "araddr", 31 0, L_0x55f0e0b595a0;  alias, 1 drivers
v0x55f0e0b3a240_0 .var "arready", 0 0;
v0x55f0e0b3a300_0 .net "arvalid", 0 0, L_0x55f0e0b59650;  alias, 1 drivers
v0x55f0e0b3a3f0_0 .net "awaddr", 31 0, L_0x55f0e0b59a60;  alias, 1 drivers
v0x55f0e0b3a4e0_0 .var "awaddr_q", 31 0;
v0x55f0e0b3a5f0_0 .var "awready", 0 0;
v0x55f0e0b3a690_0 .net "awvalid", 0 0, L_0x55f0e0b59b60;  alias, 1 drivers
v0x55f0e0b3a780_0 .net "bready", 0 0, L_0x55f0e0b59fe0;  alias, 1 drivers
v0x55f0e0b3a870_0 .var "bresp", 1 0;
v0x55f0e0b3a930_0 .var "bvalid", 0 0;
v0x55f0e0b3a9d0_0 .net "clk", 0 0, v0x55f0e0b3c220_0;  alias, 1 drivers
v0x55f0e0b3aa70_0 .var "have_aw", 0 0;
v0x55f0e0b3ab30_0 .var "have_w", 0 0;
v0x55f0e0b3abf0_0 .var/i "i", 31 0;
v0x55f0e0b3acd0 .array "mem", 16383 0, 31 0;
v0x55f0e0b3ad90_0 .var "rdata", 31 0;
v0x55f0e0b3ae50_0 .net "resetn", 0 0, v0x55f0e0b3deb0_0;  alias, 1 drivers
v0x55f0e0b3aef0_0 .net "rready", 0 0, L_0x55f0e0b59750;  alias, 1 drivers
v0x55f0e0b3afe0_0 .var "rresp", 1 0;
v0x55f0e0b3b0f0_0 .var "rvalid", 0 0;
v0x55f0e0b3b190_0 .net "wdata", 31 0, L_0x55f0e0b59cd0;  alias, 1 drivers
v0x55f0e0b3b2a0_0 .var "wdata_q", 31 0;
v0x55f0e0b3b380_0 .var "wready", 0 0;
v0x55f0e0b3b420_0 .net "wstrb", 3 0, L_0x55f0e0b59c60;  alias, 1 drivers
v0x55f0e0b3b530_0 .var "wstrb_q", 3 0;
v0x55f0e0b3b610_0 .net "wvalid", 0 0, L_0x55f0e0b59dd0;  alias, 1 drivers
S_0x55f0e0b39b80 .scope begin, "$unm_blk_286" "$unm_blk_286" 14 87, 14 87 0, S_0x55f0e0b39650;
 .timescale 0 0;
v0x55f0e0b39d30_0 .var/i "widx", 31 0;
S_0x55f0e0b39e30 .scope begin, "$unm_blk_287" "$unm_blk_287" 14 101, 14 101 0, S_0x55f0e0b39650;
 .timescale 0 0;
v0x55f0e0b3a030_0 .var/i "ridx", 31 0;
S_0x55f0e0b3ba00 .scope task, "pop_rx" "pop_rx" 3 224, 3 224 0, S_0x55f0e0a263e0;
 .timescale -9 -12;
v0x55f0e0b39910_0 .var "d", 31 0;
v0x55f0e0b3bc40_0 .var "tmp", 31 0;
TD_apb_master_tb.pop_rx ;
    %pushi/vec4 72, 0, 12;
    %store/vec4 v0x55f0e06e6750_0, 0, 12;
    %fork TD_apb_master_tb.do_read, S_0x55f0e0a997f0;
    %join;
    %load/vec4 v0x55f0e06dce70_0;
    %store/vec4 v0x55f0e0b3bc40_0, 0, 32;
    %pushi/vec4 72, 0, 12;
    %store/vec4 v0x55f0e06e6750_0, 0, 12;
    %fork TD_apb_master_tb.do_read, S_0x55f0e0a997f0;
    %join;
    %load/vec4 v0x55f0e06dce70_0;
    %store/vec4 v0x55f0e0b39910_0, 0, 32;
    %end;
S_0x55f0e0b3bd20 .scope task, "set_cs_auto" "set_cs_auto" 3 204, 3 204 0, S_0x55f0e0a263e0;
 .timescale -9 -12;
TD_apb_master_tb.set_cs_auto ;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %end;
    .scope S_0x55f0e0a9cee0;
T_11 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0a1dd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e067df20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e071db10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a87140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a1e0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a778a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f0e0766130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a7dd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a1d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e071d730_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f0e0aa9230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e06c9910_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f0e071e630_0;
    %assign/vec4 v0x55f0e071db10_0, 0;
    %load/vec4 v0x55f0e067df20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a87140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a1e0c0_0, 0;
    %load/vec4 v0x55f0e071e630_0;
    %load/vec4 v0x55f0e071db10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x55f0e0b1f2c0_0;
    %assign/vec4 v0x55f0e071d730_0, 0;
    %load/vec4 v0x55f0e0aaa390_0;
    %assign/vec4 v0x55f0e0aa9230_0, 0;
    %load/vec4 v0x55f0e0675480_0;
    %assign/vec4 v0x55f0e06c9910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a87140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a1e0c0_0, 0;
    %load/vec4 v0x55f0e0b1f2c0_0;
    %assign/vec4 v0x55f0e0a778a0_0, 0;
    %load/vec4 v0x55f0e0aaa390_0;
    %assign/vec4 v0x55f0e0766130_0, 0;
    %load/vec4 v0x55f0e0675480_0;
    %assign/vec4 v0x55f0e0a7dd30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f0e067df20_0, 0;
T_11.6 ;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a1e0c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f0e067df20_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55f0e0a787d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x55f0e071d730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x55f0e0a95880_0;
    %assign/vec4 v0x55f0e0a1d730_0, 0;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a87140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a1e0c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e067df20_0, 0;
T_11.8 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f0e0a8a230;
T_12 ;
    %wait E_0x55f0e07a9cd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0a7e640_0, 0, 1;
    %load/vec4 v0x55f0e0a49c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0a7e640_0, 0, 1;
    %jmp T_12.22;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a7e640_0, 0, 1;
    %jmp T_12.22;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a7e640_0, 0, 1;
    %jmp T_12.22;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a7e640_0, 0, 1;
    %jmp T_12.22;
T_12.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a7e640_0, 0, 1;
    %jmp T_12.22;
T_12.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0a70bc0_0, 0, 1;
    %jmp T_12.22;
T_12.22 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f0e0a8a230;
T_13 ;
    %wait E_0x55f0e0b22a50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0aa56b0_0, 0, 1;
    %load/vec4 v0x55f0e0a2f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55f0e0a70bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55f0e0a7e640_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0aa56b0_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0aa51c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55f0e0aca1f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0aa56b0_0, 0, 1;
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f0e0a8a230;
T_14 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0aa5fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a978b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f0e0a7e5a0_0;
    %load/vec4 v0x55f0e0a70bc0_0;
    %and;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a978b0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55f0e0aa5610_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a978b0_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f0e0a8a230;
T_15 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0aa5fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a7ebe0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f0e0a20620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a7ebe0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55f0e0a7eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a7ebe0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55f0e0a7ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f0e0a8a230;
T_16 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0aa5fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a97db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a97130_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f0e0a97070_0;
    %assign/vec4 v0x55f0e0a97130_0, 0;
    %load/vec4 v0x55f0e0a97130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55f0e0a97cf0_0;
    %assign/vec4 v0x55f0e0a97db0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f0e0a8a230;
T_17 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0aa5fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a9d270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a595b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a590a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0ae63d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55f0e0a16cf0_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55f0e0a2ef60_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55f0e0a2eae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a5a400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e06fe560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a21580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a39ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a6c3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a9b590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a9bf20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a9a280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a98670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a5e7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a9ac00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %fork t_1, S_0x55f0e0a8a610;
    %jmp t_0;
    .scope S_0x55f0e0a8a610;
t_1 ;
    %load/vec4 v0x55f0e0a9d270_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %store/vec4 v0x55f0e07d5b40_0, 0, 32;
    %load/vec4 v0x55f0e07d5b40_0;
    %load/vec4 v0x55f0e07d6570_0;
    %and;
    %load/vec4 v0x55f0e0a9d270_0;
    %load/vec4 v0x55f0e07d6570_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55f0e07d5b40_0, 0, 32;
    %load/vec4 v0x55f0e0aca1f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f0e07d5b40_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_17.4, 9;
    %load/vec4 v0x55f0e0a9d270_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e07d5b40_0, 4, 1;
T_17.4 ;
    %load/vec4 v0x55f0e07d5b40_0;
    %assign/vec4 v0x55f0e0a9d270_0, 0;
    %end;
    .scope S_0x55f0e0a8a230;
t_0 %join;
T_17.2 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55f0e0aa51c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_17.8, 8;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %load/vec4 v0x55f0e0a595b0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a595b0_0, 4, 5;
T_17.6 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x55f0e0ae63d0_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e07d6e90_0;
    %and;
    %assign/vec4 v0x55f0e0ae63d0_0, 0;
T_17.10 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0x55f0e0a16cf0_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e07d81d0_0;
    %and;
    %assign/vec4 v0x55f0e0a16cf0_0, 0;
T_17.12 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x55f0e0a2ef60_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e07d5d30_0;
    %and;
    %assign/vec4 v0x55f0e0a2ef60_0, 0;
T_17.14 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x55f0e0a2eae0_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e098b190_0;
    %and;
    %assign/vec4 v0x55f0e0a2eae0_0, 0;
T_17.16 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v0x55f0e0a5a400_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e07d7040_0;
    %and;
    %assign/vec4 v0x55f0e0a5a400_0, 0;
T_17.18 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %load/vec4 v0x55f0e06fe560_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e07d8020_0;
    %and;
    %assign/vec4 v0x55f0e06fe560_0, 0;
T_17.20 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %load/vec4 v0x55f0e0a21580_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %assign/vec4 v0x55f0e0a21580_0, 0;
T_17.22 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %load/vec4 v0x55f0e0a39ca0_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %assign/vec4 v0x55f0e0a39ca0_0, 0;
T_17.24 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %load/vec4 v0x55f0e0a6c3e0_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e07d71a0_0;
    %and;
    %assign/vec4 v0x55f0e0a6c3e0_0, 0;
T_17.26 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.28, 8;
    %load/vec4 v0x55f0e0a9b590_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %load/vec4 v0x55f0e07d7b60_0;
    %and;
    %assign/vec4 v0x55f0e0a9b590_0, 0;
T_17.28 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.30, 8;
    %load/vec4 v0x55f0e0a9bf20_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %assign/vec4 v0x55f0e0a9bf20_0, 0;
T_17.30 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %load/vec4 v0x55f0e0a9a280_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %store/vec4 v0x55f0e07d7e70_0, 0, 32;
    %store/vec4 v0x55f0e07d5fb0_0, 0, 32;
    %callf/vec4 TD_apb_master_tb.dut.u_csr.apply_strb, S_0x55f0e0a8a9f0;
    %assign/vec4 v0x55f0e0a9a280_0, 0;
T_17.32 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.34, 8;
    %load/vec4 v0x55f0e0a590a0_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %inv;
    %and;
    %assign/vec4 v0x55f0e0a590a0_0, 0;
T_17.34 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.36, 8;
    %load/vec4 v0x55f0e0a98670_0;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %inv;
    %and;
    %assign/vec4 v0x55f0e0a98670_0, 0;
T_17.36 ;
    %load/vec4 v0x55f0e0a73720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a590a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a5e7b0_0, 0;
T_17.38 ;
    %load/vec4 v0x55f0e0a9acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a590a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a9ac00_0, 0;
T_17.40 ;
    %load/vec4 v0x55f0e0a98bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a590a0_0, 4, 5;
T_17.42 ;
    %load/vec4 v0x55f0e0a62430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a590a0_0, 4, 5;
T_17.44 ;
    %load/vec4 v0x55f0e0a977f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a590a0_0, 4, 5;
T_17.46 ;
    %load/vec4 v0x55f0e0a77c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a98670_0, 4, 5;
T_17.48 ;
    %load/vec4 v0x55f0e0a8b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a98670_0, 4, 5;
T_17.50 ;
    %load/vec4 v0x55f0e0a70b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a98670_0, 4, 5;
T_17.52 ;
    %load/vec4 v0x55f0e0a61cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0a98670_0, 4, 5;
T_17.54 ;
    %load/vec4 v0x55f0e0a6e020_0;
    %load/vec4 v0x55f0e0a49c60_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f0e0aa51c0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.56, 8;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a5e7b0_0, 0;
T_17.58 ;
    %load/vec4 v0x55f0e0aa3ad0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a9ac00_0, 0;
T_17.60 ;
T_17.56 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f0e0a8a230;
T_18 ;
    %wait E_0x55f0e05d7250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %load/vec4 v0x55f0e0a7e5a0_0;
    %load/vec4 v0x55f0e0a70bc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55f0e0a49c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.3 ;
    %load/vec4 v0x55f0e0a9d270_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55f0e0a78400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a72910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0aca1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a2f4a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a5e7b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a9ac00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.5 ;
    %load/vec4 v0x55f0e0a595b0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.6 ;
    %load/vec4 v0x55f0e0a590a0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.7 ;
    %load/vec4 v0x55f0e0ae63d0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.8 ;
    %load/vec4 v0x55f0e0a16cf0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.9 ;
    %load/vec4 v0x55f0e0a2ef60_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.10 ;
    %load/vec4 v0x55f0e0a2eae0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.11 ;
    %load/vec4 v0x55f0e0a5a400_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.12 ;
    %load/vec4 v0x55f0e06fe560_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.13 ;
    %load/vec4 v0x55f0e0a21580_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.14 ;
    %load/vec4 v0x55f0e0a39ca0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.15 ;
    %load/vec4 v0x55f0e0a6c3e0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.16 ;
    %load/vec4 v0x55f0e0a9b590_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.17 ;
    %load/vec4 v0x55f0e0a9bf20_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.18 ;
    %load/vec4 v0x55f0e0a9a280_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.19 ;
    %load/vec4 v0x55f0e0a97db0_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55f0e0a78360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a72870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a78400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0a72910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.21 ;
    %load/vec4 v0x55f0e0a98670_0;
    %store/vec4 v0x55f0e0a89980_0, 0, 32;
    %jmp T_18.23;
T_18.23 ;
    %pop/vec4 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55f0e0a5f870;
T_19 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0a3cb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0a3c100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0a3ca90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f0e0a27df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a3eeb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f0e0a3c660_0;
    %load/vec4 v0x55f0e0a416f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55f0e0a3c580_0;
    %load/vec4 v0x55f0e0a3c100_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0a3f800, 0, 4;
    %load/vec4 v0x55f0e0a3c100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f0e0a3c100_0, 0;
T_19.2 ;
    %load/vec4 v0x55f0e0a3ef70_0;
    %load/vec4 v0x55f0e0a27e90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x55f0e0a3ca90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f0e0a3f800, 4;
    %assign/vec4 v0x55f0e0a3eeb0_0, 0;
    %load/vec4 v0x55f0e0a3ca90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f0e0a3ca90_0, 0;
T_19.4 ;
    %load/vec4 v0x55f0e0a3c660_0;
    %load/vec4 v0x55f0e0a416f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f0e0a3ef70_0;
    %load/vec4 v0x55f0e0a27e90_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %load/vec4 v0x55f0e0a27df0_0;
    %assign/vec4 v0x55f0e0a27df0_0, 0;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v0x55f0e0a27df0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55f0e0a27df0_0, 0;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v0x55f0e0a27df0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55f0e0a27df0_0, 0;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f0e0a81050;
T_20 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0a6d960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0a31090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0a6d880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f0e0aa4370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a6f480_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55f0e0a333d0_0;
    %load/vec4 v0x55f0e0aa3550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55f0e0a33310_0;
    %load/vec4 v0x55f0e0a31090_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0a716e0, 0, 4;
    %load/vec4 v0x55f0e0a31090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f0e0a31090_0, 0;
T_20.2 ;
    %load/vec4 v0x55f0e0a6f560_0;
    %load/vec4 v0x55f0e0aa4410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x55f0e0a6d880_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f0e0a716e0, 4;
    %assign/vec4 v0x55f0e0a6f480_0, 0;
    %load/vec4 v0x55f0e0a6d880_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f0e0a6d880_0, 0;
T_20.4 ;
    %load/vec4 v0x55f0e0a333d0_0;
    %load/vec4 v0x55f0e0aa3550_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f0e0a6f560_0;
    %load/vec4 v0x55f0e0aa4410_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %load/vec4 v0x55f0e0aa4370_0;
    %assign/vec4 v0x55f0e0aa4370_0, 0;
    %jmp T_20.9;
T_20.6 ;
    %load/vec4 v0x55f0e0aa4370_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55f0e0aa4370_0, 0;
    %jmp T_20.9;
T_20.7 ;
    %load/vec4 v0x55f0e0aa4370_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55f0e0aa4370_0, 0;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f0e0a89e50;
T_21 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e07e10a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07df7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07de670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07dd860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0761c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07d7cc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e07d8d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e07d40a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e07d5410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e07d4390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07e0f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e07e0290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e07de800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07df610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e07dd220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e07e1230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0761fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e07ddea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07dfde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e07e0a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07d6340_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e07defd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07dd9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07df160_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07df7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07de670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07dd860_0, 0;
    %load/vec4 v0x55f0e07d7cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0761c10_0, 0;
    %load/vec4 v0x55f0e07e0740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v0x55f0e07d8520_0;
    %assign/vec4 v0x55f0e07d8d10_0, 0;
    %load/vec4 v0x55f0e07de030_0;
    %assign/vec4 v0x55f0e07d40a0_0, 0;
    %load/vec4 v0x55f0e07d4ec0_0;
    %assign/vec4 v0x55f0e07d5410_0, 0;
    %load/vec4 v0x55f0e065ced0_0;
    %assign/vec4 v0x55f0e07d4390_0, 0;
    %load/vec4 v0x55f0e07de990_0;
    %assign/vec4 v0x55f0e07e0f10_0, 0;
    %load/vec4 v0x55f0e07ddb80_0;
    %assign/vec4 v0x55f0e07e0290_0, 0;
    %load/vec4 v0x55f0e07df480_0;
    %assign/vec4 v0x55f0e07de800_0, 0;
    %load/vec4 v0x55f0e07dd540_0;
    %assign/vec4 v0x55f0e07df610_0, 0;
    %load/vec4 v0x55f0e07dff70_0;
    %assign/vec4 v0x55f0e07dd220_0, 0;
    %load/vec4 v0x55f0e07e0bf0_0;
    %assign/vec4 v0x55f0e07e1230_0, 0;
    %load/vec4 v0x55f0e07dfac0_0;
    %assign/vec4 v0x55f0e0761fc0_0, 0;
    %load/vec4 v0x55f0e07e08d0_0;
    %assign/vec4 v0x55f0e07ddea0_0, 0;
    %load/vec4 v0x55f0e07e0420_0;
    %assign/vec4 v0x55f0e07dfde0_0, 0;
    %load/vec4 v0x55f0e07dfc50_0;
    %assign/vec4 v0x55f0e07e0a60_0, 0;
    %load/vec4 v0x55f0e07d8390_0;
    %assign/vec4 v0x55f0e07d6340_0, 0;
    %load/vec4 v0x55f0e07d8900_0;
    %assign/vec4 v0x55f0e07defd0_0, 0;
    %load/vec4 v0x55f0e07e0100_0;
    %assign/vec4 v0x55f0e07dd9f0_0, 0;
    %load/vec4 v0x55f0e07ddd10_0;
    %assign/vec4 v0x55f0e07df160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e07dd860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e07df7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0761c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e07d7cc0_0, 0;
T_21.5 ;
    %jmp T_21.4;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0761c10_0, 0;
    %load/vec4 v0x55f0e07dee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e07de670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0761c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e07d7cc0_0, 0;
T_21.7 ;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f0e0a8b1b0;
T_22 ;
    %wait E_0x55f0e07d2ec0;
    %load/vec4 v0x55f0e0a3e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a3d910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a428d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a41250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a40db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3e2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a3f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a40e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3ea70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a282e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f0e0a3fdb0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55f0e0a40db0_0;
    %assign/vec4 v0x55f0e0a41250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3e2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3ea70_0, 0;
    %load/vec4 v0x55f0e0a3d910_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f0e0a40e70_0, 0;
    %load/vec4 v0x55f0e0a3d910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x55f0e0a3ddf0_0;
    %load/vec4 v0x55f0e0a3eb30_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f0e0a3d4d0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v0x55f0e0a2d070_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a282e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f0e0a3fdb0_0, 0;
    %load/vec4 v0x55f0e0a2d070_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a428d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a40db0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f0e0a3d910_0, 0;
T_22.7 ;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v0x55f0e0a41250_0;
    %load/vec4 v0x55f0e0a42990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a40db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a3e2b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f0e0a3d910_0, 0;
T_22.9 ;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v0x55f0e0a3dd50_0;
    %load/vec4 v0x55f0e0a3eb30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %load/vec4 v0x55f0e0a3e630_0;
    %assign/vec4 v0x55f0e0a3f3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a3d030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a3e2b0_0, 0;
    %load/vec4 v0x55f0e0a3fdb0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55f0e0a3fdb0_0, 0;
    %load/vec4 v0x55f0e0a3fdb0_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55f0e0a3d4d0_0;
    %cmp/u;
    %jmp/0xz  T_22.13, 5;
    %load/vec4 v0x55f0e0a282e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f0e0a282e0_0, 0;
    %load/vec4 v0x55f0e0a282e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f0e0a428d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a40db0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f0e0a3d910_0, 0;
    %jmp T_22.14;
T_22.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f0e0a3d910_0, 0;
T_22.14 ;
T_22.11 ;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a3ea70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a3d910_0, 0;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f0e0a89640;
T_23 ;
    %wait E_0x55f0e07d2ec0;
    %load/vec4 v0x55f0e0adf600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a5f190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a3b4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3ab60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a6cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a700d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a80cd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f0e0a6fff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b1bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3a5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a29350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a3b3e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f0e0a3a1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e09b5a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0adf540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a732a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b1bd30_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55f0e0a3ab60_0;
    %assign/vec4 v0x55f0e0a3b060_0, 0;
    %load/vec4 v0x55f0e0a80cd0_0;
    %assign/vec4 v0x55f0e0a700d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b1bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a29350_0, 0;
    %load/vec4 v0x55f0e0a5f190_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f0e0a3a5f0_0, 0;
    %load/vec4 v0x55f0e0a5f190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0x55f0e0a5f0d0_0;
    %load/vec4 v0x55f0e09b5970_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f0e0a6cbd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x55f0e0a3b920_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a3b3e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f0e0a3a1f0_0, 0;
    %load/vec4 v0x55f0e0a3b920_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a3b4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a3ab60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f0e0a5f190_0, 0;
T_23.7 ;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0x55f0e0a3b060_0;
    %load/vec4 v0x55f0e0a3afa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a3ab60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e09b5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0adf540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b1bdf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f0e0a5f190_0, 0;
T_23.9 ;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0x55f0e0adf540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0adf540_0, 0;
    %jmp T_23.12;
T_23.11 ;
    %load/vec4 v0x55f0e09b5a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %load/vec4 v0x55f0e0a29290_0;
    %assign/vec4 v0x55f0e0a732a0_0, 0;
    %load/vec4 v0x55f0e0a29290_0;
    %assign/vec4 v0x55f0e0a6cc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a80cd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f0e0a6fff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e09b5a30_0, 0;
    %jmp T_23.14;
T_23.13 ;
    %load/vec4 v0x55f0e0a732a0_0;
    %assign/vec4 v0x55f0e0a6cc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a80cd0_0, 0;
T_23.14 ;
T_23.12 ;
    %load/vec4 v0x55f0e0a700d0_0;
    %load/vec4 v0x55f0e0a73380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a3ac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b1bd30_0, 0;
    %load/vec4 v0x55f0e0a3a1f0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55f0e0a3a1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a80cd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f0e0a5f190_0, 0;
T_23.15 ;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v0x55f0e0b1bd30_0;
    %assign/vec4 v0x55f0e0a3ac20_0, 0;
    %load/vec4 v0x55f0e0a3a690_0;
    %load/vec4 v0x55f0e0a3ac20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b1bd30_0, 0;
    %load/vec4 v0x55f0e0a3a1f0_0;
    %load/vec4 v0x55f0e0a6cbd0_0;
    %cmp/u;
    %jmp/0xz  T_23.19, 5;
    %load/vec4 v0x55f0e0a3b3e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f0e0a3b4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a3ab60_0, 0;
    %load/vec4 v0x55f0e0a3b3e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f0e0a3b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e09b5a30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f0e0a5f190_0, 0;
    %jmp T_23.20;
T_23.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a29350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0a5f190_0, 0;
T_23.20 ;
T_23.17 ;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55f0e0a8add0;
T_24 ;
    %wait E_0x55f0e07d2ec0;
    %load/vec4 v0x55f0e0ae83d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a65c50_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55f0e0a65cf0_0;
    %assign/vec4 v0x55f0e0a65c50_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f0e0a8add0;
T_25 ;
    %wait E_0x55f0e07d2ec0;
    %load/vec4 v0x55f0e0ae83d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a66100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a640e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a66c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a1ff00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0a639b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a42350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0ae9450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0a66fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0aea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0aaa530_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a66100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0aea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0aaa530_0, 0;
    %load/vec4 v0x55f0e0a65cf0_0;
    %nor/r;
    %load/vec4 v0x55f0e0a66c90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a640e0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55f0e0a593e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %jmp T_25.11;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a640e0_0, 0;
    %load/vec4 v0x55f0e0a59c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0x55f0e0a65150_0;
    %assign/vec4 v0x55f0e0a1ff00_0, 0;
    %load/vec4 v0x55f0e0a67090_0;
    %assign/vec4 v0x55f0e0a639b0_0, 0;
    %load/vec4 v0x55f0e0a664e0_0;
    %assign/vec4 v0x55f0e0a42350_0, 0;
    %load/vec4 v0x55f0e0a65870_0;
    %assign/vec4 v0x55f0e0ae9450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a66c90_0, 0;
    %load/vec4 v0x55f0e0a66030_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_25.15, 8;
T_25.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_25.15, 8;
 ; End of false expr.
    %blend;
T_25.15;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
T_25.12 ;
    %jmp T_25.11;
T_25.5 ;
    %load/vec4 v0x55f0e0ae9450_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %jmp T_25.17;
T_25.16 ;
    %load/vec4 v0x55f0e0a9f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %load/vec4 v0x55f0e0a1ffa0_0;
    %assign/vec4 v0x55f0e0a66fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0aea5b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
T_25.18 ;
T_25.17 ;
    %jmp T_25.11;
T_25.6 ;
    %load/vec4 v0x55f0e0a571f0_0;
    %load/vec4 v0x55f0e0a878c0_0;
    %and;
    %load/vec4 v0x55f0e0a57130_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a640e0_0, 0;
T_25.20 ;
    %load/vec4 v0x55f0e0ae7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %load/vec4 v0x55f0e0a1ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.24, 8;
    %load/vec4 v0x55f0e0a42350_0;
    %load/vec4 v0x55f0e0a66fb0_0;
    %add;
    %assign/vec4 v0x55f0e0a42350_0, 0;
T_25.24 ;
    %load/vec4 v0x55f0e0a640e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f0e0ae9450_0;
    %load/vec4 v0x55f0e0a66fb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_25.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0ae9450_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %jmp T_25.27;
T_25.26 ;
    %load/vec4 v0x55f0e0ae9450_0;
    %load/vec4 v0x55f0e0a66fb0_0;
    %sub;
    %assign/vec4 v0x55f0e0ae9450_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
T_25.27 ;
T_25.22 ;
    %jmp T_25.11;
T_25.7 ;
    %load/vec4 v0x55f0e0ae9450_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %jmp T_25.29;
T_25.28 ;
    %load/vec4 v0x55f0e0a62fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %load/vec4 v0x55f0e0a1ffa0_0;
    %assign/vec4 v0x55f0e0a66fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0aaa530_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
T_25.30 ;
T_25.29 ;
    %jmp T_25.11;
T_25.8 ;
    %load/vec4 v0x55f0e0a667f0_0;
    %load/vec4 v0x55f0e0a63da0_0;
    %and;
    %load/vec4 v0x55f0e0a67460_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a640e0_0, 0;
T_25.32 ;
    %load/vec4 v0x55f0e0aab2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.34, 8;
    %load/vec4 v0x55f0e0a1ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.36, 8;
    %load/vec4 v0x55f0e0a42350_0;
    %load/vec4 v0x55f0e0a66fb0_0;
    %add;
    %assign/vec4 v0x55f0e0a42350_0, 0;
T_25.36 ;
    %load/vec4 v0x55f0e0a640e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f0e0ae9450_0;
    %load/vec4 v0x55f0e0a66fb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_25.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0ae9450_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %jmp T_25.39;
T_25.38 ;
    %load/vec4 v0x55f0e0ae9450_0;
    %load/vec4 v0x55f0e0a66fb0_0;
    %sub;
    %assign/vec4 v0x55f0e0ae9450_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
T_25.39 ;
T_25.34 ;
    %jmp T_25.11;
T_25.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0a66100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0a66c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0a593e0_0, 0;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f0e0a89260;
T_26 ;
    %wait E_0x55f0e07d2ec0;
    %load/vec4 v0x55f0e0b2d650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2d8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2b880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2bc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2bfd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b2bdf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b2d790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b2da10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2dfb0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2d8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2ce30_0, 0;
    %load/vec4 v0x55f0e0b2d970_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f0e0b2d830_0, 0;
    %load/vec4 v0x55f0e0b2d970_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f0e0b2bfd0_0, 0;
    %load/vec4 v0x55f0e0b2b740_0;
    %assign/vec4 v0x55f0e0b2b880_0, 0;
    %load/vec4 v0x55f0e0b2bad0_0;
    %assign/vec4 v0x55f0e0b2bc10_0, 0;
    %load/vec4 v0x55f0e0b2dbf0_0;
    %assign/vec4 v0x55f0e0b2ddd0_0, 0;
    %load/vec4 v0x55f0e0b2d970_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f0e0b2dfb0_0, 0;
    %load/vec4 v0x55f0e0b2d970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
    %jmp T_26.11;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2bf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2dab0_0, 0;
    %load/vec4 v0x55f0e0b2ba30_0;
    %load/vec4 v0x55f0e0b2b740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %load/vec4 v0x55f0e0b2b7e0_0;
    %assign/vec4 v0x55f0e0b2b6a0_0, 0;
    %load/vec4 v0x55f0e0b2e5f0_0;
    %assign/vec4 v0x55f0e0b2d330_0, 0;
    %load/vec4 v0x55f0e0b2e4b0_0;
    %assign/vec4 v0x55f0e0b2d0b0_0, 0;
    %load/vec4 v0x55f0e0b2e050_0;
    %assign/vec4 v0x55f0e0b2b4c0_0, 0;
    %load/vec4 v0x55f0e0b2e2d0_0;
    %assign/vec4 v0x55f0e0b2ca70_0, 0;
    %load/vec4 v0x55f0e0b2e370_0;
    %assign/vec4 v0x55f0e0b2ccf0_0, 0;
    %load/vec4 v0x55f0e0b2e550_0;
    %assign/vec4 v0x55f0e0b2d1f0_0, 0;
    %load/vec4 v0x55f0e0b2e0f0_0;
    %assign/vec4 v0x55f0e0b2e230_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55f0e0b2c110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b2c250_0, 0;
    %load/vec4 v0x55f0e0b2c610_0;
    %assign/vec4 v0x55f0e0b2c750_0, 0;
    %load/vec4 v0x55f0e0b2c430_0;
    %assign/vec4 v0x55f0e0b2c570_0, 0;
    %load/vec4 v0x55f0e0b2d3d0_0;
    %assign/vec4 v0x55f0e0b2d510_0, 0;
    %load/vec4 v0x55f0e0b2c7f0_0;
    %assign/vec4 v0x55f0e0b2c930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2ced0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2bf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2d8d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x55f0e0b2bcb0_0;
    %load/vec4 v0x55f0e0b2df10_0;
    %and;
    %load/vec4 v0x55f0e0b2bad0_0;
    %and;
    %load/vec4 v0x55f0e0b2dbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %load/vec4 v0x55f0e0b2bb70_0;
    %assign/vec4 v0x55f0e0b2b6a0_0, 0;
    %load/vec4 v0x55f0e0b2dc90_0;
    %assign/vec4 v0x55f0e0b2dd30_0, 0;
    %load/vec4 v0x55f0e0b2e730_0;
    %assign/vec4 v0x55f0e0b2d330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b2d0b0_0, 0;
    %load/vec4 v0x55f0e0b2e050_0;
    %assign/vec4 v0x55f0e0b2b4c0_0, 0;
    %load/vec4 v0x55f0e0b2e2d0_0;
    %assign/vec4 v0x55f0e0b2ca70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b2ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2d1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2e230_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55f0e0b2c110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b2c250_0, 0;
    %load/vec4 v0x55f0e0b2c610_0;
    %assign/vec4 v0x55f0e0b2c750_0, 0;
    %load/vec4 v0x55f0e0b2c430_0;
    %assign/vec4 v0x55f0e0b2c570_0, 0;
    %load/vec4 v0x55f0e0b2d3d0_0;
    %assign/vec4 v0x55f0e0b2d510_0, 0;
    %load/vec4 v0x55f0e0b2c7f0_0;
    %assign/vec4 v0x55f0e0b2c930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2ced0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2bf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2d8d0_0, 0;
    %load/vec4 v0x55f0e0b2dc90_0;
    %assign/vec4 v0x55f0e0b2da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2dab0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
T_26.14 ;
T_26.13 ;
    %jmp T_26.11;
T_26.3 ;
    %load/vec4 v0x55f0e0b2cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
T_26.16 ;
    %jmp T_26.11;
T_26.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2ce30_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
    %jmp T_26.11;
T_26.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
    %jmp T_26.11;
T_26.6 ;
    %load/vec4 v0x55f0e0b2cd90_0;
    %assign/vec4 v0x55f0e0b2d5b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
    %jmp T_26.11;
T_26.7 ;
    %load/vec4 v0x55f0e0b2d830_0;
    %load/vec4 v0x55f0e0b2d6f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2bf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
T_26.18 ;
    %jmp T_26.11;
T_26.8 ;
    %load/vec4 v0x55f0e0b2db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b2dab0_0, 0;
T_26.20 ;
    %load/vec4 v0x55f0e0b2cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b2bdf0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
T_26.22 ;
    %jmp T_26.11;
T_26.9 ;
    %load/vec4 v0x55f0e0b2bfd0_0;
    %load/vec4 v0x55f0e0b2bd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b2bf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0e0b2d970_0, 0;
T_26.24 ;
    %jmp T_26.11;
T_26.11 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55f0e0a5f580;
T_27 ;
    %wait E_0x55f0e07f4050;
    %load/vec4 v0x55f0e0b27dd0_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %load/vec4 v0x55f0e0b27d30_0;
    %store/vec4 v0x55f0e0a398b0_0, 0, 2;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_decode, S_0x55f0e0a5bc70;
    %store/vec4 v0x55f0e0b27c90_0, 0, 3;
    %load/vec4 v0x55f0e0b26f80_0;
    %store/vec4 v0x55f0e0a398b0_0, 0, 2;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_decode, S_0x55f0e0a5bc70;
    %store/vec4 v0x55f0e0b26ee0_0, 0, 3;
    %load/vec4 v0x55f0e0b284b0_0;
    %store/vec4 v0x55f0e0a398b0_0, 0, 2;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_decode, S_0x55f0e0a5bc70;
    %store/vec4 v0x55f0e0b28410_0, 0, 3;
    %jmp T_27.5;
T_27.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f0e0b27c90_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f0e0b26ee0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f0e0b28410_0, 0, 3;
    %jmp T_27.5;
T_27.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f0e0b27c90_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f0e0b26ee0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f0e0b28410_0, 0, 3;
    %jmp T_27.5;
T_27.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f0e0b27c90_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f0e0b26ee0_0, 0, 3;
    %load/vec4 v0x55f0e0b29450_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_27.7, 8;
T_27.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_27.7, 8;
 ; End of false expr.
    %blend;
T_27.7;
    %store/vec4 v0x55f0e0b28410_0, 0, 3;
    %jmp T_27.5;
T_27.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f0e0b27c90_0, 0, 3;
    %load/vec4 v0x55f0e0b29450_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v0x55f0e0b26ee0_0, 0, 3;
    %load/vec4 v0x55f0e0b29450_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_27.11, 8;
T_27.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_27.11, 8;
 ; End of false expr.
    %blend;
T_27.11;
    %store/vec4 v0x55f0e0b28410_0, 0, 3;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55f0e0a5f580;
T_28 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0b29770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b29bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29b30_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29c70_0, 0;
    %load/vec4 v0x55f0e0b29d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b29bd0_0, 0;
    %load/vec4 v0x55f0e0b27f10_0;
    %assign/vec4 v0x55f0e0b29e50_0, 0;
    %load/vec4 v0x55f0e0b27f10_0;
    %assign/vec4 v0x55f0e0b29ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29b30_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55f0e0b29b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b29b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b29bd0_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x55f0e0b27bf0_0;
    %load/vec4 v0x55f0e0b29bd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b29bd0_0, 0;
    %load/vec4 v0x55f0e0b29e50_0;
    %assign/vec4 v0x55f0e0b29ef0_0, 0;
    %load/vec4 v0x55f0e0b29e50_0;
    %inv;
    %assign/vec4 v0x55f0e0b29e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b29c70_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x55f0e0b29bd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b29bd0_0, 0;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f0e0a5f580;
T_29 ;
    %wait E_0x55f0e06dc7a0;
    %load/vec4 v0x55f0e0b28eb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b29270_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b28870_0, 0, 4;
    %jmp T_29.4;
T_29.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f0e0b2a030_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0b29270_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f0e0b28b90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0b28870_0, 0, 4;
    %jmp T_29.4;
T_29.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55f0e0b2a030_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0b2a030_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0b29270_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55f0e0b28b90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0b28870_0, 0, 4;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x55f0e0b2a030_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55f0e0b29270_0, 0, 4;
    %load/vec4 v0x55f0e0b28b90_0;
    %store/vec4 v0x55f0e0b28870_0, 0, 4;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55f0e0a5f580;
T_30 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0b29770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b2a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b282d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f0e0b28eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b2a030_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f0e0b27020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b27200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b28690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b28c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b28050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b294f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b29590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b28d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b29310_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55f0e0b2a2b0_0;
    %assign/vec4 v0x55f0e0b2a210_0, 0;
    %load/vec4 v0x55f0e0b28370_0;
    %assign/vec4 v0x55f0e0b282d0_0, 0;
    %load/vec4 v0x55f0e0b28f50_0;
    %assign/vec4 v0x55f0e0b28eb0_0, 0;
    %load/vec4 v0x55f0e0b2a0d0_0;
    %assign/vec4 v0x55f0e0b2a030_0, 0;
    %load/vec4 v0x55f0e0b270c0_0;
    %assign/vec4 v0x55f0e0b27020_0, 0;
    %load/vec4 v0x55f0e0b27ab0_0;
    %assign/vec4 v0x55f0e0b27200_0, 0;
    %load/vec4 v0x55f0e0b28730_0;
    %assign/vec4 v0x55f0e0b28690_0, 0;
    %load/vec4 v0x55f0e0b28cd0_0;
    %assign/vec4 v0x55f0e0b28c30_0, 0;
    %load/vec4 v0x55f0e0b29db0_0;
    %assign/vec4 v0x55f0e0b29d10_0, 0;
    %load/vec4 v0x55f0e0b280f0_0;
    %assign/vec4 v0x55f0e0b28050_0, 0;
    %load/vec4 v0x55f0e0b296d0_0;
    %assign/vec4 v0x55f0e0b294f0_0, 0;
    %load/vec4 v0x55f0e0b29630_0;
    %assign/vec4 v0x55f0e0b29590_0, 0;
    %load/vec4 v0x55f0e0b28e10_0;
    %assign/vec4 v0x55f0e0b28d70_0, 0;
    %load/vec4 v0x55f0e0b293b0_0;
    %assign/vec4 v0x55f0e0b29310_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f0e0a5f580;
T_31 ;
    %wait E_0x55f0e07e3f30;
    %load/vec4 v0x55f0e0b2a210_0;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28eb0_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b2a030_0;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %load/vec4 v0x55f0e0b27020_0;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b27200_0;
    %store/vec4 v0x55f0e0b27ab0_0, 0, 32;
    %load/vec4 v0x55f0e0b28690_0;
    %store/vec4 v0x55f0e0b28730_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b29950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b29810_0, 0, 32;
    %load/vec4 v0x55f0e0b282d0_0;
    %store/vec4 v0x55f0e0b28370_0, 0, 1;
    %load/vec4 v0x55f0e0b28050_0;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
    %load/vec4 v0x55f0e0b28d70_0;
    %store/vec4 v0x55f0e0b28e10_0, 0, 1;
    %load/vec4 v0x55f0e0b29310_0;
    %store/vec4 v0x55f0e0b293b0_0, 0, 1;
    %load/vec4 v0x55f0e0b294f0_0;
    %store/vec4 v0x55f0e0b296d0_0, 0, 1;
    %load/vec4 v0x55f0e0b29590_0;
    %store/vec4 v0x55f0e0b29630_0, 0, 4;
    %load/vec4 v0x55f0e0b2a210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %jmp T_31.13;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b28370_0, 0, 1;
    %load/vec4 v0x55f0e0b2a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b27c90_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b27dd0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f0e0b28190_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
    %load/vec4 v0x55f0e0b28550_0;
    %inv;
    %store/vec4 v0x55f0e0b28e10_0, 0, 1;
    %load/vec4 v0x55f0e0b28550_0;
    %inv;
    %load/vec4 v0x55f0e0b27dd0_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f0e0b27dd0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f0e0b27dd0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f0e0b27dd0_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f0e0b27dd0_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f0e0b27dd0_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f0e0b27dd0_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55f0e0b293b0_0, 0, 1;
T_31.14 ;
    %jmp T_31.13;
T_31.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b28370_0, 0, 1;
    %load/vec4 v0x55f0e0b28050_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.16, 4;
    %load/vec4 v0x55f0e0b28050_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
    %jmp T_31.17;
T_31.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
T_31.17 ;
    %jmp T_31.13;
T_31.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %load/vec4 v0x55f0e0b28eb0_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %load/vec4 v0x55f0e0b299f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/getv 4, v0x55f0e0b28eb0_0;
    %shiftl 4;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
T_31.18 ;
    %load/vec4 v0x55f0e0b27160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %load/vec4 v0x55f0e0b27020_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f0e0b28eb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b270c0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b26da0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b26ee0_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b26e40_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_31.26, 8;
    %load/vec4 v0x55f0e0b26d00_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_31.27, 8;
T_31.26 ; End of true expr.
    %load/vec4 v0x55f0e0b26e40_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_31.28, 9;
    %load/vec4 v0x55f0e0b26d00_0;
    %jmp/1 T_31.29, 9;
T_31.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.29, 9;
 ; End of false expr.
    %blend;
T_31.29;
    %jmp/0 T_31.27, 8;
 ; End of false expr.
    %blend;
T_31.27;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.25;
T_31.24 ;
    %load/vec4 v0x55f0e0b291d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b29130_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.31;
T_31.30 ;
    %load/vec4 v0x55f0e0b287d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b287d0_0;
    %store/vec4 v0x55f0e0b28730_0, 0, 4;
    %jmp T_31.33;
T_31.32 ;
    %load/vec4 v0x55f0e0b29090_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.34, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_31.37, 8;
T_31.36 ; End of true expr.
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %jmp/0 T_31.37, 8;
 ; End of false expr.
    %blend;
T_31.37;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b27ab0_0, 0, 32;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b296d0_0, 0, 1;
    %jmp T_31.39;
T_31.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
T_31.39 ;
    %jmp T_31.35;
T_31.34 ;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %jmp T_31.41;
T_31.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28230_0;
    %load/vec4 v0x55f0e0b29310_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_31.43, 8;
T_31.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.43, 8;
 ; End of false expr.
    %blend;
T_31.43;
    %add;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
T_31.41 ;
T_31.35 ;
T_31.33 ;
T_31.31 ;
T_31.25 ;
T_31.22 ;
T_31.20 ;
    %jmp T_31.13;
T_31.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %load/vec4 v0x55f0e0b28eb0_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %load/vec4 v0x55f0e0b29f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.44, 8;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/getv 4, v0x55f0e0b28eb0_0;
    %shiftl 4;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
T_31.44 ;
    %load/vec4 v0x55f0e0b27160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.46, 8;
    %load/vec4 v0x55f0e0b27020_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f0e0b28eb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b26da0_0;
    %load/vec4 v0x55f0e0b270c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b291d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b29130_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.51;
T_31.50 ;
    %load/vec4 v0x55f0e0b287d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b287d0_0;
    %store/vec4 v0x55f0e0b28730_0, 0, 4;
    %jmp T_31.53;
T_31.52 ;
    %load/vec4 v0x55f0e0b29090_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.54, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_31.57, 8;
T_31.56 ; End of true expr.
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %jmp/0 T_31.57, 8;
 ; End of false expr.
    %blend;
T_31.57;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b27ab0_0, 0, 32;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b296d0_0, 0, 1;
    %jmp T_31.59;
T_31.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
T_31.59 ;
    %jmp T_31.55;
T_31.54 ;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %jmp T_31.61;
T_31.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28230_0;
    %load/vec4 v0x55f0e0b29310_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_31.63, 8;
T_31.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.63, 8;
 ; End of false expr.
    %blend;
T_31.63;
    %add;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
T_31.61 ;
T_31.55 ;
T_31.53 ;
T_31.51 ;
T_31.48 ;
T_31.46 ;
    %jmp T_31.13;
T_31.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %load/vec4 v0x55f0e0b28eb0_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %load/vec4 v0x55f0e0b29f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.64, 8;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/getv 4, v0x55f0e0b28eb0_0;
    %shiftl 4;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
T_31.64 ;
    %load/vec4 v0x55f0e0b27160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.66, 8;
    %load/vec4 v0x55f0e0b27020_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f0e0b28eb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b270c0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b287d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b287d0_0;
    %store/vec4 v0x55f0e0b28730_0, 0, 4;
    %jmp T_31.71;
T_31.70 ;
    %load/vec4 v0x55f0e0b29090_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.72, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_31.75, 8;
T_31.74 ; End of true expr.
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %jmp/0 T_31.75, 8;
 ; End of false expr.
    %blend;
T_31.75;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b27ab0_0, 0, 32;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b296d0_0, 0, 1;
    %jmp T_31.77;
T_31.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
T_31.77 ;
    %jmp T_31.73;
T_31.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28230_0;
    %load/vec4 v0x55f0e0b29310_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_31.79, 8;
T_31.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.79, 8;
 ; End of false expr.
    %blend;
T_31.79;
    %add;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
T_31.73 ;
T_31.71 ;
T_31.68 ;
T_31.66 ;
    %jmp T_31.13;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_31.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f0e0b29630_0, 0, 4;
    %jmp T_31.81;
T_31.80 ;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_31.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f0e0b29630_0, 0, 4;
    %jmp T_31.83;
T_31.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b29630_0, 0, 4;
T_31.83 ;
T_31.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %jmp T_31.13;
T_31.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %load/vec4 v0x55f0e0b27160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.84, 8;
    %load/vec4 v0x55f0e0b28690_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.86, 4;
    %load/vec4 v0x55f0e0b28690_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55f0e0b28730_0, 0, 4;
T_31.86 ;
    %load/vec4 v0x55f0e0b28690_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.88, 4;
    %load/vec4 v0x55f0e0b29090_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0b28f50_0, 0, 3;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_31.93, 8;
T_31.92 ; End of true expr.
    %load/vec4 v0x55f0e0b2a3f0_0;
    %jmp/0 T_31.93, 8;
 ; End of false expr.
    %blend;
T_31.93;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_31.95, 8;
T_31.94 ; End of true expr.
    %load/vec4 v0x55f0e0b28410_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %jmp/0 T_31.95, 8;
 ; End of false expr.
    %blend;
T_31.95;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b27ab0_0, 0, 32;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.97, 8;
T_31.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.97, 8;
 ; End of false expr.
    %blend;
T_31.97;
    %store/vec4 v0x55f0e0b296d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b29630_0, 0, 4;
    %jmp T_31.91;
T_31.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f0e0b28190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0b29310_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_31.99, 8;
T_31.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.99, 8;
 ; End of false expr.
    %blend;
T_31.99;
    %add;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
T_31.91 ;
T_31.88 ;
T_31.84 ;
    %jmp T_31.13;
T_31.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_31.101, 8;
T_31.100 ; End of true expr.
    %load/vec4 v0x55f0e0b28eb0_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %jmp/0 T_31.101, 8;
 ; End of false expr.
    %blend;
T_31.101;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %load/vec4 v0x55f0e0b28550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.102, 8;
    %load/vec4 v0x55f0e0b29590_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b294f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.104, 8;
    %load/vec4 v0x55f0e0b299f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.106, 8;
    %load/vec4 v0x55f0e0b28eb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.110, 6;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.112;
T_31.108 ;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f0e0b28870_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.112;
T_31.109 ;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x55f0e0b28870_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.112;
T_31.110 ;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55f0e0b28870_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.112;
T_31.112 ;
    %pop/vec4 1;
T_31.106 ;
T_31.104 ;
    %load/vec4 v0x55f0e0b27160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.113, 8;
    %load/vec4 v0x55f0e0b29590_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_31.115, 4;
    %load/vec4 v0x55f0e0b29590_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55f0e0b29630_0, 0, 4;
    %jmp T_31.116;
T_31.115 ;
    %load/vec4 v0x55f0e0b294f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b296d0_0, 0, 1;
    %jmp T_31.118;
T_31.117 ;
    %load/vec4 v0x55f0e0b27020_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f0e0b28eb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b270c0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b27200_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f0e0b27ab0_0, 0, 32;
    %load/vec4 v0x55f0e0b298b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b29950_0, 0, 1;
    %load/vec4 v0x55f0e0b27dd0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_31.123, 4;
    %load/vec4 v0x55f0e0b2a0d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55f0e0a38d90_0, 0, 8;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.rev8, S_0x55f0e0aa5ac0;
    %load/vec4 v0x55f0e0b2a0d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55f0e0a38d90_0, 0, 8;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.rev8, S_0x55f0e0aa5ac0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0b2a0d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55f0e0a38d90_0, 0, 8;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.rev8, S_0x55f0e0aa5ac0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0b2a0d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55f0e0a38d90_0, 0, 8;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.rev8, S_0x55f0e0aa5ac0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0b29810_0, 0, 32;
    %jmp T_31.124;
T_31.123 ;
    %load/vec4 v0x55f0e0b2a0d0_0;
    %store/vec4 v0x55f0e0b29810_0, 0, 32;
T_31.124 ;
T_31.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
T_31.119 ;
    %load/vec4 v0x55f0e0b29090_0;
    %load/vec4 v0x55f0e0b27ab0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.125, 5;
    %load/vec4 v0x55f0e0b2a5d0_0;
    %load/vec4 v0x55f0e0b27fb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %jmp T_31.128;
T_31.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f0e0b28190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0b29310_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_31.130, 8;
T_31.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.130, 8;
 ; End of false expr.
    %blend;
T_31.130;
    %add;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
T_31.128 ;
T_31.125 ;
T_31.118 ;
T_31.116 ;
T_31.113 ;
    %jmp T_31.103;
T_31.102 ;
    %load/vec4 v0x55f0e0b29f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.131, 8;
    %load/vec4 v0x55f0e0b2a030_0;
    %ix/getv 4, v0x55f0e0b28eb0_0;
    %shiftl 4;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
T_31.131 ;
    %load/vec4 v0x55f0e0b27160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.133, 8;
    %load/vec4 v0x55f0e0b27020_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f0e0b28eb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b270c0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f0e0b270c0_0, 0, 6;
    %load/vec4 v0x55f0e0b27200_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f0e0b27ab0_0, 0, 32;
    %load/vec4 v0x55f0e0b27200_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55f0e0b29090_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f0e0b2a490_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.137, 8;
    %load/vec4 v0x55f0e0b2a3f0_0;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %jmp T_31.138;
T_31.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
T_31.138 ;
T_31.135 ;
    %load/vec4 v0x55f0e0b29090_0;
    %load/vec4 v0x55f0e0b27ab0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f0e0b28190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0b29310_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_31.142, 8;
T_31.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.142, 8;
 ; End of false expr.
    %blend;
T_31.142;
    %add;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
T_31.139 ;
T_31.133 ;
T_31.103 ;
    %jmp T_31.13;
T_31.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %load/vec4 v0x55f0e0b28eb0_0;
    %store/vec4 v0x55f0e0a393a0_0, 0, 3;
    %callf/vec4 TD_apb_master_tb.dut.u_qspi_fsm.lane_mask, S_0x55f0e0a5b980;
    %store/vec4 v0x55f0e0b28cd0_0, 0, 4;
    %load/vec4 v0x55f0e0b2a3f0_0;
    %store/vec4 v0x55f0e0b2a0d0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %jmp T_31.13;
T_31.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b28370_0, 0, 1;
    %load/vec4 v0x55f0e0b27fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %load/vec4 v0x55f0e0b28190_0;
    %pad/u 8;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
T_31.143 ;
    %jmp T_31.13;
T_31.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b28370_0, 0, 1;
    %load/vec4 v0x55f0e0b28050_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.145, 4;
    %load/vec4 v0x55f0e0b28050_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
    %jmp T_31.146;
T_31.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
T_31.146 ;
    %jmp T_31.13;
T_31.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b28370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b29db0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e0b2a2b0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f0e0b28190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f0e0b29310_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_31.148, 8;
T_31.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.148, 8;
 ; End of false expr.
    %blend;
T_31.148;
    %add;
    %store/vec4 v0x55f0e0b280f0_0, 0, 8;
    %jmp T_31.13;
T_31.13 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55f0e0b39650;
T_32 ;
    %wait E_0x55f0e07db790;
    %load/vec4 v0x55f0e0b3ae50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b3abf0_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x55f0e0b3abf0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x55f0e0b3abf0_0;
    %add;
    %ix/getv/s 3, v0x55f0e0b3abf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b3acd0, 0, 4;
    %load/vec4 v0x55f0e0b3abf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f0e0b3abf0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3a5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3b380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3a930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b3a870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3a240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3b0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b3afe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b3ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b3a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3ab30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55f0e0b3aa70_0;
    %nor/r;
    %assign/vec4 v0x55f0e0b3a5f0_0, 0;
    %load/vec4 v0x55f0e0b3ab30_0;
    %nor/r;
    %assign/vec4 v0x55f0e0b3b380_0, 0;
    %load/vec4 v0x55f0e0b3b0f0_0;
    %nor/r;
    %assign/vec4 v0x55f0e0b3a240_0, 0;
    %load/vec4 v0x55f0e0b3a5f0_0;
    %load/vec4 v0x55f0e0b3a690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x55f0e0b3a3f0_0;
    %assign/vec4 v0x55f0e0b3a4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b3aa70_0, 0;
T_32.4 ;
    %load/vec4 v0x55f0e0b3b380_0;
    %load/vec4 v0x55f0e0b3b610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b3ab30_0, 0;
    %load/vec4 v0x55f0e0b3b190_0;
    %assign/vec4 v0x55f0e0b3b2a0_0, 0;
    %load/vec4 v0x55f0e0b3b420_0;
    %assign/vec4 v0x55f0e0b3b530_0, 0;
T_32.6 ;
    %load/vec4 v0x55f0e0b3a930_0;
    %load/vec4 v0x55f0e0b3a780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3a930_0, 0;
T_32.8 ;
    %load/vec4 v0x55f0e0b3aa70_0;
    %load/vec4 v0x55f0e0b3ab30_0;
    %and;
    %load/vec4 v0x55f0e0b3a930_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %fork t_3, S_0x55f0e0b39b80;
    %jmp t_2;
    .scope S_0x55f0e0b39b80;
t_3 ;
    %load/vec4 v0x55f0e0b3a4e0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55f0e0b39d30_0, 0, 32;
    %load/vec4 v0x55f0e0b3b530_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v0x55f0e0b3b2a0_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x55f0e0b39d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b3acd0, 0, 4;
T_32.12 ;
    %load/vec4 v0x55f0e0b3b530_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %load/vec4 v0x55f0e0b3b2a0_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x55f0e0b39d30_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b3acd0, 4, 5;
T_32.14 ;
    %load/vec4 v0x55f0e0b3b530_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.16, 8;
    %load/vec4 v0x55f0e0b3b2a0_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x55f0e0b39d30_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b3acd0, 4, 5;
T_32.16 ;
    %load/vec4 v0x55f0e0b3b530_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.18, 8;
    %load/vec4 v0x55f0e0b3b2a0_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x55f0e0b39d30_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b3acd0, 4, 5;
T_32.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b3a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b3a930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3ab30_0, 0;
    %end;
    .scope S_0x55f0e0b39650;
t_2 %join;
T_32.10 ;
    %load/vec4 v0x55f0e0b3a240_0;
    %load/vec4 v0x55f0e0b3a300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.20, 8;
    %fork t_5, S_0x55f0e0b39e30;
    %jmp t_4;
    .scope S_0x55f0e0b39e30;
t_5 ;
    %load/vec4 v0x55f0e0b3a110_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55f0e0b3a030_0, 0, 32;
    %ix/getv/s 4, v0x55f0e0b3a030_0;
    %load/vec4a v0x55f0e0b3acd0, 4;
    %assign/vec4 v0x55f0e0b3ad90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b3afe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b3b0f0_0, 0;
    %end;
    .scope S_0x55f0e0b39650;
t_4 %join;
T_32.20 ;
    %load/vec4 v0x55f0e0b3b0f0_0;
    %load/vec4 v0x55f0e0b3aef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b3b0f0_0, 0;
T_32.22 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55f0e0a8bdf0;
T_33 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0e0b393b0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55f0e0b383b0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0e0b37bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0e0b38c30_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55f0e0b37920_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0e0b38990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0e0b39130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0e0b391f0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b38730_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f0e0b38110_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b37ca0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55f0e0b38030_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55f0e0b37f50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55f0e0b37e70_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b38810_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f0e0b392d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f0e0b382d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b37a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b38b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b38a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b37ae0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b39490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b381f0_0, 0, 32;
    %end;
    .thread T_33, $init;
    .scope S_0x55f0e0a8bdf0;
T_34 ;
    %fork t_7, S_0x55f0e0b367e0;
    %jmp t_6;
    .scope S_0x55f0e0b367e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b36970_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x55f0e0b36970_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_34.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55f0e0b36970_0;
    %store/vec4a v0x55f0e0b388d0, 4, 0;
    %load/vec4 v0x55f0e0b36970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f0e0b36970_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b39490_0, 0, 1;
    %end;
    .scope S_0x55f0e0a8bdf0;
t_6 %join;
    %end;
    .thread T_34;
    .scope S_0x55f0e0a8bdf0;
T_35 ;
    %wait E_0x55f0e0a3f4a0;
    %load/vec4 v0x55f0e0b39490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x55f0e0b381f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b381f0_0, 0;
    %load/vec4 v0x55f0e0b381f0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b39490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b381f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0b393b0_0, 4, 5;
T_35.2 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f0e0a8bdf0;
T_36 ;
    %wait E_0x55f0e0a283c0;
    %vpi_func 13 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x55f0e0b38030_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55f0e0a8bdf0;
T_37 ;
    %wait E_0x55f0e0a2d190;
    %vpi_func 13 109 "$time" 64 {0 0 0};
    %load/vec4 v0x55f0e0b38030_0;
    %sub;
    %assign/vec4 v0x55f0e0b37f50_0, 0;
    %load/vec4 v0x55f0e0b38810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55f0e0b37e70_0;
    %vpi_func 13 111 "$time" 64 {0 0 0};
    %load/vec4 v0x55f0e0b38030_0;
    %sub;
    %add;
    %assign/vec4 v0x55f0e0b37e70_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55f0e0a8bdf0;
T_38 ;
    %wait E_0x55f0e0ae13b0;
    %load/vec4 v0x55f0e0b38d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b37ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55f0e0b392d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %jmp T_38.12;
T_38.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.12;
T_38.3 ;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_38.13, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b37bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37ae0_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_38.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_38.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_38.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_38.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_38.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_38.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_38.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_38.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %jmp T_38.32;
T_38.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f0e0b382d0_0, 0;
    %load/vec4 v0x55f0e0b383b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.32;
T_38.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b393b0_0;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.32;
T_38.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0b393b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b38810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f0e0b37e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %jmp T_38.32;
T_38.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f0e0b393b0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %jmp T_38.32;
T_38.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.34, 8;
T_38.33 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_38.36, 9;
T_38.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.36, 9;
 ; End of false expr.
    %blend;
T_38.36;
    %jmp/0 T_38.34, 8;
 ; End of false expr.
    %blend;
T_38.34;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_38.38, 8;
T_38.37 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.40, 9;
T_38.39 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_38.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.42, 10;
T_38.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_38.42, 10;
 ; End of false expr.
    %blend;
T_38.42;
    %jmp/0 T_38.40, 9;
 ; End of false expr.
    %blend;
T_38.40;
    %jmp/0 T_38.38, 8;
 ; End of false expr.
    %blend;
T_38.38;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %jmp T_38.32;
T_38.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.44, 8;
T_38.43 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_38.46, 9;
T_38.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.46, 9;
 ; End of false expr.
    %blend;
T_38.46;
    %jmp/0 T_38.44, 8;
 ; End of false expr.
    %blend;
T_38.44;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_38.48, 8;
T_38.47 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.50, 9;
T_38.49 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_38.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.52, 10;
T_38.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_38.52, 10;
 ; End of false expr.
    %blend;
T_38.52;
    %jmp/0 T_38.50, 9;
 ; End of false expr.
    %blend;
T_38.50;
    %jmp/0 T_38.48, 8;
 ; End of false expr.
    %blend;
T_38.48;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %jmp T_38.32;
T_38.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.54, 8;
T_38.53 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_38.56, 9;
T_38.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.56, 9;
 ; End of false expr.
    %blend;
T_38.56;
    %jmp/0 T_38.54, 8;
 ; End of false expr.
    %blend;
T_38.54;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_38.58, 8;
T_38.57 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.60, 9;
T_38.59 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_38.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.62, 10;
T_38.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_38.62, 10;
 ; End of false expr.
    %blend;
T_38.62;
    %jmp/0 T_38.60, 9;
 ; End of false expr.
    %blend;
T_38.60;
    %jmp/0 T_38.58, 8;
 ; End of false expr.
    %blend;
T_38.58;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %jmp T_38.32;
T_38.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.64, 8;
T_38.63 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_38.66, 9;
T_38.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.66, 9;
 ; End of false expr.
    %blend;
T_38.66;
    %jmp/0 T_38.64, 8;
 ; End of false expr.
    %blend;
T_38.64;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_38.68, 8;
T_38.67 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.70, 9;
T_38.69 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_38.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.72, 10;
T_38.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_38.72, 10;
 ; End of false expr.
    %blend;
T_38.72;
    %jmp/0 T_38.70, 9;
 ; End of false expr.
    %blend;
T_38.70;
    %jmp/0 T_38.68, 8;
 ; End of false expr.
    %blend;
T_38.68;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %jmp T_38.32;
T_38.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.74, 8;
T_38.73 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_38.76, 9;
T_38.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.76, 9;
 ; End of false expr.
    %blend;
T_38.76;
    %jmp/0 T_38.74, 8;
 ; End of false expr.
    %blend;
T_38.74;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_38.78, 8;
T_38.77 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.80, 9;
T_38.79 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_38.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.82, 10;
T_38.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_38.82, 10;
 ; End of false expr.
    %blend;
T_38.82;
    %jmp/0 T_38.80, 9;
 ; End of false expr.
    %blend;
T_38.80;
    %jmp/0 T_38.78, 8;
 ; End of false expr.
    %blend;
T_38.78;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %jmp T_38.32;
T_38.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.84, 8;
T_38.83 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_38.86, 9;
T_38.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.86, 9;
 ; End of false expr.
    %blend;
T_38.86;
    %jmp/0 T_38.84, 8;
 ; End of false expr.
    %blend;
T_38.84;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_38.88, 8;
T_38.87 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_38.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.90, 9;
T_38.89 ; End of true expr.
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_38.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_38.92, 10;
T_38.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_38.92, 10;
 ; End of false expr.
    %blend;
T_38.92;
    %jmp/0 T_38.90, 9;
 ; End of false expr.
    %blend;
T_38.90;
    %jmp/0 T_38.88, 8;
 ; End of false expr.
    %blend;
T_38.88;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %jmp T_38.32;
T_38.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %load/vec4 v0x55f0e0b393b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.96, 8;
T_38.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.96, 8;
 ; End of false expr.
    %blend;
T_38.96;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38810_0;
    %load/vec4 v0x55f0e0b37e70_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.97, 8;
    %vpi_call/w 13 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55f0e0b37e70_0, P_0x55f0e0b310b0 {0 0 0};
T_38.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b38810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f0e0b37e70_0, 0;
    %jmp T_38.94;
T_38.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.94 ;
    %jmp T_38.32;
T_38.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %load/vec4 v0x55f0e0b393b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.102, 8;
T_38.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.102, 8;
 ; End of false expr.
    %blend;
T_38.102;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38810_0;
    %load/vec4 v0x55f0e0b37e70_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.103, 8;
    %vpi_call/w 13 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55f0e0b37e70_0, P_0x55f0e0b310b0 {0 0 0};
T_38.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b38810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f0e0b37e70_0, 0;
    %jmp T_38.100;
T_38.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.100 ;
    %jmp T_38.32;
T_38.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f0e0b38110_0, 0;
    %load/vec4 v0x55f0e0b393b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b38c30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_38.108, 8;
T_38.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_38.108, 8;
 ; End of false expr.
    %blend;
T_38.108;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %load/vec4 v0x55f0e0b38810_0;
    %load/vec4 v0x55f0e0b37e70_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.109, 8;
    %vpi_call/w 13 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55f0e0b37e70_0, P_0x55f0e0b310b0 {0 0 0};
T_38.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b38810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f0e0b37e70_0, 0;
    %jmp T_38.106;
T_38.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.106 ;
    %jmp T_38.32;
T_38.28 ;
    %load/vec4 v0x55f0e0b393b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %load/vec4 v0x55f0e0b38810_0;
    %load/vec4 v0x55f0e0b37e70_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.113, 8;
    %vpi_call/w 13 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55f0e0b37e70_0, P_0x55f0e0b310b0 {0 0 0};
T_38.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b38810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f0e0b37e70_0, 0;
    %jmp T_38.112;
T_38.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.112 ;
    %jmp T_38.32;
T_38.29 ;
    %load/vec4 v0x55f0e0b393b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %load/vec4 v0x55f0e0b38810_0;
    %load/vec4 v0x55f0e0b37e70_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.117, 8;
    %vpi_call/w 13 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55f0e0b37e70_0, P_0x55f0e0b310b0 {0 0 0};
T_38.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0e0b38810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f0e0b37e70_0, 0;
    %jmp T_38.116;
T_38.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.116 ;
    %jmp T_38.32;
T_38.30 ;
    %load/vec4 v0x55f0e0b393b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.119, 8;
    %fork t_9, S_0x55f0e0b36a10;
    %jmp t_8;
    .scope S_0x55f0e0b36a10;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b36ba0_0, 0, 32;
T_38.121 ;
    %load/vec4 v0x55f0e0b36ba0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_38.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55f0e0b36ba0_0;
    %store/vec4a v0x55f0e0b388d0, 4, 0;
    %load/vec4 v0x55f0e0b36ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f0e0b36ba0_0, 0, 32;
    %jmp T_38.121;
T_38.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b39490_0, 0;
    %end;
    .scope S_0x55f0e0a8bdf0;
t_8 %join;
    %jmp T_38.120;
T_38.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.120 ;
    %jmp T_38.32;
T_38.32 ;
    %pop/vec4 1;
T_38.13 ;
    %jmp T_38.12;
T_38.4 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_38.123, 4;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_38.125, 4;
    %vpi_call/w 13 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x55f0e0b38730_0 {0 0 0};
T_38.125 ;
T_38.123 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_38.127, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.128;
T_38.127 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.129, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.130;
T_38.129 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_38.131, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
T_38.131 ;
T_38.130 ;
T_38.128 ;
    %load/vec4 v0x55f0e0b37a00_0;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_38.133, 8;
    %load/vec4 v0x55f0e0b37920_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_38.135, 8;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_38.136, 8;
T_38.135 ; End of true expr.
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_38.137, 9;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_38.138, 9;
T_38.137 ; End of true expr.
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_38.138, 9;
 ; End of false expr.
    %blend;
T_38.138;
    %jmp/0 T_38.136, 8;
 ; End of false expr.
    %blend;
T_38.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %load/vec4 v0x55f0e0b37ae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37ae0_0, 0;
    %load/vec4 v0x55f0e0b37ae0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_38.139, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_38.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %jmp T_38.142;
T_38.141 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_38.143, 4;
    %fork t_11, S_0x55f0e0b36c40;
    %jmp t_10;
    .scope S_0x55f0e0b36c40;
t_11 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_38.145, 4;
    %load/vec4 v0x55f0e0b38a70_0;
    %store/vec4 v0x55f0e0b36dd0_0, 0, 32;
T_38.147 ;
    %load/vec4 v0x55f0e0b36dd0_0;
    %load/vec4 v0x55f0e0b38a70_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_38.148, 5;
    %load/vec4 v0x55f0e0b36dd0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_38.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55f0e0b36dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b388d0, 0, 4;
T_38.149 ;
    %load/vec4 v0x55f0e0b36dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f0e0b36dd0_0, 0, 32;
    %jmp T_38.147;
T_38.148 ;
    %jmp T_38.146;
T_38.145 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_38.151, 4;
    %load/vec4 v0x55f0e0b38a70_0;
    %store/vec4 v0x55f0e0b36dd0_0, 0, 32;
T_38.153 ;
    %load/vec4 v0x55f0e0b36dd0_0;
    %load/vec4 v0x55f0e0b38a70_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_38.154, 5;
    %load/vec4 v0x55f0e0b36dd0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_38.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55f0e0b36dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b388d0, 0, 4;
T_38.155 ;
    %load/vec4 v0x55f0e0b36dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f0e0b36dd0_0, 0, 32;
    %jmp T_38.153;
T_38.154 ;
T_38.151 ;
T_38.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b39490_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %end;
    .scope S_0x55f0e0a8bdf0;
t_10 %join;
    %jmp T_38.144;
T_38.143 ;
    %load/vec4 v0x55f0e0b38110_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %jmp T_38.158;
T_38.157 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_38.160, 8;
T_38.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_38.160, 8;
 ; End of false expr.
    %blend;
T_38.160;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37ae0_0, 0;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_38.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.162;
T_38.161 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_38.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.164;
T_38.163 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_38.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.166;
T_38.165 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.168;
T_38.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
T_38.168 ;
T_38.166 ;
T_38.164 ;
T_38.162 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_38.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
T_38.169 ;
    %ix/getv 4, v0x55f0e0b37920_0;
    %load/vec4a v0x55f0e0b388d0, 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
T_38.158 ;
T_38.144 ;
T_38.142 ;
T_38.139 ;
T_38.133 ;
    %jmp T_38.12;
T_38.5 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_38.171, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.172;
T_38.171 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.173, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.174;
T_38.173 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_38.175, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
T_38.175 ;
T_38.174 ;
T_38.172 ;
    %load/vec4 v0x55f0e0b37a00_0;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.177, 5;
    %load/vec4 v0x55f0e0b39130_0;
    %assign/vec4 v0x55f0e0b38990_0, 0;
    %load/vec4 v0x55f0e0b39130_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f0e0b37ca0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
T_38.177 ;
    %jmp T_38.12;
T_38.6 ;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %load/vec4 v0x55f0e0b38110_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_38.179, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_38.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_38.182, 8;
T_38.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_38.182, 8;
 ; End of false expr.
    %blend;
T_38.182;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_38.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
    %jmp T_38.184;
T_38.183 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_38.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b38730_0, 0;
T_38.185 ;
T_38.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_38.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.188;
T_38.187 ;
    %load/vec4 v0x55f0e0b37bc0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_38.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.190;
T_38.189 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_38.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.192;
T_38.191 ;
    %load/vec4 v0x55f0e0b38730_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_38.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
    %jmp T_38.194;
T_38.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f0e0b38650_0, 0;
T_38.194 ;
T_38.192 ;
T_38.190 ;
T_38.188 ;
    %ix/getv 4, v0x55f0e0b37920_0;
    %load/vec4a v0x55f0e0b388d0, 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
T_38.179 ;
    %jmp T_38.12;
T_38.7 ;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.195, 4;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %jmp T_38.196;
T_38.195 ;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_38.197, 4;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %jmp T_38.198;
T_38.197 ;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_38.199, 4;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
T_38.199 ;
T_38.198 ;
T_38.196 ;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_38.201, 8;
    %load/vec4 v0x55f0e0b37920_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
    %load/vec4 v0x55f0e0b37920_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55f0e0b388d0, 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37ca0_0;
    %nor/r;
    %load/vec4 v0x55f0e0b37ae0_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55f0e0b37920_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.203 ;
    %load/vec4 v0x55f0e0b37ae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37ae0_0, 0;
T_38.201 ;
    %jmp T_38.12;
T_38.8 ;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.205, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.206;
T_38.205 ;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_38.207, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
    %jmp T_38.208;
T_38.207 ;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_38.209, 4;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f0e0b39130_0, 0;
T_38.209 ;
T_38.208 ;
T_38.206 ;
    %load/vec4 v0x55f0e0b37a00_0;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55f0e0b37a00_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_38.211, 8;
    %load/vec4 v0x55f0e0b37920_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55f0e0b37920_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.213, 8;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_38.215, 8;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_38.216, 8;
T_38.215 ; End of true expr.
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_38.217, 9;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_38.218, 9;
T_38.217 ; End of true expr.
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_38.218, 9;
 ; End of false expr.
    %blend;
T_38.218;
    %jmp/0 T_38.216, 8;
 ; End of false expr.
    %blend;
T_38.216;
    %ix/getv 3, v0x55f0e0b37920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0e0b388d0, 0, 4;
    %load/vec4 v0x55f0e0b37920_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55f0e0b37920_0, 0;
T_38.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37ae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0e0b39490_0, 0;
T_38.211 ;
    %jmp T_38.12;
T_38.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
    %jmp T_38.12;
T_38.10 ;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_38.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b393b0_0;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
T_38.219 ;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v0x55f0e0b391f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b38570_0, 4, 1;
    %load/vec4 v0x55f0e0b391f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b37a00_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_38.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0e0b37a00_0, 0;
    %load/vec4 v0x55f0e0b382d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_38.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f0e0b382d0_0, 0;
    %load/vec4 v0x55f0e0b383b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %jmp T_38.224;
T_38.223 ;
    %load/vec4 v0x55f0e0b382d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_38.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f0e0b382d0_0, 0;
    %load/vec4 v0x55f0e0b383b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55f0e0b391f0_0, 0;
    %jmp T_38.226;
T_38.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f0e0b392d0_0, 0;
T_38.226 ;
T_38.224 ;
T_38.221 ;
    %jmp T_38.12;
T_38.12 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55f0e0a8bdf0;
T_39 ;
    %wait E_0x55f0e0a212c0;
    %load/vec4 v0x55f0e0b39490_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f0e0b393b0_0, 4, 1;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0e0b38c30_0, 0, 8;
    %load/vec4 v0x55f0e0b37a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f0e0b38b50_0, 0, 32;
    %load/vec4 v0x55f0e0b37920_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x55f0e0b38730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0x55f0e0b39130_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f0e0b38490_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55f0e0b38a70_0, 0, 32;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55f0e0a263e0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b3c220_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x55f0e0a263e0;
T_41 ;
    %delay 5000, 0;
    %load/vec4 v0x55f0e0b3c220_0;
    %inv;
    %store/vec4 v0x55f0e0b3c220_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55f0e0a263e0;
T_42 ;
    %vpi_call/w 3 138 "$dumpfile", "apb_master_tb.vcd" {0 0 0};
    %vpi_call/w 3 139 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55f0e0a263e0 {0 0 0};
    %delay 4230196224, 6;
    %vpi_call/w 3 141 "$display", "[apb_master_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 142 "$finish" {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x55f0e0a263e0;
T_43 ;
    %wait E_0x55f0e07d2ec0;
    %load/vec4 v0x55f0e0b3d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call/w 3 149 "$display", "[APB] t=%0t psel=%0b penable=%0b pwrite=%0b paddr=%03h pwdata=%08h prdata=%08h", $time, v0x55f0e0b3d880_0, v0x55f0e0b3d680_0, v0x55f0e0b3dd50_0, v0x55f0e0b3d5c0_0, v0x55f0e0b3dc90_0, v0x55f0e0b3d720_0 {0 0 0};
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55f0e0a263e0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b3c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b3deb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b3f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0b3df50_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55f0e0b3c0e0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e0b3f0d0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_44.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_44.1, 5;
    %jmp/1 T_44.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f0e07d2ec0;
    %jmp T_44.0;
T_44.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0e0b3deb0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_44.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_44.3, 5;
    %jmp/1 T_44.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f0e07d2ec0;
    %jmp T_44.2;
T_44.3 ;
    %pop/vec4 1;
    %fork TD_apb_master_tb.ctrl_enable, S_0x55f0e0a88aa0;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x55f0e06e6750_0, 0, 12;
    %fork TD_apb_master_tb.do_read, S_0x55f0e0a997f0;
    %join;
    %load/vec4 v0x55f0e06dce70_0;
    %store/vec4 v0x55f0e0b3c400_0, 0, 32;
    %load/vec4 v0x55f0e0b3c400_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 7, 0, 4;
    %jmp/0xz  T_44.4, 6;
    %vpi_call/w 3 251 "$fatal", 32'sb00000000000000000000000000000001, "CLK_DIV readback mismatch: %08h", v0x55f0e0b3c400_0 {0 0 0};
T_44.4 ;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55f0e06dcac0_0, 0, 12;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x55f0e065cb20_0, 0, 32;
    %fork TD_apb_master_tb.do_write, S_0x55f0e0a99b70;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55f0e06e6750_0, 0, 12;
    %fork TD_apb_master_tb.do_read, S_0x55f0e0a997f0;
    %join;
    %load/vec4 v0x55f0e06dce70_0;
    %store/vec4 v0x55f0e0b3c400_0, 0, 32;
    %load/vec4 v0x55f0e0b3c400_0;
    %parti/s 5, 0, 2;
    %cmpi/ne 25, 0, 5;
    %jmp/0xz  T_44.6, 6;
    %vpi_call/w 3 256 "$fatal", 32'sb00000000000000000000000000000001, "CS_CTRL readback mismatch: %08h", v0x55f0e0b3c400_0 {0 0 0};
T_44.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f0e0771c20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f0e0771fd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f0e0771870_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f0e071dea0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f0e078ba30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0e0772ae0_0, 0, 1;
    %pushi/vec4 159, 0, 8;
    %store/vec4 v0x55f0e05b3530_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0e0652980_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f0e06bab20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55f0e071e270_0, 0, 32;
    %fork TD_apb_master_tb.cfg_cmd, S_0x55f0e0a8ede0;
    %join;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55f0e06e6750_0, 0, 12;
    %fork TD_apb_master_tb.do_read, S_0x55f0e0a997f0;
    %join;
    %load/vec4 v0x55f0e06dce70_0;
    %store/vec4 v0x55f0e0b3c400_0, 0, 32;
    %load/vec4 v0x55f0e0b3c400_0;
    %parti/s 14, 0, 2;
    %cmpi/e 0, 0, 14;
    %jmp/0xz  T_44.8, 6;
    %vpi_call/w 3 261 "$fatal", 32'sb00000000000000000000000000000001, "CMD_CFG did not latch" {0 0 0};
T_44.8 ;
    %vpi_call/w 3 263 "$display", "apb_master unit tests passed" {0 0 0};
    %vpi_call/w 3 264 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "tb/apb_master_tb.v";
    "src/apb_master.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
    "src/axi4_ram_slave.v";
