======================================================
RTLCompiler invoked with options:
======================================================
-sv -2000 -hdl vhdl  -main Modic_Pipeline_lib.Fetch_Stage(Fetch_Stage)  -no_drc -xprobe -allow_MDR -allow_GSD -allow_FRN -allow_IPC -allow_UFO -thr_opt -allow_WFU -allow_CVD -allow_FSW -allow_VAC -res_share -tech_map -fsm_opt -allow_4ST -allow_ISL -out_dir C:/Users/Owner/Desktop/Past Classes/ECE 4435/HDS/Modic_Pipeline/Modic_Pipeline_lib/ps/Fetch_Stage/Fetch_Stage_impl_10//rtlc.out  -infer_mac -allow_IFC -force_all -pipe_flow -free_mem -infer_rom -infer_mem precision  -max_count 10000  -if_to_case -one_hot_enc -xor_eq_opt -new_ram_flow -xdbpipefdw 980  -rom_casexz -flatten_or 0  -msgpipefdw 968  -no_rtlplus -new_rom_flow -dfa_cp_opt -use_sync_dff -disable_incr -pri_enc_opt -new_mux_flow -xdbpipefdr 976  -flatten_and 0  -pconst_prop -msgpipefdr 956  -driver_pid 23136@cehbihgbbi  -vecwriteopt -infer_nary_op -disable_opt -infer_swp_ram -case_sel_opt -no_add3_opt -fsm_stg_opt -no_cross_share -lib_map_file C:/Users/Owner/Desktop/Past Classes/ECE 4435/HDS/Modic_Pipeline/Modic_Pipeline_lib/ps/Fetch_Stage/Fetch_Stage_impl_10//.jaguarc  -ccp_extended -reg_ctrl_opt -dc_onset_opt -max_loop_cnt 5000  -infer_counter 2  -loopset_opt -crtl_case_path 2  -cross_hier_dsp -encoding_style auto  -muxnn_decomp -aggressive_cse -exemplar_best -translucent_ps -use_enable_dff -cdfg_sweep_opt -new_or_simplify -cross_hier_mem -new_partsel_flow -if_els_if_mod -new_mux_costing -ctrl_mux_flat never  -disable_dumps -exemplar_eval 1  -no_addbuf_opt -latch_mux_opt -fpga_technology cycloneii  -rom_extensions -bundle_instances -case_to_shifter -no_radtolerant -muxnn_cond_opt -aggressive_rom -log_mux_merge -fsm_bin_heur_one -enable_size_check -strict_drc_check -fast_partition -max_mesg_count 10000  -xilinx_tech_map -enable_eval_free -lower_enum_break 5  -acceptance_level medium  -prepend_version Precision 2012a.10  -preserve_mults -muxnn_data_push -implicit_state binary  -state_space_opt -enable_stmt_opt -smart_rmv_gendh -concat_transform -compile_LD_inits -thru_reg_or_opt -new_instance_naming -mux_factor_opt -infer_syncasync_mem -generic_shine_thru -enhanced_messaging -altera_override -enable_BHV_messages -upper_enum_break 800  -shifter_trans_opt -memory_opt_switch -bind_mem_instances -std_generate_name -infer_var_shifters -case_const_sel_opt -enable_case_pragmas -localblock_hierref -stop_hetro_sharing -preserve_name_case -aggressive_if2case -res_share_mux_opt -show_all_elab_errors -fsm_opt_thru_func -barrel_shifter_opt -fsm_opt_thru_hier -crossscope_hier_ref -ctrl_sub_prog_flat 1024  -new_xilinx_retiming -extended_iftocase -infer_priority_dff -relaxed_mem_checks -hdl_array_name_style %s(%d)  -inline_flatten_proc -aggressive_ram_flow -mux_anded_sel_opt -disable_svassigncheck -mux_data_path_opt -enable_res_share_comm -gnd_hanging_terminals -support_greybox_flow -enable_expr_node_del -compile_celldefines -shifter_pattern_opt -share_const_port_func -precision_port_style -enable_time_support -fsm_thru_unique_funcs -enable_div_macro_opt -support_mult_sync_csa -extended_uncons_port -simple_vecwrite_impl -no_aggressive_sync_en_ff -lattice_ifelseif_flow -do_size_based_sorting -state_table_threshold 40  -prune_unread_donodes -infer_syncsetreset_mem -expanded_hier_control -enhanced_cross_share_flow -res_share_over_counter -support_initial_block -if_else_if_for_condasgn -enable_attrb_string_info -dual_edge_ff_support -across_blk_rom_inference -dont_infer_sel_counters -legalize_module_names -infer_enable_across_blocks -enable_new_div_macro_opt -share_mutex_read_ports -do_expression_tree_opt -case_to_shifter_constants -block_defparam_support -infer_latch_from_condops -mux_factor_sel_cone_opt -enable_unconstrained_port -optimized_vector_read -create_write_pri_for_mem -smart_cross_hier_for_mem -allow_multi_fanout_chier -replicate_mult_for_dsps -mux_data_path_modgen_l3 -omit_const_port_for_func -big_rom_miss_addr_percent 65  -omit_const_port_for_proc -no_tri_for_hanging_output -infer_quad_port_xilinx_ram -mux_data_path_bufinv_repl -partial_sanity_for_techcells -set_evaluated_return_size -aggressive_mux_factor_opt -allow_neg_range_for_leaf_type -mid_rom_miss_addr_percent 40  -evaluate_decls_in_generates -disable_module_body_freeing -mid_rom_reduc_lits_percent 10  -no_flatten_dummy_hierarchies -retain_bbox_param_value_type -do_common_input_extraction -allow_twod_to_oned_memories -mux_data_path_merg_cone_tune -hier_delimiter_in_annotations _  -dont_bubble_comparator_inverter 
======================================================
