# I/O Implementation Considerations

This section provides the generic guidelines when implementing various I/O standards. In addition, it also provides details of I/O states during various device operational modes such as power-up and initialization.

-   **[Reference Voltage for I/O Bank](GUID-759E3C32-CFDB-4217-B725-1FCEACD0DF11.md)**  

-   **[Mixed I/O in VDDI Banks](GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6.md)**  

-   **[I/O External Termination](GUID-81AF537E-CBCA-4F12-8617-BC33468205D6.md)**  

-   **[Implementing Emulated Standards for Outputs](GUID-CEDCE521-84AB-4ACB-9B30-7E70F1D7BAB1.md)**  

-   **[Implementing MIPI D-PHY](GUID-01A145E0-6FFC-412D-8258-FBEB32C25B55.md)**  

-   **[I/O States During Various Operational Modes](GUID-490841F6-E3F6-4962-90B5-632852B73078.md)**  

-   **[Cold Sparing and Hot Swap](GUID-AD2B62F0-4034-4F2D-8ECF-293BAAB55E0C.md)**  

-   **[I/O Glitches](GUID-3EFB79CE-5EED-4E70-A412-A790FDAC488F.md)**  

-   **[I/O Calibration](GUID-66564DE9-5E5E-472B-B622-F27BBDAC6D07.md)**  

-   **[Dynamic ODT or Fail-Safe LVDS](GUID-A6BFBAB6-5087-4127-A681-DE60DBA33993.md)**  

-   **[Dedicated I/O Pins](GUID-17D58099-BC07-47B3-8715-FBFA2B24239A.md)**  

-   **[Transceiver Receivers, Transmitters, and Reference Clock Inputs](GUID-FD9A5AB3-1D65-424A-ADE6-80CD589F8937.md)**  

-   **[MSS Pins \(For PolarFire SoC and RT PolarFire SoC FPGA Only\)](GUID-5B999592-2043-4A0E-85FB-43673D9B9748.md)**  

-   **[Unused I/O Pins](GUID-8F75B13C-A493-4ADB-BE93-6F659F4265F5.md)**  


**Parent topic:**[I/O Features and Implementation](GUID-15B2CA6C-8B5E-4D24-A89D-33DDF52325F5.md)

