module dtest;
reg D,En;
wire Q;
d_flipflop DF (D,Q,En);
initial
begin
$monitor ($time," D=%b, En=%b, Q=%b", D, En,Q);
#2 D = 1'bx;
   En =1'b1;
#2 D = 1'b0;
   En =1'b1;
#2 D = 1'b1;
   En =1'b1;
end
endmodule
