<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Fifth International Symposium on High-Performance Computer Architecture</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/hpca.png" alt="Proceedings of the Fifth International Symposium on High-Performance Computer Architecture" title="Proceedings of the Fifth International Symposium on High-Performance Computer Architecture" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1999\HPCA-1999.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Fifth International Symposium on High-Performance Computer Architecture</em><br/>HPCA, 1999.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/hpca/1999">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Fifth+International+Symposium+on+High-Performance+Computer+Architecture%22">Scholar</a><hr/><a href="http://www.computer.org/csdl/proceedings/hpca/1999/0004/00/index.html">CSDL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the Fifth International Symposium on High-Performance Computer Architecture':'HPCA');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{HPCA-1999,
	address       = "Orlando, Florida, USA",
<span class="uri">	ee            = "<a href="http://www.computer.org/csdl/proceedings/hpca/1999/0004/00/index.html">http://www.computer.org/csdl/proceedings/hpca/1999/0004/00/index.html</a>",
</span><span id="isbn">	isbn          = "0-7695-0004-8",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the Fifth International Symposium on High-Performance Computer Architecture</span>}",
	year          = 1999,
}</pre>
</div>
<hr/>
<h3>Contents (39 items)</h3><dl class="toc"><div class="rbox"><span class="tag">11 ×<a href="tag/memory management.html">#memory management</a></span><br/><span class="tag">10 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">8 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">6 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">6 ×<a href="tag/parallel.html">#parallel</a></span><br/><span class="tag">5 ×<a href="tag/thread.html">#thread</a></span><br/><span class="tag">4 ×<a href="tag/scalability.html">#scalability</a></span><br/><span class="tag">3 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">3 ×<a href="tag/distributed.html">#distributed</a></span><br/><span class="tag">2 ×<a href="tag/architecture.html">#architecture</a></span><br/></div><dt><a href="HPCA-1999-NakraGS.html">HPCA-1999-NakraGS</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Global Context-Based Value Prediction (<abbr title="Tarun Nakra">TN</abbr>, <abbr title="Rajiv Gupta">RG</abbr>, <abbr title="Mary Lou Soffa">MLS</abbr>), pp. 4–12.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="HPCA-1999-BrooksM.html">HPCA-1999-BrooksM</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance (<abbr title="David M. Brooks">DMB</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-DurbhakulaPA.html">HPCA-1999-DurbhakulaPA</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors (<abbr title="Murthy Durbhakula">MD</abbr>, <abbr title="Vijay S. Pai">VSP</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>), pp. 23–32.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-GatlinC.html">HPCA-1999-GatlinC</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Memory Hierarchy Considerations for Fast Transpose and Bit-Reversals (<abbr title="Kang Su Gatlin">KSG</abbr>, <abbr title="Larry Carter">LC</abbr>), pp. 33–42.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-WallaceTC.html">HPCA-1999-WallaceTC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Instruction Recycling on a Multiple-Path Processor (<abbr title="Steven Wallace">SW</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Brad Calder">BC</abbr>), pp. 44–53.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-TullsenLEL.html">HPCA-1999-TullsenLEL</a> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor (<abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Jack L. Lo">JLL</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Henry M. Levy">HML</abbr>), pp. 54–58.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-ParcerisaG.html">HPCA-1999-ParcerisaG</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>The Synergy of Multithreading and Access/Execute Decoupling (<abbr title="Joan-Manuel Parcerisa">JMP</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 59–63.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-HilyS.html">HPCA-1999-HilyS</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading (<abbr title="Sébastien Hily">SH</abbr>, <abbr title="André Seznec">AS</abbr>), pp. 64–67.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="HPCA-1999-CarterHSSZBDKKPST.html">HPCA-1999-CarterHSSZBDKKPST</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Impulse: Building a Smarter Memory Controller (<abbr title="John B. Carter">JBC</abbr>, <abbr title="Wilson C. Hsieh">WCH</abbr>, <abbr title="Leigh Stoller">LS</abbr>, <abbr title="Mark R. Swanson">MRS</abbr>, <abbr title="Lixin Zhang">LZ</abbr>, <abbr title="Erik Brunvand">EB</abbr>, <abbr title="Al Davis">AD</abbr>, <abbr title="Chen-Chi Kuo">CCK</abbr>, <abbr title="Ravindra Kuramkote">RK</abbr>, <abbr title="Michael A. Parker">MAP</abbr>, <abbr title="Lambert Schaelicke">LS</abbr>, <abbr title="Terry Tateyama">TT</abbr>), pp. 70–79.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-HongMSKAW.html">HPCA-1999-HongMSKAW</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory (<abbr title="Sung I. Hong">SIH</abbr>, <abbr title="Sally A. McKee">SAM</abbr>, <abbr title="Maximo H. Salinas">MHS</abbr>, <abbr title="Robert H. Klenke">RHK</abbr>, <abbr title="James H. Aylor">JHA</abbr>, <abbr title="William A. Wulf">WAW</abbr>), pp. 80–89.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-TanakaMH.html">HPCA-1999-TanakaMH</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Lightweight Hardware Distributed Shared Memory Supported by Generalized Combining (<abbr title="Kiyofumi Tanaka">KT</abbr>, <abbr title="Takashi Matsumoto">TM</abbr>, <abbr title="Kei Hiraki">KH</abbr>), pp. 90–99.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-HuangL.html">HPCA-1999-HuangL</a> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Exploiting Basic Block Value Locality with Block Reuse (<abbr title="Jian Huang">JH</abbr>, <abbr title="David J. Lilja">DJL</abbr>), pp. 106–114.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="HPCA-1999-RotenbergJS.html">HPCA-1999-RotenbergJS</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>A Study of Control Independence in Superscalar Processors (<abbr title="Eric Rotenberg">ER</abbr>, <abbr title="Quinn Jacobson">QJ</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 115–124.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-JacobsonS.html">HPCA-1999-JacobsonS</a> <span class="tag"><a href="tag/preprocessor.html" title="preprocessor">#preprocessor</a></span></dt><dd>Instruction Pre-Processing in Trace Processors (<abbr title="Quinn Jacobson">QJ</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 125–129.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-FernandesLT.html">HPCA-1999-FernandesLT</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Distributed Modulo Scheduling (<abbr title="Marcio Merino Fernandes">MMF</abbr>, <abbr title="Josep Llosa">JL</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 130–134.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-ZhangRT.html">HPCA-1999-ZhangRT</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors (<abbr title="Ye Zhang">YZ</abbr>, <abbr title="Lawrence Rauchwerger">LR</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 135–139.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-MichaelN.html">HPCA-1999-MichaelN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors (<abbr title="Maged M. Michael">MMM</abbr>, <abbr title="Ashwini K. Nanda">AKN</abbr>), pp. 142–151.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-IyerB.html">HPCA-1999-IyerB</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors (<abbr title="Ravi R. Iyer">RRI</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 152–160.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="HPCA-1999-KaxirasG.html">HPCA-1999-KaxirasG</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improving CC-NUMA Performance Using Instruction-Based Prediction (<abbr title="Stefanos Kaxiras">SK</abbr>, <abbr title="James R. Goodman">JRG</abbr>), pp. 161–170.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-HagerstenK.html">HPCA-1999-HagerstenK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>WildFire: A Scalable Path for SMPs (<abbr title="Erik Hagersten">EH</abbr>, <abbr title="Michael Koster">MK</abbr>), pp. 172–181.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-FalsafiW.html">HPCA-1999-FalsafiW</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/queue.html" title="queue">#queue</a></span></dt><dd>Parallel Dispatch Queue: A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols (<abbr title="Babak Falsafi">BF</abbr>, <abbr title="David A. Wood">DAW</abbr>), pp. 182–192.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-1999-BilasJZS.html">HPCA-1999-BilasJZS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Limits to the Performance of Software Shared Memory: A Layered Approach (<abbr title="Angelos Bilas">AB</abbr>, <abbr title="Dongming Jiang">DJ</abbr>, <abbr title="Yuanyuan Zhou">YZ</abbr>, <abbr title="Jaswinder Pal Singh">JPS</abbr>), pp. 193–202.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-HuYN.html">HPCA-1999-HuYN</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>RAPID-Cache — A Reliable and Inexpensive Write Cache for Disk I/O Systems (<abbr title="Yiming Hu">YH</abbr>, <abbr title="Qing Yang">QY</abbr>, <abbr title="Tycho Nightingale">TN</abbr>), pp. 204–213.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-SchwarzSB.html">HPCA-1999-SchwarzSB</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/permutation.html" title="permutation">#permutation</a></span></dt><dd>Permutation Development Data Layout (PDDL) (<abbr title="Thomas J. E. Schwarz">TJES</abbr>, <abbr title="Jesse Steinberg">JS</abbr>, <abbr title="Walter A. Burkhard">WAB</abbr>), pp. 214–217.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="HPCA-1999-InoueKM.html">HPCA-1999-InoueKM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs (<abbr title="Koji Inoue">KI</abbr>, <abbr title="Koji Kai">KK</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>), pp. 218–222.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-RheeL.html">HPCA-1999-RheeL</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable Cache Coherent Scheme Exploiting Wormhole Routing Networks (<abbr title="Yunseok Rhee">YR</abbr>, <abbr title="Joonwon Lee">JL</abbr>), pp. 223–226.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="HPCA-1999-PirvuBN.html">HPCA-1999-PirvuBN</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>The Impact of Link Arbitration on Switch Performance (<abbr title="Marius Pirvu">MP</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>, <abbr title="Nan Ni">NN</abbr>), pp. 228–235.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="HPCA-1999-VaidyaSD.html">HPCA-1999-VaidyaSD</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>LAPSES: A Recipe for High Performance Adaptive Router Design (<abbr title="Aniruddha S. Vaidya">ASV</abbr>, <abbr title="Anand Sivasubramaniam">AS</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 236–243.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="HPCA-1999-PlaatBH.html">HPCA-1999-PlaatBH</a> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects (<abbr title="Aske Plaat">AP</abbr>, <abbr title="Henri E. Bal">HEB</abbr>, <abbr title="Rutger F. H. Hofman">RFHH</abbr>), pp. 244–253.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-DwarkadasGKSSS.html">HPCA-1999-DwarkadasGKSSS</a> <span class="tag"><a href="tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Comparative Evaluation of Fine- and Coarse-Grain Approaches for Software Distributed Shared Memory (<abbr title="Sandhya Dwarkadas">SD</abbr>, <abbr title="Kourosh Gharachorloo">KG</abbr>, <abbr title="Leonidas I. Kontothanassis">LIK</abbr>, <abbr title="Daniel J. Scales">DJS</abbr>, <abbr title="Michael L. Scott">MLS</abbr>, <abbr title="Robert Stets">RS</abbr>), pp. 260–269.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-CondonHPS.html">HPCA-1999-CondonHPS</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Lamport Clocks to Reason about Relaxed Memory Models (<abbr title="Anne Condon">AC</abbr>, <abbr title="Mark D. Hill">MDH</abbr>, <abbr title="Manoj Plakal">MP</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 270–278.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="HPCA-1999-CoxLHZ.html">HPCA-1999-CoxLHZ</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>A Performance Comparison of Homeless and Home-Based Lazy Release Consistency Protocols in Software Shared Memory (<abbr title="Alan L. Cox">ALC</abbr>, <abbr title="Eyal de Lara">EdL</abbr>, <abbr title="Y. Charlie Hu">YCH</abbr>, <abbr title="Willy Zwaenepoel">WZ</abbr>), pp. 279–283.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-KuoCK.html">HPCA-1999-KuoCK</a> <span class="tag"><a href="tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MP-LOCKs: Replacing H/W Synchronization Primitives with Message Passing (<abbr title="Chen-Chi Kuo">CCK</abbr>, <abbr title="John B. Carter">JBC</abbr>, <abbr title="Ravindra Kuramkote">RK</abbr>), pp. 284–288.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-YangW.html">HPCA-1999-YangW</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient All-to-All Broadcast in All-Port Mesh and Torus Networks (<abbr title="Yuanyuan Yang">YY</abbr>, <abbr title="Jianchao Wang">JW</abbr>), pp. 290–299.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-DuatoYCLQ.html">HPCA-1999-DuatoYCLQ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>MMR: A High-Performance Multimedia Router — Architecture and Design Trade-Offs (<abbr title="José Duato">JD</abbr>, <abbr title="Sudhakar Yalamanchili">SY</abbr>, <abbr title="Blanca Caminero">BC</abbr>, <abbr title="Damon S. Love">DSL</abbr>, <abbr title="Francisco J. Quiles">FJQ</abbr>), pp. 300–309.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1999-SohnPKKY.html">HPCA-1999-SohnPKKY</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors (<abbr title="Andrew Sohn">AS</abbr>, <abbr title="Yunheung Paek">YP</abbr>, <abbr title="Jui-Yuan Ku">JYK</abbr>, <abbr title="Yuetsu Kodama">YK</abbr>, <abbr title="Yoshinori Yamaguchi">YY</abbr>), pp. 310–314.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-1999-MartinezLD.html">HPCA-1999-MartinezLD</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Impact of Buffer Size on the Efficiency of Deadlock Detection (<abbr title="Juan Miguel Martínez">JMM</abbr>, <abbr title="Pedro López">PL</abbr>, <abbr title="José Duato">JD</abbr>), pp. 315–318.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="HPCA-1999-KergommeauxDG.html">HPCA-1999-KergommeauxDG</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Computing for Irregular Applications (<abbr title="Jacques Chassin de Kergommeaux">JCdK</abbr>, <abbr title="Yves Denneulin">YD</abbr>, <abbr title="Thierry Gautier">TG</abbr>), p. 321.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="HPCA-1999-TullsenG.html">HPCA-1999-TullsenG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Multithreaded Execution Architecture and Compilation (<abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), p. 321.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>