// Seed: 1743444160
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  genvar id_3;
  assign id_3 = id_3;
  assign id_3 = !1;
  assign module_1._id_2 = 0;
  initial id_3 = -1;
  assign id_3 = -1;
  wire id_4 = id_3, id_5 = 1, id_6 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd4,
    parameter id_3 = 32'd18,
    parameter id_4 = 32'd28
) (
    output wire id_0,
    output tri0 id_1,
    input  wire _id_2,
    input  tri0 _id_3,
    input  wor  _id_4,
    input  wire id_5
);
  wire [id_3 : id_4  -  -1  ?  1 : 1  ?  id_4 : id_2] id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
