{
    "DESIGN_NAME": "salsa20",
    "VERILOG_FILES": "dir::src/salsa20.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": "1",
    "pdk::sky130A": {
        "FP_CORE_UTIL": "20",
        "SYNTH_MAX_FANOUT": "6",
        "CLOCK_PERIOD": "36.73",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": "38",
            "PL_RESIZER_HOLD_SLACK_MARGIN": "0.25"
        }
    }
}