{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662893889303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662893889303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 18:58:09 2022 " "Processing started: Sun Sep 11 18:58:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662893889303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662893889303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662893889303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1662893889831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_128x32 " "Found entity 1: ram_128x32" {  } { { "ram_128x32.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662893889884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662893889884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662893889888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662893889888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_code " "Found entity 1: RX_code" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662893889892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662893889892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1662893889895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1662893889895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662893889896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662893889896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662893889898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662893889898 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_in packed TX_code.v(7) " "Verilog HDL Port Declaration warning at TX_code.v(7): data type declaration for \"data_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1662893889899 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_in TX_code.v(4) " "HDL info at TX_code.v(4): see declaration for object \"data_in\"" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893889899 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_out packed RX_code.v(11) " "Verilog HDL Port Declaration warning at RX_code.v(11): data type declaration for \"data_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1662893889900 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_out RX_code.v(4) " "HDL info at RX_code.v(4): see declaration for object \"data_out\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893889900 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ram_out packed RX_code.v(12) " "Verilog HDL Port Declaration warning at RX_code.v(12): data type declaration for \"ram_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1662893889901 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram_out RX_code.v(4) " "HDL info at RX_code.v(4): see declaration for object \"ram_out\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893889901 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "port_b_out packed rs232.v(11) " "Verilog HDL Port Declaration warning at rs232.v(11): data type declaration for \"port_b_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1662893889902 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "port_b_out rs232.v(4) " "HDL info at rs232.v(4): see declaration for object \"port_b_out\"" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893889902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662893889942 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.v(12) " "Output port \"HEX0\" at mcu.v(12) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1662893889943 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.v(13) " "Output port \"HEX1\" at mcu.v(13) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1662893889943 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.v(14) " "Output port \"HEX2\" at mcu.v(14) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1662893889943 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.v(15) " "Output port \"HEX3\" at mcu.v(15) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1662893889943 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.v(18) " "Output port \"LED\[9..8\]\" at mcu.v(18) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1662893889943 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:f_rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:f_rs232\"" {  } { { "mcu.v" "f_rs232" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662893889944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_code rs232:f_rs232\|RX_code:rx " "Elaborating entity \"RX_code\" for hierarchy \"rs232:f_rs232\|RX_code:rx\"" {  } { { "rs232.v" "rx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662893889946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RX_code.v(76) " "Verilog HDL assignment warning at RX_code.v(76): truncated value with size 32 to match size of target (13)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889949 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 RX_code.v(95) " "Verilog HDL assignment warning at RX_code.v(95): truncated value with size 32 to match size of target (21)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889949 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(105) " "Verilog HDL assignment warning at RX_code.v(105): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(113) " "Verilog HDL assignment warning at RX_code.v(113): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(114) " "Verilog HDL assignment warning at RX_code.v(114): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(131) " "Verilog HDL Always Construct warning at RX_code.v(131): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst RX_code.v(132) " "Verilog HDL Always Construct warning at RX_code.v(132): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(136) " "Verilog HDL Always Construct warning at RX_code.v(136): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(136) " "Verilog HDL Always Construct warning at RX_code.v(136): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(140) " "Verilog HDL Always Construct warning at RX_code.v(140): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(140) " "Verilog HDL Always Construct warning at RX_code.v(140): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(144) " "Verilog HDL Always Construct warning at RX_code.v(144): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(144) " "Verilog HDL Always Construct warning at RX_code.v(144): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(148) " "Verilog HDL Always Construct warning at RX_code.v(148): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889950 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(148) " "Verilog HDL Always Construct warning at RX_code.v(148): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(152) " "Verilog HDL Always Construct warning at RX_code.v(152): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(152) " "Verilog HDL Always Construct warning at RX_code.v(152): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(156) " "Verilog HDL Always Construct warning at RX_code.v(156): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(156) " "Verilog HDL Always Construct warning at RX_code.v(156): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(160) " "Verilog HDL Always Construct warning at RX_code.v(160): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(160) " "Verilog HDL Always Construct warning at RX_code.v(160): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(164) " "Verilog HDL Always Construct warning at RX_code.v(164): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(164) " "Verilog HDL Always Construct warning at RX_code.v(164): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RX_code.v(133) " "Verilog HDL Case Statement warning at RX_code.v(133): incomplete case statement has no default case item" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 133 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RX_code.v(129) " "Verilog HDL Always Construct warning at RX_code.v(129): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RX_code.v(129) " "Inferred latch for \"data_out\[0\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RX_code.v(129) " "Inferred latch for \"data_out\[1\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RX_code.v(129) " "Inferred latch for \"data_out\[2\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RX_code.v(129) " "Inferred latch for \"data_out\[3\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RX_code.v(129) " "Inferred latch for \"data_out\[4\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889951 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RX_code.v(129) " "Inferred latch for \"data_out\[5\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RX_code.v(129) " "Inferred latch for \"data_out\[6\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RX_code.v(129) " "Inferred latch for \"data_out\[7\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] RX_code.v(129) " "Inferred latch for \"data_out\[8\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] RX_code.v(129) " "Inferred latch for \"data_out\[9\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] RX_code.v(129) " "Inferred latch for \"data_out\[10\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] RX_code.v(129) " "Inferred latch for \"data_out\[11\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] RX_code.v(129) " "Inferred latch for \"data_out\[12\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] RX_code.v(129) " "Inferred latch for \"data_out\[13\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] RX_code.v(129) " "Inferred latch for \"data_out\[14\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] RX_code.v(129) " "Inferred latch for \"data_out\[15\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] RX_code.v(129) " "Inferred latch for \"data_out\[16\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] RX_code.v(129) " "Inferred latch for \"data_out\[17\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] RX_code.v(129) " "Inferred latch for \"data_out\[18\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] RX_code.v(129) " "Inferred latch for \"data_out\[19\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] RX_code.v(129) " "Inferred latch for \"data_out\[20\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] RX_code.v(129) " "Inferred latch for \"data_out\[21\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] RX_code.v(129) " "Inferred latch for \"data_out\[22\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] RX_code.v(129) " "Inferred latch for \"data_out\[23\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] RX_code.v(129) " "Inferred latch for \"data_out\[24\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] RX_code.v(129) " "Inferred latch for \"data_out\[25\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889952 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] RX_code.v(129) " "Inferred latch for \"data_out\[26\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] RX_code.v(129) " "Inferred latch for \"data_out\[27\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] RX_code.v(129) " "Inferred latch for \"data_out\[28\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] RX_code.v(129) " "Inferred latch for \"data_out\[29\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] RX_code.v(129) " "Inferred latch for \"data_out\[30\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] RX_code.v(129) " "Inferred latch for \"data_out\[31\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[32\] RX_code.v(129) " "Inferred latch for \"data_out\[32\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[33\] RX_code.v(129) " "Inferred latch for \"data_out\[33\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[34\] RX_code.v(129) " "Inferred latch for \"data_out\[34\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[35\] RX_code.v(129) " "Inferred latch for \"data_out\[35\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[36\] RX_code.v(129) " "Inferred latch for \"data_out\[36\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[37\] RX_code.v(129) " "Inferred latch for \"data_out\[37\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[38\] RX_code.v(129) " "Inferred latch for \"data_out\[38\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[39\] RX_code.v(129) " "Inferred latch for \"data_out\[39\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[40\] RX_code.v(129) " "Inferred latch for \"data_out\[40\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[41\] RX_code.v(129) " "Inferred latch for \"data_out\[41\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[42\] RX_code.v(129) " "Inferred latch for \"data_out\[42\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[43\] RX_code.v(129) " "Inferred latch for \"data_out\[43\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[44\] RX_code.v(129) " "Inferred latch for \"data_out\[44\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[45\] RX_code.v(129) " "Inferred latch for \"data_out\[45\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[46\] RX_code.v(129) " "Inferred latch for \"data_out\[46\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[47\] RX_code.v(129) " "Inferred latch for \"data_out\[47\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[48\] RX_code.v(129) " "Inferred latch for \"data_out\[48\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889953 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[49\] RX_code.v(129) " "Inferred latch for \"data_out\[49\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[50\] RX_code.v(129) " "Inferred latch for \"data_out\[50\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[51\] RX_code.v(129) " "Inferred latch for \"data_out\[51\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[52\] RX_code.v(129) " "Inferred latch for \"data_out\[52\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[53\] RX_code.v(129) " "Inferred latch for \"data_out\[53\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[54\] RX_code.v(129) " "Inferred latch for \"data_out\[54\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[55\] RX_code.v(129) " "Inferred latch for \"data_out\[55\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[56\] RX_code.v(129) " "Inferred latch for \"data_out\[56\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889954 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[57\] RX_code.v(129) " "Inferred latch for \"data_out\[57\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889955 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[58\] RX_code.v(129) " "Inferred latch for \"data_out\[58\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889955 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[59\] RX_code.v(129) " "Inferred latch for \"data_out\[59\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889955 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[60\] RX_code.v(129) " "Inferred latch for \"data_out\[60\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889955 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[61\] RX_code.v(129) " "Inferred latch for \"data_out\[61\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889955 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[62\] RX_code.v(129) " "Inferred latch for \"data_out\[62\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889955 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[63\] RX_code.v(129) " "Inferred latch for \"data_out\[63\]\" at RX_code.v(129)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889955 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_128x32 rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM " "Elaborating entity \"ram_128x32\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\"" {  } { { "RX_code.v" "RAM" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662893889956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_code rs232:f_rs232\|TX_code:tx " "Elaborating entity \"TX_code\" for hierarchy \"rs232:f_rs232\|TX_code:tx\"" {  } { { "rs232.v" "tx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662893889959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(56) " "Verilog HDL assignment warning at TX_code.v(56): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889961 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(64) " "Verilog HDL assignment warning at TX_code.v(64): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889962 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(65) " "Verilog HDL assignment warning at TX_code.v(65): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889962 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(75) " "Verilog HDL Always Construct warning at TX_code.v(75): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889962 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(75) " "Verilog HDL Always Construct warning at TX_code.v(75): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889962 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(76) " "Verilog HDL Always Construct warning at TX_code.v(76): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889962 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(77) " "Verilog HDL Always Construct warning at TX_code.v(77): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889962 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(77) " "Verilog HDL Always Construct warning at TX_code.v(77): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(78) " "Verilog HDL Always Construct warning at TX_code.v(78): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(79) " "Verilog HDL Always Construct warning at TX_code.v(79): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(79) " "Verilog HDL Always Construct warning at TX_code.v(79): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(80) " "Verilog HDL Always Construct warning at TX_code.v(80): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(81) " "Verilog HDL Always Construct warning at TX_code.v(81): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(81) " "Verilog HDL Always Construct warning at TX_code.v(81): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(82) " "Verilog HDL Always Construct warning at TX_code.v(82): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(83) " "Verilog HDL Always Construct warning at TX_code.v(83): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(83) " "Verilog HDL Always Construct warning at TX_code.v(83): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889963 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(84) " "Verilog HDL Always Construct warning at TX_code.v(84): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(85) " "Verilog HDL Always Construct warning at TX_code.v(85): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(85) " "Verilog HDL Always Construct warning at TX_code.v(85): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(86) " "Verilog HDL Always Construct warning at TX_code.v(86): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(87) " "Verilog HDL Always Construct warning at TX_code.v(87): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(87) " "Verilog HDL Always Construct warning at TX_code.v(87): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(88) " "Verilog HDL Always Construct warning at TX_code.v(88): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(89) " "Verilog HDL Always Construct warning at TX_code.v(89): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(89) " "Verilog HDL Always Construct warning at TX_code.v(89): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889964 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(90) " "Verilog HDL Always Construct warning at TX_code.v(90): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1662893889965 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TX_code.v(71) " "Verilog HDL Case Statement warning at TX_code.v(71): incomplete case statement has no default case item" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1662893889965 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data TX_code.v(69) " "Verilog HDL Always Construct warning at TX_code.v(69): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662893889965 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TX_code.v(111) " "Verilog HDL assignment warning at TX_code.v(111): truncated value with size 32 to match size of target (13)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662893889965 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data TX_code.v(69) " "Inferred latch for \"data\" at TX_code.v(69)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662893889968 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|ram " "RAM logic \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram_128x32.v" "ram" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1662893890311 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1662893890311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|TX_code:tx\|data " "Latch rs232:f_rs232\|TX_code:tx\|data has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|TX_code:tx\|check_q\[5\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|TX_code:tx\|check_q\[5\]" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892150 ""}  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|addr\[1\] " "Latch rs232:f_rs232\|RX_code:rx\|addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892150 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|addr\[0\] " "Latch rs232:f_rs232\|RX_code:rx\|addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|addr\[3\] " "Latch rs232:f_rs232\|RX_code:rx\|addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|addr\[2\] " "Latch rs232:f_rs232\|RX_code:rx\|addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|addr\[5\] " "Latch rs232:f_rs232\|RX_code:rx\|addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|addr\[4\] " "Latch rs232:f_rs232\|RX_code:rx\|addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|addr\[6\] " "Latch rs232:f_rs232\|RX_code:rx\|addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[15\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[56\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[57\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892151 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[58\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[59\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[60\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[61\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[62\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[63\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[1\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[2\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[3\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892152 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[4\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[5\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[6\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[7\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[0\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[32\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[24\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[16\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892153 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[40\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[25\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[33\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[17\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[41\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[34\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[26\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[18\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[42\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892154 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[27\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[35\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[19\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[43\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[36\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[28\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[20\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[44\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[29\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892155 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[37\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892156 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[21\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892156 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[45\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892156 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[38\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892156 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[30\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892156 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[22\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892157 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[46\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892157 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[31\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892157 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[39\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892158 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[23\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892159 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[47\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662893892159 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662893892159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662893893641 "|mcu|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1662893893641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1662893894105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1662893898497 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1662893898715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662893899152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893899152 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662893900091 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1662893900091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7471 " "Implemented 7471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662893900092 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662893900092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7417 " "Implemented 7417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1662893900092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662893900092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662893900155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 18:58:20 2022 " "Processing ended: Sun Sep 11 18:58:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662893900155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662893900155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662893900155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662893900155 ""}
