# Day 1 - Introduction to Verilog RTL design and Synthesis

## Introduction to open-source simulator iverilog

Design    : HDL written as per the specifications given 
TestBench : Setup to check the functionality of design by applying test vectors

Simulator : Tool to simulate the design
Simulator looks for the chage in input values and output is evaluated based on input

