# Autogenerated file
onerror {
	quit -f -code 1
}
vmap -c
if [file exists sim_build/work] {vdel -lib sim_build/work -all}
vlib sim_build/work
vmap work sim_build/work
vlog -work work +define+COCOTB_SIM -sv -timescale 1ns/1ps -mfcu +acc  ../../rtl/fpga_core.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/eth_mac_mii_fifo.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/eth_mac_mii.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/ssio_sdr_in.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/mii_phy_if.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/eth_mac_1g.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/axis_gmii_rx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/axis_gmii_tx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/lfsr.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/eth_axis_rx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/eth_axis_tx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/udp_complete.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/udp_checksum_gen.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/udp.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/udp_ip_rx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/udp_ip_tx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/ip_complete.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/ip.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/ip_eth_rx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/ip_eth_tx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/ip_arb_mux.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/arp.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/arp_cache.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/arp_eth_rx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/arp_eth_tx.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/rtl/eth_arb_mux.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/rtl/arbiter.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/rtl/priority_encoder.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/rtl/axis_fifo.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v  ../../lib/eth/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v 
vsim  -onfinish exit -pli /home/casager/dldfall2024/Lab4/Arty/fpga/tb/fpga_core/eth_env/lib/python3.12/site-packages/cocotb/libs/libcocotbvpi_modelsim.so   sim_build/work.fpga_core
onbreak resume
run -all
quit
