PPA Report for GatedDiv.v (Module: GatedDiv)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 276
FF Count: 134
IO Count: 50
Cell Count: 581

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 100.50 MHz
Reg-to-Reg Critical Path Delay: 9.739 ns

POWER METRICS:
-------------
Total Power Consumption: 0.484 W
