{
  "name": "ostd::<cpu::PrivilegeLevel as core::cmp::Ord>::cmp",
  "span": "ostd/src/cpu/mod.rs:11:57: 11:60",
  "mir": "fn ostd::<cpu::PrivilegeLevel as core::cmp::Ord>::cmp(_1: &cpu::PrivilegeLevel, _2: &cpu::PrivilegeLevel) -> core::cmp::Ordering {\n    let mut _0: core::cmp::Ordering;\n    let  _3: u8;\n    let  _4: u8;\n    let  _5: &u8;\n    let  _6: &u8;\n    debug self => _1;\n    debug other => _2;\n    debug __self_discr => _3;\n    debug __arg1_discr => _4;\n    bb0: {\n        StorageLive(_3);\n        _3 = discriminant((*_1));\n        StorageLive(_4);\n        _4 = discriminant((*_2));\n        _5 = &_3;\n        _6 = &_4;\n        _0 = <u8 as core::cmp::Ord>::cmp(_5, _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}