#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 12 16:47:41 2017
# Process ID: 16992
# Current directory: D:/projects/itmo/io_lab2/io_lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13056 D:\projects\itmo\io_lab2\io_lab2\io_lab2.xpr
# Log file: D:/projects/itmo/io_lab2/io_lab2/vivado.log
# Journal file: D:/projects/itmo/io_lab2/io_lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projects/itmo/io_lab2/io_lab2/io_lab2.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
create_bd_cell -type module -reference Timer Timer_2
delete_bd_objs [get_bd_cells Timer_2]
create_bd_cell -type module -reference Timer Timer_2
delete_bd_objs [get_bd_cells Timer_2]
validate_bd_design
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0 uc_system_Timer_2_0 uc_system_Timer_2_1}
validate_bd_design
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
catch { config_ip_cache -export [get_ips -all uc_system_xbar_1] }
catch { config_ip_cache -export [get_ips -all uc_system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_xbar_1_synth_1 uc_system_axi_bram_ctrl_0_0_synth_1 uc_system_axi_uartlite_0_0_synth_1 uc_system_BRAM_Interconnect_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1 uc_system_Output_Compare_0_0_synth_1 uc_system_s00_mmu_0_synth_1 uc_system_auto_pc_0_synth_1}
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
assign_bd_address
validate_bd_design
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
update_module_reference uc_system_BRAM_Interconnect_0_0
update_module_reference uc_system_BRAM_Interconnect_0_0
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
update_module_reference uc_system_BRAM_Interconnect_0_0
connect_bd_net [get_bd_pins BRAM_Interconnect_0/rddata_bo] [get_bd_pins axi_bram_ctrl_0/bram_rddata_a]
save_bd_design
validate_bd_design
update_module_reference uc_system_BRAM_Interconnect_0_0
validate_bd_design
update_module_reference uc_system_BRAM_Interconnect_0_0
update_module_reference uc_system_BRAM_Interconnect_0_0
startgroup
set_property -dict [list CONFIG.addr1_1 {12} CONFIG.addr2_0 {12} CONFIG.addr2_1 {24} CONFIG.addr3_0 {24} CONFIG.addr3_1 {32}] [get_bd_cells BRAM_Interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.ADDRESS {12}] [get_bd_cells Timer_1]
endgroup
save_bd_design
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
catch { config_ip_cache -export [get_ips -all uc_system_xbar_1] }
catch { config_ip_cache -export [get_ips -all uc_system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_xbar_1_synth_1 uc_system_axi_bram_ctrl_0_0_synth_1 uc_system_BRAM_Interconnect_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1 uc_system_auto_pc_0_synth_1}
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
launch_sdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
close_sim
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
relaunch_sim
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
startgroup
set_property -dict [list CONFIG.addr1_0 {24} CONFIG.addr1_1 {32} CONFIG.addr2_0 {0} CONFIG.addr2_1 {12} CONFIG.addr3_0 {12} CONFIG.addr3_1 {24}] [get_bd_cells BRAM_Interconnect_0]
endgroup
save_bd_design
close_sim
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
relaunch_sim
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
update_module_reference uc_system_BRAM_Interconnect_0_0
close_sim
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
startgroup
set_property -dict [list CONFIG.addr2_1 {11} CONFIG.addr3_1 {23}] [get_bd_cells BRAM_Interconnect_0]
endgroup
close_sim
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
startgroup
endgroup
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_BRAM_Interconnect_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1}
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
relaunch_sim
run 15 us
relaunch_sim
run 15 us
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} 41
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} -line 41
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} 41
relaunch_sim
run 15 us
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} -line 41
restart
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
relaunch_sim
run 15 us
relaunch_sim
run 15 us
relaunch_sim
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
update_module_reference uc_system_Output_Compare_0_0
startgroup
set_property -dict [list CONFIG.C_DEBUG_ENABLED {0}] [get_bd_cells microblaze_core]
endgroup
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_core/Interrupt]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
delete_bd_objs [get_bd_cells axi_intc_0]
save_bd_design
update_module_reference uc_system_Output_Compare_0_0
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
catch { config_ip_cache -export [get_ips -all uc_system_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_microblaze_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1 uc_system_Output_Compare_0_0_synth_1}
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
close_sim
launch_simulation
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
launch_simulation
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 15 us
run all
relaunch_sim
run 15 us
run 20 us
close_sim
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
relaunch_sim
run 20 us
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} 51
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} -line 51
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} 51
relaunch_sim
run 20 us
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} -line 51
step
step
step
step
relaunch_sim
run 20 us
relaunch_sim
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
relaunch_sim
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
set_property location {2166 -92} [get_bd_intf_ports uart_rtl]
create_bd_port -dir I uart_rx
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART]
connect_bd_net [get_bd_ports uart_rx] [get_bd_pins axi_uartlite_0/rx]
close_sim
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
delete_bd_objs [get_bd_intf_ports uart_rtl]
save_bd_design
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
delete_bd_objs [get_bd_nets uart_rx_1] [get_bd_ports uart_rx]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 uart_rtl
set_property location {2260 -109} [get_bd_intf_ports uart_rtl]
delete_bd_objs [get_bd_intf_ports uart_rtl]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/UART] [get_bd_intf_ports uart_rtl]
endgroup
save_bd_design
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
relaunch_sim
run 20 us
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
relaunch_sim
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
relaunch_sim
relaunch_sim
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
save_bd_design
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
catch { config_ip_cache -export [get_ips -all uc_system_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 uc_system_microblaze_0_0_synth_1
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
launch_sdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
relaunch_sim
run 20 us
relaunch_sim
run 20 us
run all
relaunch_sim
relaunch_sim
run 20 us
relaunch_sim
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
add_files -fileset sim_1 -norecurse D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test/Debug/test.elf
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test_mb/Debug/test_mb.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test_mb/Debug/test_mb.elf}]
set_property SCOPED_TO_REF uc_system [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test/Debug/test.elf}]
set_property SCOPED_TO_CELLS { microblaze_core } [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test/Debug/test.elf}]
close_sim
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
relaunch_sim
run 20 us
relaunch_sim
close_sim
launch_simulation
launch_simulation
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
run 20 us
relaunch_sim
run 20 us
relaunch_sim
run 20 us
run 20 us
relaunch_sim
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
save_wave_config {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg}
close_sim
