// Seed: 3062172336
module module_0 ();
  wire id_1, id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 ();
  wire id_1;
  assign id_2 = -1;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri1 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  assign id_1 = 1;
  assign id_3 = 1 == 1;
  assign id_3 = id_1;
  module_0 modCall_1 ();
endmodule
