Return-Path: <openbmc-bounces+lists+openbmc=lfdr.de@lists.ozlabs.org>
X-Original-To: lists+openbmc@lfdr.de
Delivered-To: lists+openbmc@lfdr.de
Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117])
	by mail.lfdr.de (Postfix) with ESMTPS id 2F75B58F98C
	for <lists+openbmc@lfdr.de>; Thu, 11 Aug 2022 10:50:16 +0200 (CEST)
Received: from boromir.ozlabs.org (localhost [IPv6:::1])
	by lists.ozlabs.org (Postfix) with ESMTP id 4M3L9L13Gcz3bkh
	for <lists+openbmc@lfdr.de>; Thu, 11 Aug 2022 18:50:14 +1000 (AEST)
X-Original-To: openbmc@lists.ozlabs.org
Delivered-To: openbmc@lists.ozlabs.org
Authentication-Results: lists.ozlabs.org; spf=fail (SPF fail - not authorized) smtp.mailfrom=nuvoton.com (client-ip=212.199.177.27; helo=herzl.nuvoton.co.il; envelope-from=tomer.maimon@nuvoton.com; receiver=<UNKNOWN>)
Received: from herzl.nuvoton.co.il (unknown [212.199.177.27])
	(using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by lists.ozlabs.org (Postfix) with ESMTPS id 4M3L886h7xz30D8
	for <openbmc@lists.ozlabs.org>; Thu, 11 Aug 2022 18:49:08 +1000 (AEST)
Received: from NTILML01.nuvoton.com (ntil-fw [212.199.177.25])
	by herzl.nuvoton.co.il (8.13.8/8.13.8) with ESMTP id 27B8n0XK026507
	for <openbmc@lists.ozlabs.org>; Thu, 11 Aug 2022 11:49:00 +0300
Received: from NTHCML01B.nuvoton.com (10.1.8.178) by NTILML01.nuvoton.com
 (10.190.1.56) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Thu, 11 Aug
 2022 11:48:59 +0300
Received: from NTHCCAS01.nuvoton.com (10.1.8.28) by NTHCML01B.nuvoton.com
 (10.1.8.178) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Thu, 11 Aug
 2022 16:48:56 +0800
Received: from taln60.nuvoton.co.il (10.191.1.180) by NTHCCAS01.nuvoton.com
 (10.1.12.25) with Microsoft SMTP Server id 15.1.2375.7 via Frontend
 Transport; Thu, 11 Aug 2022 16:48:56 +0800
Received: by taln60.nuvoton.co.il (Postfix, from userid 10070)
	id 94E6863A0A; Thu, 11 Aug 2022 11:48:55 +0300 (IDT)
From: Tomer Maimon <tmaimon77@gmail.com>
To: <openbmc@lists.ozlabs.org>
Subject: [PATCH linux dev-5.15 v1 2/2] usb: gadget: udc: add NPCM UDC support
Date: Thu, 11 Aug 2022 11:48:50 +0300
Message-ID: <20220811084850.45927-3-tmaimon77@gmail.com>
X-Mailer: git-send-email 2.33.0
In-Reply-To: <20220811084850.45927-1-tmaimon77@gmail.com>
References: <20220811084850.45927-1-tmaimon77@gmail.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-BeenThere: openbmc@lists.ozlabs.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Development list for OpenBMC <openbmc.lists.ozlabs.org>
List-Unsubscribe: <https://lists.ozlabs.org/options/openbmc>,
 <mailto:openbmc-request@lists.ozlabs.org?subject=unsubscribe>
List-Archive: <http://lists.ozlabs.org/pipermail/openbmc/>
List-Post: <mailto:openbmc@lists.ozlabs.org>
List-Help: <mailto:openbmc-request@lists.ozlabs.org?subject=help>
List-Subscribe: <https://lists.ozlabs.org/listinfo/openbmc>,
 <mailto:openbmc-request@lists.ozlabs.org?subject=subscribe>
Cc: andrew@aj.id.au, joel@jms.id.au, Tomer Maimon <tmaimon77@gmail.com>
Errors-To: openbmc-bounces+lists+openbmc=lfdr.de@lists.ozlabs.org
Sender: "openbmc" <openbmc-bounces+lists+openbmc=lfdr.de@lists.ozlabs.org>

This patch adds NPCM USB Device controller (UDC) support to NPCM BMC SoC.

Signed-off-by: Tomer Maimon <tmaimon77@gmail.com>
---
 drivers/usb/gadget/udc/Kconfig    |   11 +
 drivers/usb/gadget/udc/Makefile   |    1 +
 drivers/usb/gadget/udc/npcm_udc.c | 3250 +++++++++++++++++++++++++++++
 3 files changed, 3262 insertions(+)
 create mode 100644 drivers/usb/gadget/udc/npcm_udc.c

diff --git a/drivers/usb/gadget/udc/Kconfig b/drivers/usb/gadget/udc/Kconfig
index 69394dc1cdfb..bc2b5c116796 100644
--- a/drivers/usb/gadget/udc/Kconfig
+++ b/drivers/usb/gadget/udc/Kconfig
@@ -463,6 +463,17 @@ config USB_TEGRA_XUDC
 	 dynamically linked module called "tegra_xudc" and force all
 	 gadget drivers to also be dynamically linked.
 
+config USB_NPCM_UDC
+	bool "NPCM USB Device Controller"
+	depends on ARCH_NPCM
+	depends on USB_GADGET
+	help
+	 Enables Nuvoton NPCM USB device controller driver.
+
+	 Say "y" to link the driver statically, or "m" to build a
+	 dynamically linked module called "npcm-udc" and force
+	 all gadget drivers to also be dynamically linked.
+
 source "drivers/usb/gadget/udc/aspeed-vhub/Kconfig"
 
 #
diff --git a/drivers/usb/gadget/udc/Makefile b/drivers/usb/gadget/udc/Makefile
index a21f2224e7eb..4867b7fcb8bc 100644
--- a/drivers/usb/gadget/udc/Makefile
+++ b/drivers/usb/gadget/udc/Makefile
@@ -39,6 +39,7 @@ obj-$(CONFIG_USB_MV_U3D)	+= mv_u3d_core.o
 obj-$(CONFIG_USB_GR_UDC)	+= gr_udc.o
 obj-$(CONFIG_USB_GADGET_XILINX)	+= udc-xilinx.o
 obj-$(CONFIG_USB_SNP_UDC_PLAT) += snps_udc_plat.o
+obj-$(CONFIG_USB_NPCM_UDC)	+= npcm_udc.o
 obj-$(CONFIG_USB_ASPEED_VHUB)	+= aspeed-vhub/
 obj-$(CONFIG_USB_BDC_UDC)	+= bdc/
 obj-$(CONFIG_USB_MAX3420_UDC)	+= max3420_udc.o
diff --git a/drivers/usb/gadget/udc/npcm_udc.c b/drivers/usb/gadget/udc/npcm_udc.c
new file mode 100644
index 000000000000..0dde285e3fbd
--- /dev/null
+++ b/drivers/usb/gadget/udc/npcm_udc.c
@@ -0,0 +1,3250 @@
+// SPDX-License-Identifier: GPL-2.0
+// Copyright (c) 2018 Nuvoton Technology corporation.
+
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/ioport.h>
+#include <linux/types.h>
+#include <linux/errno.h>
+#include <linux/err.h>
+#include <linux/io.h>
+#include <linux/delay.h>
+#include <linux/sched.h>
+#include <linux/slab.h>
+#include <linux/init.h>
+#include <linux/timer.h>
+#include <linux/list.h>
+#include <linux/interrupt.h>
+#include <linux/proc_fs.h>
+#include <linux/mm.h>
+#include <linux/moduleparam.h>
+#include <linux/device.h>
+#include <linux/usb/ch9.h>
+#include <linux/usb/gadget.h>
+#include <linux/usb/otg.h>
+#include <linux/dma-mapping.h>
+#include <linux/platform_device.h>
+#include <linux/dmapool.h>
+#include <linux/delay.h>
+#include <linux/of_device.h>
+#include <linux/regmap.h>
+#include <linux/mfd/syscon.h>
+
+#include <asm/byteorder.h>
+#include <asm/irq.h>
+#include <asm/unaligned.h>
+#include <asm/dma.h>
+#include <asm/cacheflush.h>
+
+#include <linux/usb/ch9.h>
+#include <linux/usb/gadget.h>
+
+#define NPCM_USB_DESC_PHYS_BASE_ADDR
+
+#define DTD_IS_FREE		0xFF00FF00
+#define DTD_IS_IN_USE		0xAA55AA55
+
+#define USB_MAX_CTRL_PAYLOAD	64
+#define NPCM_UDC_FLUSH_TIMEOUT 1000
+
+struct usb_dr_device {
+	u8 res1[144];
+	u32 sbscfg;
+	u8  res8[108];
+	u16 caplength;		/* Capability Register Length */
+	u16 hciversion;		/* Host Controller Interface Version */
+	u32 hcsparams;		/* Host Controller Structural Parameters */
+	u32 hccparams;		/* Host Controller Capability Parameters */
+	u8 res2[20];
+	u32 dciversion;		/* Device Controller Interface Version */
+	u32 dccparams;		/* Device Controller Capability Parameters */
+	u8 res3[24];
+	u32 usbcmd;		/* USB Command Register */
+	u32 usbsts;		/* USB Status Register */
+	u32 usbintr;		/* USB Interrupt Enable Register */
+	u32 frindex;		/* Frame Index Register */
+	u8 res4[4];
+	u32 deviceaddr;		/* Device Address */
+	u32 endpointlistaddr;	/* Endpoint List Address Register */
+	u8 res5[4];
+	u32 burstsize;		/* Master Interface Data Burst Size Register */
+	u32 txttfilltuning;	/* Transmit FIFO Tuning Controls Register */
+	u8 res6[24];
+	u32 configflag;		/* Configure Flag Register */
+	u32 portsc1;		/* Port 1 Status and Control Register */
+	u8 res7[28];
+	u32 otgsc;		/* On-The-Go Status and Control */
+	u32 usbmode;		/* USB Mode Register */
+	u32 endptsetupstat;	/* Endpoint Setup Status Register */
+	u32 endpointprime;	/* Endpoint Initialization Register */
+	u32 endptflush;		/* Endpoint Flush Register */
+	u32 endptstatus;	/* Endpoint Status Register */
+	u32 endptcomplete;	/* Endpoint Complete Register */
+	u32 endptctrl[6];	/* Endpoint Control Registers */
+};
+
+struct usb_dr_host {
+	/* Capability register */
+	u8 res1[256];
+	u16 caplength;		/* Capability Register Length */
+	u16 hciversion;		/* Host Controller Interface Version */
+	u32 hcsparams;		/* Host Controller Structural Parameters */
+	u32 hccparams;		/* Host Controller Capability Parameters */
+	u8 res2[20];
+	u32 dciversion;		/* Device Controller Interface Version */
+	u32 dccparams;		/* Device Controller Capability Parameters */
+	u8 res3[24];
+	/* Operation register */
+	u32 usbcmd;		/* USB Command Register */
+	u32 usbsts;		/* USB Status Register */
+	u32 usbintr;		/* USB Interrupt Enable Register */
+	u32 frindex;		/* Frame Index Register */
+	u8 res4[4];
+	u32 periodiclistbase;	/* Periodic Frame List Base Address Register */
+	u32 asynclistaddr;	/* Current Asynchronous List Address Register */
+	u8 res5[4];
+	u32 burstsize;		/* Master Interface Data Burst Size Register */
+	u32 txttfilltuning;	/* Transmit FIFO Tuning Controls Register */
+	u8 res6[24];
+	u32 configflag;		/* Configure Flag Register */
+	u32 portsc1;		/* Port 1 Status and Control Register */
+	u8 res7[28];
+	u32 otgsc;		/* On-The-Go Status and Control */
+	u32 usbmode;		/* USB Mode Register */
+	u32 endptsetupstat;	/* Endpoint Setup Status Register */
+	u32 endpointprime;	/* Endpoint Initialization Register */
+	u32 endptflush;		/* Endpoint Flush Register */
+	u32 endptstatus;	/* Endpoint Status Register */
+	u32 endptcomplete;	/* Endpoint Complete Register */
+	u32 endptctrl[6];	/* Endpoint Control Registers */
+};
+
+struct usb_sys_interface {
+	u32 snoop1;
+	u32 snoop2;
+	u32 age_cnt_thresh;	/* Age Count Threshold Register */
+	u32 pri_ctrl;		/* Priority Control Register */
+	u32 si_ctrl;		/* System Interface Control Register */
+	u8 res[236];
+	u32 control;		/* General Purpose Control Register */
+};
+
+/* ep0 transfer state */
+#define WAIT_FOR_SETUP			0
+#define DATA_STATE_XMIT			1
+#define WAIT_FOR_OUT_STATUS		3
+#define DATA_STATE_RECV			4
+
+/* Device Controller Capability Parameter register */
+#define DCCPARAMS_DC			BIT(7)
+#define DCCPARAMS_DEN_MASK		GENMASK(4, 0)
+
+/* Frame Index Register Bit Masks */
+#define	USB_FRINDEX_MASKS		GENMASK(13, 0)
+/* USB CMD  Register Bit Masks */
+#define USB_CMD_RUN_STOP		BIT(0)
+#define USB_CMD_CTRL_RESET		BIT(1)
+#define USB_CMD_SUTW			BIT(13)
+#define USB_CMD_ATDTW			BIT(14)
+
+/* USB STS Register Bit Masks */
+#define USB_STS_INT			BIT(0)
+#define USB_STS_ERR			BIT(1)
+#define USB_STS_PORT_CHANGE		BIT(2)
+#define USB_STS_SYS_ERR			BIT(4)
+#define USB_STS_RESET			BIT(6)
+#define USB_STS_SOF			BIT(7)
+#define USB_STS_SUSPEND			BIT(8)
+
+/* USB INTR Register Bit Masks */
+#define USB_INTR_INT_EN			BIT(0)
+#define USB_INTR_ERR_INT_EN		BIT(1)
+#define USB_INTR_PTC_DETECT_EN		BIT(2)
+#define USB_INTR_SYS_ERR_EN		BIT(4)
+#define USB_INTR_RESET_EN		BIT(6)
+#define USB_INTR_SOF_EN			BIT(7)
+#define USB_INTR_DEVICE_SUSPEND		BIT(8)
+
+/* Device Address bit masks */
+#define USB_DEVICE_ADDRESS_MASK		GENMASK(31, 25)
+#define USB_DEVICE_ADDRESS_BIT_POS	25
+
+/* endpoint list address bit masks */
+#define USB_EP_LIST_ADDRESS_MASK	GENMASK(31, 11)
+
+/* PORTSCX  Register Bit Masks */
+#define PORTSCX_CURRENT_CONNECT_STATUS	BIT(0)
+#define PORTSCX_PORT_ENABLE		BIT(2)
+#define PORTSCX_PORT_EN_DIS_CHANGE	BIT(3)
+#define PORTSCX_OVER_CURRENT_CHG	BIT(5)
+#define PORTSCX_PORT_FORCE_RESUME	BIT(6)
+#define PORTSCX_PORT_SUSPEND		BIT(7)
+#define PORTSCX_PORT_RESET		BIT(8)
+#define PORTSCX_PHY_LOW_POWER_SPD	BIT(23)
+#define PORTSCX_PORT_SPEED_MASK		GENMASK(27, 26)
+#define PORTSCX_PORT_WIDTH		BIT(28)
+#define PORTSCX_PHY_TYPE_SEL		GENMASK(31, 30)
+
+/* bit 27-26 are port speed */
+#define PORTSCX_PORT_SPEED_FULL		0x0
+#define PORTSCX_PORT_SPEED_LOW		BIT(26)
+#define PORTSCX_PORT_SPEED_HIGH		BIT(27)
+
+/* bit 28 is parallel transceiver width for UTMI interface */
+#define  PORTSCX_PTW_16BIT		BIT(28)
+
+/* bit 31-30 are port transceiver select */
+#define PORTSCX_PTS_UTMI		0x0
+#define PORTSCX_PTS_ULPI		BIT(31)
+#define PORTSCX_PTS_FSLS		GENMASK(31, 30)
+#define PORTSCX_PTS_BIT_POS		30
+
+/* USB MODE Register Bit Masks */
+#define USB_MODE_CTRL_MODE_IDLE		0x0
+#define USB_MODE_CTRL_MODE_DEVICE	BIT(1)
+#define USB_MODE_CTRL_MODE_HOST		GENMASK(1, 0)
+#define USB_MODE_CTRL_MODE_MASK		GENMASK(1, 0)
+#define USB_MODE_CTRL_MODE_RSV		BIT(0)
+#define USB_MODE_ES			BIT(2)
+#define USB_MODE_SETUP_LOCK_OFF		BIT(3)
+#define USB_MODE_STREAM_DISABLE		BIT(4)
+#define USB_MODE_RESERVED_BITS_MASK	GENMASK(31, 6)
+
+/* Endpoint Setup Status bit masks */
+#define EP_SETUP_STATUS_MASK		GENMASK(5, 0)
+#define EP_SETUP_STATUS_EP0		BIT(0)
+
+/* ENDPOINTCTRLx  Register Bit Masks */
+#define EPCTRL_TX_ENABLE		BIT(23)
+#define EPCTRL_TX_DATA_TOGGLE_RST	BIT(22)	/* Not EP0 */
+#define EPCTRL_TX_DATA_TOGGLE_INH	BIT(21)	/* Not EP0 */
+#define EPCTRL_TX_TYPE			GENMASK(19, 18)
+#define EPCTRL_TX_DATA_SOURCE		BIT(17)	/* Not EP0 */
+#define EPCTRL_TX_EP_STALL		BIT(16)
+#define EPCTRL_RX_ENABLE		BIT(7)
+#define EPCTRL_RX_DATA_TOGGLE_RST	BIT(6)	/* Not EP0 */
+#define EPCTRL_RX_DATA_TOGGLE_INH	BIT(5)	/* Not EP0 */
+#define EPCTRL_RX_TYPE			GENMASK(3, 2)
+#define EPCTRL_RX_DATA_SINK		BIT(1)	/* Not EP0 */
+#define EPCTRL_RX_EP_STALL		BIT(0)
+
+/* bit 19-18 and 3-2 are endpoint type */
+#define EPCTRL_EP_TYPE_CONTROL		0
+#define EPCTRL_EP_TYPE_ISO		1
+#define EPCTRL_EP_TYPE_BULK		2
+#define EPCTRL_EP_TYPE_INTERRUPT	3
+#define EPCTRL_TX_EP_TYPE_SHIFT		18
+#define EPCTRL_RX_EP_TYPE_SHIFT		2
+
+/*
+ * Endpoint Queue Head data struct
+ * Rem: all the variables of qh are LittleEndian Mode
+ * and NEXT_POINTER_MASK should operate on a LittleEndian, Phy Addr
+ */
+struct ep_queue_head {
+	u32 max_pkt_length;	/* Mult(31-30) , Zlt(29) , Max Pkt len and IOS(15) */
+	u32 curr_dtd_ptr;	/* Current dTD Pointer(31-5) */
+	u32 next_dtd_ptr;	/* Next dTD Pointer(31-5), T(0) */
+	u32 size_ioc_int_sts;	/* Total bytes (30-16), IOC (15), MultO(11-10), STS (7-0)  */
+	u32 buff_ptr0;		/* Buffer pointer Page 0 (31-12) */
+	u32 buff_ptr1;		/* Buffer pointer Page 1 (31-12) */
+	u32 buff_ptr2;		/* Buffer pointer Page 2 (31-12) */
+	u32 buff_ptr3;		/* Buffer pointer Page 3 (31-12) */
+	u32 buff_ptr4;		/* Buffer pointer Page 4 (31-12) */
+	u32 res1;
+	u8 setup_buffer[8];	/* Setup data 8 bytes */
+	u32 res2[4];
+};
+
+/* Endpoint Queue Head Bit Masks */
+#define EP_QUEUE_HEAD_MULT_POS		30
+#define EP_QUEUE_HEAD_ZLT_SEL		BIT(29)
+#define EP_QUEUE_HEAD_MAX_PKT_LEN_POS	16
+#define EP_QUEUE_HEAD_IOS		BIT(15)
+#define EP_QUEUE_HEAD_NEXT_TERMINATE	BIT(0)
+#define EP_QUEUE_HEAD_STATUS_HALT	BIT(6)
+#define EP_QUEUE_HEAD_STATUS_ACTIVE	BIT(7)
+#define EP_QUEUE_HEAD_NEXT_POINTER_MASK	GENMASK(31, 5)
+#define EP_QUEUE_FRINDEX_MASK		GENMASK(10, 0)
+#define EP_MAX_LENGTH_TRANSFER		BIT(14)
+
+/*
+ *  Endpoint Transfer Descriptor data struct
+ * Rem: all the variables of td are LittleEndian Mode
+ */
+struct ep_td_struct {
+	u32 next_td_ptr;	/* Next TD pointer(31-5), T(0) set indicate invalid */
+	u32 size_ioc_sts;	/* Total bytes (30-16), IOC (15), MultO(11-10), STS (7-0)  */
+	u32 buff_ptr0;		/* Buffer pointer Page 0 */
+	u32 buff_ptr1;		/* Buffer pointer Page 1 */
+	u32 buff_ptr2;		/* Buffer pointer Page 2 */
+	u32 buff_ptr3;		/* Buffer pointer Page 3 */
+	u32 buff_ptr4;		/* Buffer pointer Page 4 */
+	u32 res;
+	/* 32 bytes */
+	dma_addr_t td_dma;	/* dma address for this td */
+	/* virtual address of next td specified in next_td_ptr */
+	struct ep_td_struct *next_td_virt;
+};
+
+/* Endpoint Transfer Descriptor bit Masks */
+#define DTD_NEXT_TERMINATE		BIT(0)
+#define DTD_IOC				BIT(15)
+#define DTD_STATUS_ACTIVE		BIT(7)
+#define DTD_STATUS_HALTED		BIT(6)
+#define DTD_STATUS_DATA_BUFF_ERR	BIT(5)
+#define DTD_STATUS_TRANSACTION_ERR	BIT(3)
+#define DTD_RESERVED_FIELDS		0x80007300
+#define DTD_ADDR_MASK			GENMASK(31, 5)
+#define DTD_PACKET_SIZE			GENMASK(30, 16)
+#define DTD_LENGTH_BIT_POS		16
+#define DTD_ERROR_MASK			(DTD_STATUS_HALTED | \
+					DTD_STATUS_DATA_BUFF_ERR | \
+					DTD_STATUS_TRANSACTION_ERR)
+
+/* Alignment requirements; must be a power of two */
+#define DTD_ALIGNMENT			BIT(5)
+#define QH_ALIGNMENT			2048
+
+/* Controller dma boundary */
+#define UDC_DMA_BOUNDARY		BIT(12)
+
+enum npcm_usb2_operating_modes {
+	NPCM_USB2_MPH_HOST,
+	NPCM_USB2_DR_HOST,
+	NPCM_USB2_DR_DEVICE,
+	NPCM_USB2_DR_OTG,
+};
+
+enum npcm_usb2_phy_modes {
+	NPCM_USB2_PHY_NONE,
+	NPCM_USB2_PHY_ULPI,
+	NPCM_USB2_PHY_UTMI,
+	NPCM_USB2_PHY_UTMI_WIDE,
+	NPCM_USB2_PHY_SERIAL,
+	NPCM_USB2_PHY_UTMI_DUAL,
+};
+
+struct npcm_usb2_platform_data {
+	int				controller_ver;
+	enum npcm_usb2_operating_modes	operating_mode;
+	enum npcm_usb2_phy_modes	phy_mode;
+	unsigned int			port_enables;
+	unsigned int			workaround;
+
+	int		(*init)(struct platform_device *);
+	void		(*exit)(struct platform_device *);
+	void __iomem	*regs;		/* ioremap'd register base */
+	struct clk	*clk;
+	unsigned int	power_budget;	/* hcd->power_budget */
+	unsigned	big_endian_mmio:1;
+	unsigned	big_endian_desc:1;
+	unsigned	es:1;		/* need USBMODE:ES */
+	unsigned	le_setup_buf:1;
+	unsigned	have_sysif_regs:1;
+	unsigned	invert_drvvbus:1;
+	unsigned	invert_pwr_fault:1;
+
+	unsigned	suspended:1;
+	unsigned	already_suspended:1;
+
+	/* register save area for suspend/resume */
+	u32		pm_command;
+	u32		pm_status;
+	u32		pm_intr_enable;
+	u32		pm_frame_index;
+	u32		pm_segment;
+	u32		pm_frame_list;
+	u32		pm_async_next;
+	u32		pm_configured_flag;
+	u32		pm_portsc;
+	u32		pm_usbgenctrl;
+};
+
+/* driver private data */
+struct npcm_req {
+	struct usb_request req;
+	struct list_head queue;
+	/* ep_queue() func will add a request->queue into a udc_ep->queue 'd tail */
+	struct npcm_ep *ep;
+	unsigned mapped:1;
+	struct ep_td_struct *head, *tail;	/* For dTD List cpu endian Virtual addr */
+	unsigned int dtd_count;
+};
+
+#define REQ_UNCOMPLETE			1
+
+struct npcm_ep {
+	struct usb_ep ep;
+	struct list_head queue;
+	struct npcm_udc *udc;
+	struct ep_queue_head *qh;
+	struct usb_gadget *gadget;
+
+	char name[14];
+	unsigned stopped:1;
+	unsigned desc_invalid:1;
+};
+
+#define EP_DIR_IN	1
+#define EP_DIR_OUT	0
+
+struct npcm_udc {
+	struct usb_gadget gadget;
+	struct usb_gadget_driver *driver;
+	struct npcm_usb2_platform_data *pdata;
+	struct completion *done;	/* to make sure release() is done */
+	struct npcm_ep *eps;
+	struct usb_dr_device *dr_regs;
+	unsigned int max_ep;
+	int irq;
+	int id;
+	struct usb_ctrlrequest local_setup_buff;
+	spinlock_t lock;
+	struct usb_phy *transceiver;
+	unsigned softconnect:1;
+	unsigned vbus_active:1;
+	unsigned stopped:1;
+	unsigned remote_wakeup:1;
+	unsigned already_stopped:1;
+	unsigned big_endian_desc:1;
+
+	struct ep_queue_head *ep_qh;	/* Endpoints Queue-Head */
+	struct npcm_req *status_req;	/* ep0 status request */
+#ifdef NPCM_USB_DESC_PHYS_BASE_ADDR
+	void __iomem *dtd_virt_ba;
+	void __iomem *dtd_phys_ba;
+	u32 dtd_size;
+	u32 dtd_max_pool;   /* default dtd number */
+#else
+	struct dma_pool *td_pool;   /* dma pool for DTD */
+#endif
+	enum npcm_usb2_phy_modes phy_mode;
+
+	size_t ep_qh_size;		/* size after alignment adjustment*/
+	dma_addr_t ep_qh_dma;		/* dma address of QH */
+
+	u32 max_pipes;          /* Device max pipes */
+	u32 bus_reset;		/* Device is bus resetting */
+	u32 resume_state;	/* USB state to resume */
+	u32 usb_state;		/* USB current state */
+	u32 ep0_state;		/* Endpoint zero state */
+	u32 ep0_dir;		/* Endpoint zero direction: can be USB_DIR_IN or USB_DIR_OUT */
+	u8 device_address;	/* Device USB address */
+};
+
+#define USB_RECV	0	/* OUT EP */
+#define USB_SEND	1	/* IN EP */
+
+/*
+ * internal used help routines.
+ */
+#define gadget_to_npcm(_gadget) container_of(_gadget, struct npcm_udc, gadget)
+#define npcm_to_gadget(npcm) (&npcm->gadget)
+#define npcm_to_dev(npcm) (npcm->gadget.dev.parent)
+
+#define ep_index(EP)		((EP)->ep.desc->bEndpointAddress & 0xF)
+#define ep_maxpacket(EP)	((EP)->ep.maxpacket)
+#define ep_is_in(EP)	((ep_index(EP) == 0) ? (EP->udc->ep0_dir == \
+			USB_DIR_IN) : ((EP)->ep.desc->bEndpointAddress \
+			& USB_DIR_IN) == USB_DIR_IN)
+#define get_ep_by_pipe(udc, pipe)	((pipe == 1) ? &udc->eps[0] : \
+					&udc->eps[pipe])
+#define get_pipe_by_windex(windex)	((windex & USB_ENDPOINT_NUMBER_MASK) \
+					* 2 + ((windex & USB_DIR_IN) ? 1 : 0))
+#define get_pipe_by_ep(EP)	(ep_index(EP) * 2 + ep_is_in(EP))
+
+static inline struct ep_queue_head *get_qh_by_ep(struct npcm_ep *ep)
+{
+	/* we only have one ep0 structure but two queue heads */
+	if (ep_index(ep) != 0)
+		return ep->qh;
+	else
+		return &ep->udc->ep_qh[(ep->udc->ep0_dir ==
+				USB_DIR_IN) ? 1 : 0];
+}
+
+struct platform_device;
+static inline int npcm_udc_clk_init(struct platform_device *pdev)
+{
+	return 0;
+}
+
+static inline void npcm_udc_clk_finalize(struct platform_device *pdev)
+{
+}
+
+static inline void npcm_udc_clk_release(void)
+{
+}
+
+static struct regmap *gcr_regmap;
+
+#define INTCR3_OFFSET			0x9C
+
+#define NPCM_INTCR3_USBPHYSW		GENMASK(13, 12)
+#define NPCM845_INTCR3_USBPHYSW		GENMASK(15, 14)
+#define MINIMUM_NPCM_UDC_EPQ_DTD_SIZE	0x800
+
+//#define USB_DEVICE_9_WA
+
+#define	DMA_ADDR_INVALID	(~(dma_addr_t)0)
+
+static const char drv_20_name[] = "npcm-udc";
+
+struct npcm_usb2_platform_data usb_data = {
+	.operating_mode = NPCM_USB2_DR_DEVICE,
+	.phy_mode = NPCM_USB2_PHY_UTMI_WIDE,
+};
+
+static const struct usb_endpoint_descriptor
+npcm_ep0_desc = {
+	.bLength =		USB_DT_ENDPOINT_SIZE,
+	.bDescriptorType =	USB_DT_ENDPOINT,
+	.bEndpointAddress =	0,
+	.bmAttributes =		USB_ENDPOINT_XFER_CONTROL,
+	.wMaxPacketSize =	USB_MAX_CTRL_PAYLOAD,
+};
+
+static void npcm_ep_fifo_flush(struct usb_ep *_ep);
+static void npcm_udc_release(struct device *dev);
+static inline void npcm_set_accessors(struct npcm_usb2_platform_data *pdata) {}
+
+static void done(struct npcm_ep *ep, struct npcm_req *req, int status)
+__releases(ep->udc->lock)
+__acquires(ep->udc->lock)
+{
+	unsigned char stopped = ep->stopped;
+	struct ep_td_struct *curr_td, *next_td;
+	int j;
+
+	/* Removed the req from npcm_ep->queue */
+	list_del_init(&req->queue);
+
+	/* req.status should be set as -EINPROGRESS in ep_queue() */
+	if (req->req.status == -EINPROGRESS)
+		req->req.status = status;
+	else
+		status = req->req.status;
+
+	/* Free dtd for the request */
+	next_td = req->head;
+	for (j = 0; j < req->dtd_count; j++) {
+		curr_td = next_td;
+		if (j != req->dtd_count - 1)
+			next_td = curr_td->next_td_virt;
+#ifdef NPCM_USB_DESC_PHYS_BASE_ADDR
+		curr_td->res = DTD_IS_FREE; // curr_td is free
+#else
+		dma_pool_free(ep->udc->td_pool, curr_td, curr_td->td_dma);
+#endif
+	}
+
+	usb_gadget_unmap_request(&ep->udc->gadget, &req->req, ep_is_in(ep));
+	ep->stopped = 1;
+
+	spin_unlock(&ep->udc->lock);
+	if (req->req.complete)
+		usb_gadget_giveback_request(&ep->ep, &req->req);
+
+	spin_lock(&ep->udc->lock);
+
+	ep->stopped = stopped;
+}
+
+static void nuke(struct npcm_ep *ep, int status)
+{
+	ep->stopped = 1;
+
+	/* Flush fifo */
+	npcm_ep_fifo_flush(&ep->ep);
+
+	/* Whether this eq has request linked */
+	while (!list_empty(&ep->queue)) {
+		struct npcm_req *req = NULL;
+
+		req = list_entry(ep->queue.next, struct npcm_req, queue);
+		done(ep, req, status);
+	}
+}
+
+static void dr_controller_stop(struct npcm_udc *udc);
+static int dr_controller_setup(struct npcm_udc *udc)
+{
+	unsigned int tmp, portctrl, ep_num;
+	unsigned int max_no_of_ep;
+	unsigned long timeout;
+	struct usb_dr_device *dr_regs = udc->dr_regs;
+
+	/* Config PHY interface */
+	portctrl = readl(&dr_regs->portsc1);
+	portctrl &= ~(PORTSCX_PHY_TYPE_SEL | PORTSCX_PORT_WIDTH);
+	switch (udc->phy_mode) {
+	case NPCM_USB2_PHY_ULPI:
+		portctrl |= PORTSCX_PTS_ULPI;
+		break;
+	case NPCM_USB2_PHY_UTMI_WIDE:
+		portctrl |= PORTSCX_PTW_16BIT | PORTSCX_PTS_UTMI;
+		break;
+	case NPCM_USB2_PHY_UTMI:
+	case NPCM_USB2_PHY_UTMI_DUAL:
+		portctrl |= PORTSCX_PTS_UTMI;
+		break;
+	case NPCM_USB2_PHY_SERIAL:
+		portctrl |= PORTSCX_PTS_FSLS;
+		break;
+	default:
+		return -EINVAL;
+	}
+	writel(portctrl, &dr_regs->portsc1);
+	dr_controller_stop(udc);
+
+	tmp = readl(&dr_regs->usbcmd);
+	tmp |= USB_CMD_CTRL_RESET;
+	writel(tmp, &dr_regs->usbcmd);
+
+	/* Wait for reset to complete */
+	timeout = jiffies + 1000;
+	while (readl(&dr_regs->usbcmd) & USB_CMD_CTRL_RESET) {
+		if (time_after(jiffies, timeout)) {
+			pr_err("udc reset timeout!\n");
+			return -ETIMEDOUT;
+		}
+		cpu_relax();
+	}
+
+	/* Set the controller as device mode */
+	tmp = readl(&dr_regs->usbmode);
+	tmp &= ~USB_MODE_RESERVED_BITS_MASK;	/* Must clear reserved bits */
+	tmp &= ~USB_MODE_CTRL_MODE_MASK;	/* clear mode bits */
+	tmp |= USB_MODE_CTRL_MODE_DEVICE;
+	/* Disable Setup Lockout */
+	tmp |= USB_MODE_SETUP_LOCK_OFF;
+	if (udc->pdata->es)
+		tmp |= USB_MODE_ES;
+	writel(tmp, &dr_regs->usbmode);
+
+	/* Clear the setup status */
+	writel(0, &dr_regs->usbsts);
+
+	tmp = udc->ep_qh_dma;
+	tmp &= USB_EP_LIST_ADDRESS_MASK;
+	writel(tmp, &dr_regs->endpointlistaddr);
+
+	max_no_of_ep = (0x1F & readl(&dr_regs->dccparams));
+	for (ep_num = 1; ep_num < max_no_of_ep; ep_num++) {
+		tmp = readl(&dr_regs->endptctrl[ep_num]);
+		tmp &= ~(EPCTRL_TX_TYPE | EPCTRL_RX_TYPE);
+		tmp |= (EPCTRL_EP_TYPE_BULK << EPCTRL_TX_EP_TYPE_SHIFT)
+		| (EPCTRL_EP_TYPE_BULK << EPCTRL_RX_EP_TYPE_SHIFT);
+		writel(tmp, &dr_regs->endptctrl[ep_num]);
+	}
+
+	return 0;
+}
+
+/* Enable DR irq and set controller to run state */
+static void dr_controller_run(struct npcm_udc *udc)
+{
+	u32 temp;
+	struct usb_dr_device *dr_regs;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	/* Enable DR irq reg */
+	temp = USB_INTR_INT_EN | USB_INTR_ERR_INT_EN
+		| USB_INTR_PTC_DETECT_EN | USB_INTR_RESET_EN
+		| USB_INTR_DEVICE_SUSPEND | USB_INTR_SYS_ERR_EN;
+
+	writel(temp, &dr_regs->usbintr);
+
+	/* Clear stopped bit */
+	udc->stopped = 0;
+
+	/* Set the controller as device mode */
+	temp = readl(&dr_regs->usbmode);
+	temp |= USB_MODE_CTRL_MODE_DEVICE;
+	//temp |= USB_MODE_STREAM_DISABLE;
+	writel(temp, &dr_regs->usbmode);
+
+	/* Set controller to Run */
+	temp = readl(&dr_regs->usbcmd);
+	temp |= USB_CMD_RUN_STOP;
+	writel(temp, &dr_regs->usbcmd);
+}
+
+static void dr_controller_stop(struct npcm_udc *udc)
+{
+	unsigned int tmp;
+	struct usb_dr_device *dr_regs;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	/* disable all INTR */
+	writel(0, &dr_regs->usbintr);
+
+	/* Set stopped bit for isr */
+	udc->stopped = 1;
+
+	/* set controller to Stop */
+	tmp = readl(&dr_regs->usbcmd);
+	tmp &= ~USB_CMD_RUN_STOP;
+	writel(tmp, &dr_regs->usbcmd);
+}
+
+static void dr_ep_setup(struct npcm_udc *udc, unsigned char ep_num,
+			unsigned char dir, unsigned char ep_type)
+{
+	unsigned int tmp_epctrl = 0;
+	struct usb_dr_device *dr_regs;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	tmp_epctrl = readl(&dr_regs->endptctrl[ep_num]);
+	if (dir) {
+		if (ep_num)
+			tmp_epctrl |= EPCTRL_TX_DATA_TOGGLE_RST;
+		tmp_epctrl |= EPCTRL_TX_ENABLE;
+		tmp_epctrl &= ~EPCTRL_TX_TYPE;
+		tmp_epctrl |= ((unsigned int)(ep_type)
+			       << EPCTRL_TX_EP_TYPE_SHIFT);
+	} else {
+		if (ep_num)
+			tmp_epctrl |= EPCTRL_RX_DATA_TOGGLE_RST;
+		tmp_epctrl |= EPCTRL_RX_ENABLE;
+		tmp_epctrl &= ~EPCTRL_RX_TYPE;
+		tmp_epctrl |= ((unsigned int)(ep_type)
+			       << EPCTRL_RX_EP_TYPE_SHIFT);
+	}
+
+	    writel(tmp_epctrl, &dr_regs->endptctrl[ep_num]);
+}
+
+static void dr_ep_change_stall(struct npcm_udc *udc, unsigned char ep_num,
+			       unsigned char dir, int value)
+{
+	u32 tmp_epctrl = 0;
+	struct usb_dr_device *dr_regs;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+	tmp_epctrl = readl(&dr_regs->endptctrl[ep_num]);
+	if (value) {
+		/* set the stall bit */
+		if (dir)
+			tmp_epctrl |= EPCTRL_TX_EP_STALL;
+		else
+			tmp_epctrl |= EPCTRL_RX_EP_STALL;
+	} else {
+		/* clear the stall bit and reset data toggle */
+		if (dir) {
+			tmp_epctrl &= ~EPCTRL_TX_EP_STALL;
+			tmp_epctrl |= EPCTRL_TX_DATA_TOGGLE_RST;
+		} else {
+			tmp_epctrl &= ~EPCTRL_RX_EP_STALL;
+			tmp_epctrl |= EPCTRL_RX_DATA_TOGGLE_RST;
+		}
+	}
+	writel(tmp_epctrl, &dr_regs->endptctrl[ep_num]);
+}
+
+/* Get stall status of a specific ep, Return: 0: not stalled; 1:stalled */
+static int dr_ep_get_stall(struct npcm_udc *udc, unsigned char ep_num,
+			   unsigned char dir)
+{
+	u32 epctrl;
+	struct usb_dr_device *dr_regs;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!udc)
+		return -EINVAL;
+
+	dr_regs = udc->dr_regs;
+
+	epctrl = readl(&dr_regs->endptctrl[ep_num]);
+	if (dir)
+		return (epctrl & EPCTRL_TX_EP_STALL) ? 1 : 0;
+	else
+		return (epctrl & EPCTRL_RX_EP_STALL) ? 1 : 0;
+}
+
+/*
+ * struct_ep_qh_setup(): set the Endpoint Capabilities field of QH
+ * @zlt: Zero Length Termination Select (1: disable; 0: enable)
+ * @mult: Mult field
+ */
+static void struct_ep_qh_setup(struct npcm_udc *udc, unsigned char ep_num,
+			       unsigned char dir, unsigned char ep_type,
+			       unsigned int max_pkt_len,
+			       unsigned int zlt, unsigned char mult)
+{
+	struct ep_queue_head *p_QH = &udc->ep_qh[2 * ep_num + dir];
+	unsigned int tmp = 0;
+
+	/* set the Endpoint Capabilities in QH */
+	switch (ep_type) {
+	case USB_ENDPOINT_XFER_CONTROL:
+		/* Interrupt On Setup (IOS). for control ep  */
+		tmp = (max_pkt_len << EP_QUEUE_HEAD_MAX_PKT_LEN_POS)
+			| EP_QUEUE_HEAD_IOS;
+		break;
+	case USB_ENDPOINT_XFER_ISOC:
+		tmp = (max_pkt_len << EP_QUEUE_HEAD_MAX_PKT_LEN_POS)
+			| (mult << EP_QUEUE_HEAD_MULT_POS);
+		break;
+	case USB_ENDPOINT_XFER_BULK:
+	case USB_ENDPOINT_XFER_INT:
+		tmp = max_pkt_len << EP_QUEUE_HEAD_MAX_PKT_LEN_POS;
+		break;
+	default:
+		pr_info("%s(): error ep type is %d\n", __func__, ep_type);
+		return;
+	}
+	if (zlt)
+		tmp |= EP_QUEUE_HEAD_ZLT_SEL;
+
+	p_QH->max_pkt_length = cpu_to_le32(tmp);
+	p_QH->next_dtd_ptr = 1;
+	p_QH->size_ioc_int_sts = 0;
+}
+
+/* Setup qh structure and ep register for ep0. */
+static void ep0_setup(struct npcm_udc *udc)
+{
+	/*
+	 * the initialization of an ep includes: fields in QH, Regs,
+	 * npcm_ep struct
+	 */
+	struct_ep_qh_setup(udc, 0, USB_RECV, USB_ENDPOINT_XFER_CONTROL,
+			   USB_MAX_CTRL_PAYLOAD, 0, 0);
+	struct_ep_qh_setup(udc, 0, USB_SEND, USB_ENDPOINT_XFER_CONTROL,
+			   USB_MAX_CTRL_PAYLOAD, 0, 0);
+	dr_ep_setup(udc, 0, USB_RECV, USB_ENDPOINT_XFER_CONTROL);
+	dr_ep_setup(udc, 0, USB_SEND, USB_ENDPOINT_XFER_CONTROL);
+}
+
+/*
+ * when configurations are set, or when interface settings change
+ * for example the do_set_interface() in gadget layer,
+ * the driver will enable or disable the relevant endpoints
+ * ep0 doesn't use this routine. It is always enabled.
+ */
+static int npcm_ep_enable(struct usb_ep *_ep,
+			  const struct usb_endpoint_descriptor *desc)
+{
+	struct npcm_udc *udc = NULL;
+	struct npcm_ep *ep = NULL;
+	unsigned short max = 0;
+	unsigned char mult = 0, zlt;
+	int retval = -EINVAL;
+	unsigned long flags = 0;
+
+	ep = container_of(_ep, struct npcm_ep, ep);
+
+	/* catch various bogus parameters */
+	if (!_ep || !desc || desc->bDescriptorType != USB_DT_ENDPOINT)
+		return -EINVAL;
+
+	udc = ep->udc;
+
+	if (!udc->driver || udc->gadget.speed == USB_SPEED_UNKNOWN)
+		return -ESHUTDOWN;
+
+	max = usb_endpoint_maxp(desc);
+
+	/*
+	 * Disable automatic zlp generation.  Driver is responsible to indicate
+	 * explicitly through req->req.zero.  This is needed to enable multi-td
+	 * request.
+	 */
+	zlt = 1;
+
+	/* Assume the max packet size from gadget is always correct */
+	switch (desc->bmAttributes & 0x03) {
+	case USB_ENDPOINT_XFER_CONTROL:
+	case USB_ENDPOINT_XFER_BULK:
+	case USB_ENDPOINT_XFER_INT:
+		/*
+		 * mult = 0.  Execute N Transactions as demonstrated by
+		 * the USB variable length packet protocol where N is
+		 * computed using the Maximum Packet Length (dQH) and
+		 * the Total Bytes field (dTD)
+		 */
+		mult = 0;
+		break;
+	case USB_ENDPOINT_XFER_ISOC:
+		/* Calculate transactions needed for high bandwidth iso */
+		mult = usb_endpoint_maxp_mult(desc);
+		/* 3 transactions at most */
+		if (mult > 3)
+			goto en_done;
+		break;
+	}
+
+	spin_lock_irqsave(&udc->lock, flags);
+	ep->ep.maxpacket = max;
+	ep->ep.desc = desc;
+	ep->stopped = 0;
+	ep->desc_invalid = 0;
+
+	/*
+	 * Init EPx Queue Head (Ep Capabilities field in QH
+	 * according to max, zlt, mult)
+	 */
+	struct_ep_qh_setup(udc, (unsigned char)ep_index(ep),
+			   (unsigned char)((desc->bEndpointAddress & USB_DIR_IN)
+					   ?  USB_SEND : USB_RECV),
+			   (unsigned char)(desc->bmAttributes
+					   & USB_ENDPOINT_XFERTYPE_MASK),
+			   max, zlt, mult);
+
+	/* Init endpoint ctrl register */
+	dr_ep_setup(udc, (unsigned char)ep_index(ep),
+		    (unsigned char)((desc->bEndpointAddress & USB_DIR_IN)
+				    ? USB_SEND : USB_RECV),
+		    (unsigned char)(desc->bmAttributes
+				    & USB_ENDPOINT_XFERTYPE_MASK));
+
+	spin_unlock_irqrestore(&udc->lock, flags);
+	retval = 0;
+
+en_done:
+	return retval;
+}
+
+/*
+ * @ep : the ep being unconfigured. May not be ep0
+ * Any pending and uncomplete req will complete with status (-ESHUTDOWN)
+ */
+static int npcm_ep_disable(struct usb_ep *_ep)
+{
+	struct npcm_udc *udc = NULL;
+	struct npcm_ep *ep = NULL;
+	unsigned long flags = 0;
+	u32 epctrl;
+	int ep_num;
+	struct usb_dr_device *dr_regs;
+
+	ep = container_of(_ep, struct npcm_ep, ep);
+	if (!_ep || !ep->ep.desc || ep->desc_invalid) {
+		pr_err("%s not enabled", _ep ? ep->ep.name : NULL);
+		return -EINVAL;
+	}
+
+	udc = (struct npcm_udc *)ep->udc;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!udc)
+		return -EINVAL;
+
+	dr_regs = udc->dr_regs;
+
+	/* disable ep on controller */
+	ep_num = ep_index(ep);
+	epctrl = readl(&dr_regs->endptctrl[ep_num]);
+	if (ep_is_in(ep)) {
+		epctrl &= ~(EPCTRL_TX_ENABLE | EPCTRL_TX_TYPE);
+		epctrl |= EPCTRL_EP_TYPE_BULK << EPCTRL_TX_EP_TYPE_SHIFT;
+	} else {
+		epctrl &= ~(EPCTRL_RX_ENABLE | EPCTRL_TX_TYPE);
+		epctrl |= EPCTRL_EP_TYPE_BULK << EPCTRL_RX_EP_TYPE_SHIFT;
+	}
+	writel(epctrl, &dr_regs->endptctrl[ep_num]);
+
+	udc = (struct npcm_udc *)ep->udc;
+	spin_lock_irqsave(&udc->lock, flags);
+
+	/* nuke all pending requests (does flush) */
+	nuke(ep, -ESHUTDOWN);
+
+	ep->desc_invalid = 1;
+	ep->stopped = 1;
+	spin_unlock_irqrestore(&udc->lock, flags);
+
+	return 0;
+}
+
+/*
+ * allocate a request object used by this endpoint
+ * the main operation is to insert the req->queue to the eq->queue
+ * Returns the request, or null if one could not be allocated
+ */
+static struct usb_request *npcm_alloc_request(struct usb_ep *_ep,
+					      gfp_t gfp_flags)
+{
+	struct npcm_req *req = NULL;
+
+	req = kzalloc(sizeof(*req), gfp_flags);
+	if (!req)
+		return NULL;
+
+	req->req.dma = DMA_ADDR_INVALID;
+	INIT_LIST_HEAD(&req->queue);
+
+	return &req->req;
+}
+
+static void npcm_free_request(struct usb_ep *_ep, struct usb_request *_req)
+{
+	struct npcm_req *req = NULL;
+
+	req = container_of(_req, struct npcm_req, req);
+
+	if (_req)
+		kfree(req);
+}
+
+/* Actually add a dTD chain to an empty dQH and let go */
+static void npcm_prime_ep(struct npcm_ep *ep, struct ep_td_struct *td)
+{
+	struct ep_queue_head *qh = get_qh_by_ep(ep);
+	struct usb_dr_device *dr_regs;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!ep->udc)
+		return;
+
+	dr_regs = ep->udc->dr_regs;
+
+	/* Write dQH next pointer and terminate bit to 0 */
+	qh->next_dtd_ptr = cpu_to_le32(td->td_dma
+				       & EP_QUEUE_HEAD_NEXT_POINTER_MASK);
+
+	/* Clear active and halt bit */
+	qh->size_ioc_int_sts &= cpu_to_le32(~(EP_QUEUE_HEAD_STATUS_ACTIVE
+					      | EP_QUEUE_HEAD_STATUS_HALT));
+
+	/* Ensure that updates to the QH will occur before priming. */
+	wmb();
+	/*
+	 * We add the read from qh->size_ioc_int_sts to make sure the previous
+	 * write to it indeed got into the mamory so when we prime the DMA
+	 * will read the updated data
+	 */
+	if (qh->size_ioc_int_sts & 0x80000000)
+		pr_err("%s(): qh->size_ioc_int_sts=%08x\n", __func__, qh->size_ioc_int_sts);
+
+	/* Prime endpoint by writing correct bit to ENDPTPRIME */
+	writel(ep_is_in(ep) ? (1 << (ep_index(ep) + 16))
+			: (1 << (ep_index(ep))), &dr_regs->endpointprime);
+}
+
+/* Add dTD chain to the dQH of an EP */
+static int npcm_queue_td(struct npcm_ep *ep, struct npcm_req *req)
+{
+	u32 temp, bitmask, tmp_stat;
+	struct usb_dr_device *dr_regs;
+	unsigned int loops;
+	int retval = 0;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!ep->udc)
+		return -EINVAL;
+
+	dr_regs = ep->udc->dr_regs;
+
+	bitmask = ep_is_in(ep)
+		? (1 << (ep_index(ep) + 16))
+		: (1 << (ep_index(ep)));
+
+	/* check if the pipe is empty */
+	if (!(list_empty(&ep->queue)) && !(ep_index(ep) == 0)) {
+		/* Add td to the end */
+		struct npcm_req *lastreq;
+
+		lastreq = list_entry(ep->queue.prev, struct npcm_req, queue);
+		lastreq->tail->next_td_ptr =
+			cpu_to_le32(req->head->td_dma & DTD_ADDR_MASK);
+		/* Ensure dTD's next dtd pointer to be updated */
+		wmb();
+		/* Read prime bit, if 1 goto done */
+		if (readl(&dr_regs->endpointprime) & bitmask)
+			goto done;
+
+		loops = 1000;
+		while (1) {
+			/* Set ATDTW bit in USBCMD */
+			temp = readl(&dr_regs->usbcmd);
+			writel(temp | USB_CMD_ATDTW, &dr_regs->usbcmd);
+
+			/* Read correct status bit */
+			tmp_stat = readl(&dr_regs->endptstatus) & bitmask;
+
+			/*
+			 * Reread the ATDTW semaphore bit to check if it is
+			 * cleared. When hardware see a hazard, it will clear
+			 * the bit or else we remain set to 1 and we can
+			 * proceed with priming of endpoint if not already
+			 * primed.
+			 */
+			if (readl(&dr_regs->usbcmd) & USB_CMD_ATDTW)
+				break;
+
+			loops--;
+			if (loops == 0) {
+				pr_err("Timeout for ATDTW_TRIPWIRE...\n");
+				retval = -ETIME;
+				goto done;
+			}
+			udelay(1);
+		}
+
+		/* Write ATDTW bit to 0 */
+		temp = readl(&dr_regs->usbcmd);
+		writel(temp & ~USB_CMD_ATDTW, &dr_regs->usbcmd);
+
+		if (tmp_stat)
+			goto done;
+	}
+	npcm_prime_ep(ep, req->head);
+
+done:
+	return retval;
+}
+
+/*
+ * Fill in the dTD structure
+ * @req: request that the transfer belongs to
+ * @length: return actually data length of the dTD
+ * @dma: return dma address of the dTD
+ * @is_last: return flag if it is the last dTD of the request
+ * return: pointer to the built dTD
+ */
+static struct ep_td_struct *npcm_build_dtd(struct npcm_req *req,
+					   unsigned int *length,
+					   dma_addr_t *dma, int *is_last,
+					   gfp_t gfp_flags)
+{
+	u32 swap_temp;
+	struct ep_td_struct *dtd;
+	struct npcm_udc *udc = req->ep->udc;
+
+	/* how big will this transfer be? */
+	*length = min(req->req.length - req->req.actual,
+		      (unsigned int)EP_MAX_LENGTH_TRANSFER);
+
+#ifdef NPCM_USB_DESC_PHYS_BASE_ADDR
+	{
+		int td_count;
+
+		for (td_count = 0; td_count < udc->dtd_max_pool; td_count++) {
+			dtd = (void __iomem *)(udc->dtd_virt_ba +
+					       2 * DTD_ALIGNMENT * td_count);
+			if (dtd->res == DTD_IS_FREE) {
+				dtd->res = DTD_IS_IN_USE;
+				*dma = (void __iomem *)(udc->dtd_phys_ba +
+							2 * DTD_ALIGNMENT *
+							td_count);
+				break;
+			}
+		}
+		if (td_count == udc->dtd_max_pool)
+			dtd = NULL;
+	}
+#else
+	dtd = dma_pool_alloc(udc->td_pool, gfp_flags, dma);
+#endif
+	if (!dtd)
+		return dtd;
+
+	dtd->td_dma = *dma;
+	/* Clear reserved field */
+	swap_temp = le32_to_cpu(dtd->size_ioc_sts);
+	swap_temp &= ~DTD_RESERVED_FIELDS;
+	dtd->size_ioc_sts = cpu_to_le32(swap_temp);
+
+	/* Init all of buffer page pointers */
+	swap_temp = (u32)(req->req.dma + req->req.actual);
+	dtd->buff_ptr0 = cpu_to_le32(swap_temp);
+	dtd->buff_ptr1 = cpu_to_le32(swap_temp + 0x1000);
+	dtd->buff_ptr2 = cpu_to_le32(swap_temp + 0x2000);
+	dtd->buff_ptr3 = cpu_to_le32(swap_temp + 0x3000);
+	dtd->buff_ptr4 = cpu_to_le32(swap_temp + 0x4000);
+
+	req->req.actual += *length;
+
+	/* zlp is needed if req->req.zero is set */
+	if (req->req.zero) {
+		if (*length == 0 || (*length % req->ep->ep.maxpacket) != 0)
+			*is_last = 1;
+		else
+			*is_last = 0;
+	} else if (req->req.length == req->req.actual)
+		*is_last = 1;
+	else
+		*is_last = 0;
+
+	/* Fill in the transfer size; set active bit */
+	swap_temp = ((*length << DTD_LENGTH_BIT_POS) | DTD_STATUS_ACTIVE);
+
+	/* Enable interrupt for the last dtd of a request */
+	if (*is_last && !req->req.no_interrupt)
+		swap_temp |= DTD_IOC;
+
+	dtd->size_ioc_sts = cpu_to_le32(swap_temp);
+
+	mb();
+
+	return dtd;
+}
+
+/* Generate dtd chain for a request */
+static int npcm_req_to_dtd(struct npcm_req *req, gfp_t gfp_flags)
+{
+	unsigned int	count;
+	int		is_last;
+	int		is_first = 1;
+	struct ep_td_struct	*last_dtd = NULL, *dtd;
+	dma_addr_t dma;
+
+	do {
+		dtd = npcm_build_dtd(req, &count, &dma, &is_last, gfp_flags);
+		if (!dtd)
+			return -ENOMEM;
+
+		if (is_first) {
+			is_first = 0;
+			req->head = dtd;
+		} else {
+			last_dtd->next_td_ptr = cpu_to_le32(dma);
+			last_dtd->next_td_virt = dtd;
+		}
+		last_dtd = dtd;
+
+		req->dtd_count++;
+	} while (!is_last);
+
+	dtd->next_td_ptr = cpu_to_le32(DTD_NEXT_TERMINATE);
+
+	req->tail = dtd;
+
+	return 0;
+}
+
+/* queues (submits) an I/O request to an endpoint */
+static int npcm_ep_queue(struct usb_ep *_ep, struct usb_request *_req,
+			 gfp_t gfp_flags)
+{
+	struct npcm_ep *ep;
+	struct npcm_req *req;
+	struct npcm_udc *udc;
+	unsigned long flags;
+	int ret;
+
+	if (!_req) {
+		pr_err("%s(): usb_request NULL\n", __func__);
+		return -EINVAL;
+	}
+
+	ep = container_of(_ep, struct npcm_ep, ep);
+	req = container_of(_req, struct npcm_req, req);
+
+	/* catch various bogus parameters */
+	if (!req->req.complete || !req->req.buf || !list_empty(&req->queue)) {
+		pr_info("%s(): bad params\n", __func__);
+		return -EINVAL;
+	}
+	if (unlikely(!_ep || !ep->ep.desc || ep->desc_invalid)) {
+		pr_info("%s(): bad ep\n", __func__);
+		return -EINVAL;
+	}
+	if (usb_endpoint_xfer_isoc(ep->ep.desc)) {
+		if (req->req.length > ep->ep.maxpacket)
+			return -EMSGSIZE;
+	}
+
+	udc = ep->udc;
+	if (!udc->driver || udc->gadget.speed == USB_SPEED_UNKNOWN)
+		return -ESHUTDOWN;
+
+	req->ep = ep;
+
+	ret = usb_gadget_map_request(&ep->udc->gadget, &req->req, ep_is_in(ep));
+	if (ret)
+		return ret;
+
+	req->req.status = -EINPROGRESS;
+	req->req.actual = 0;
+	req->dtd_count = 0;
+
+	spin_lock_irqsave(&udc->lock, flags);
+
+	/* build dtds and push them to device queue */
+	if (!npcm_req_to_dtd(req, gfp_flags)) {
+		ret = npcm_queue_td(ep, req);
+		if (ret) {
+			spin_unlock_irqrestore(&udc->lock, flags);
+			pr_err("%s(): Failed to queue dtd\n", __func__);
+			goto err_unmap_dma;
+		}
+	} else {
+		spin_unlock_irqrestore(&udc->lock, flags);
+		pr_err("%s(): Failed to dma_pool_alloc\n", __func__);
+		ret = -ENOMEM;
+		goto err_unmap_dma;
+	}
+
+	/* irq handler advances the queue */
+	if (req)
+		list_add_tail(&req->queue, &ep->queue);
+	spin_unlock_irqrestore(&udc->lock, flags);
+
+	return 0;
+err_unmap_dma:
+	usb_gadget_unmap_request(&ep->udc->gadget, &req->req, ep_is_in(ep));
+
+	return ret;
+}
+
+/* dequeues (cancels, unlinks) an I/O request from an endpoint */
+static int npcm_ep_dequeue(struct usb_ep *_ep, struct usb_request *_req)
+{
+	struct npcm_ep *ep;
+	struct npcm_req *req;
+	unsigned long flags;
+	int ep_num, stopped, ret = 0;
+	u32 epctrl;
+	struct usb_dr_device *dr_regs;
+
+	if (!_ep || !_req)
+		return -EINVAL;
+
+	ep = container_of(_ep, struct npcm_ep, ep);
+	if (!ep->ep.desc || ep->desc_invalid)
+		return -EINVAL;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!ep->udc)
+		return -EINVAL;
+
+	dr_regs = ep->udc->dr_regs;
+
+	spin_lock_irqsave(&ep->udc->lock, flags);
+	stopped = ep->stopped;
+
+	/* Stop the ep before we deal with the queue */
+	ep->stopped = 1;
+	ep_num = ep_index(ep);
+	epctrl = readl(&dr_regs->endptctrl[ep_num]);
+	if (ep_is_in(ep))
+		epctrl &= ~EPCTRL_TX_ENABLE;
+	else
+		epctrl &= ~EPCTRL_RX_ENABLE;
+	writel(epctrl, &dr_regs->endptctrl[ep_num]);
+
+	/* make sure it's actually queued on this endpoint */
+	list_for_each_entry(req, &ep->queue, queue) {
+		if (&req->req == _req)
+			break;
+	}
+	if (&req->req != _req) {
+		ret = -EINVAL;
+		goto out;
+	}
+
+	/* The request is in progress, or completed but not dequeued */
+	if (ep->queue.next == &req->queue) {
+		_req->status = -ECONNRESET;
+		npcm_ep_fifo_flush(_ep);	/* flush current transfer */
+
+		/* The request isn't the last request in this ep queue */
+		if (req->queue.next != &ep->queue) {
+			struct npcm_req *next_req;
+
+			next_req = list_entry(req->queue.next, struct npcm_req,
+					      queue);
+
+			/* prime with dTD of next request */
+			npcm_prime_ep(ep, next_req->head);
+		}
+	/* The request hasn't been processed, patch up the TD chain */
+	} else {
+		struct npcm_req *prev_req;
+
+		prev_req = list_entry(req->queue.prev, struct npcm_req, queue);
+		prev_req->tail->next_td_ptr = req->tail->next_td_ptr;
+	}
+
+	done(ep, req, -ECONNRESET);
+
+	/* Enable EP */
+out:
+	epctrl = readl(&dr_regs->endptctrl[ep_num]);
+	if (ep_is_in(ep))
+		epctrl |= EPCTRL_TX_ENABLE;
+	else
+		epctrl |= EPCTRL_RX_ENABLE;
+	writel(epctrl, &dr_regs->endptctrl[ep_num]);
+	ep->stopped = stopped;
+
+	spin_unlock_irqrestore(&ep->udc->lock, flags);
+	return ret;
+}
+
+/*
+ * modify the endpoint halt feature
+ * @ep: the non-isochronous endpoint being stalled
+ * @value: 1--set halt  0--clear halt
+ * Returns zero, or a negative error code.
+ */
+static int npcm_ep_set_halt(struct usb_ep *_ep, int value)
+{
+	struct npcm_ep *ep = NULL;
+	unsigned long flags = 0;
+	int status = -EOPNOTSUPP;	/* operation not supported */
+	unsigned char ep_dir = 0, ep_num = 0;
+	struct npcm_udc *udc = NULL;
+
+	ep = container_of(_ep, struct npcm_ep, ep);
+	udc = ep->udc;
+	if (!_ep || !ep->ep.desc || ep->desc_invalid) {
+		status = -EINVAL;
+		goto out;
+	}
+
+	if (usb_endpoint_xfer_isoc(ep->ep.desc)) {
+		status = -EOPNOTSUPP;
+		goto out;
+	}
+
+	/*
+	 * Attempt to halt IN ep will fail if any transfer requests
+	 * are still queue
+	 */
+	if (value && ep_is_in(ep) && !list_empty(&ep->queue)) {
+		status = -EAGAIN;
+		goto out;
+	}
+
+	status = 0;
+	ep_dir = ep_is_in(ep) ? USB_SEND : USB_RECV;
+	ep_num = (unsigned char)(ep_index(ep));
+	spin_lock_irqsave(&ep->udc->lock, flags);
+	dr_ep_change_stall(udc, ep_num, ep_dir, value);
+	spin_unlock_irqrestore(&ep->udc->lock, flags);
+
+	if (ep_index(ep) == 0) {
+		udc->ep0_state = WAIT_FOR_SETUP;
+		udc->ep0_dir = 0;
+	}
+
+out:
+	return status;
+}
+
+static int npcm_ep_fifo_status(struct usb_ep *_ep)
+{
+	struct npcm_ep *ep;
+	struct npcm_udc *udc = NULL;
+	int size = 0;
+	u32 bitmask;
+	struct ep_queue_head *qh;
+	struct usb_dr_device *dr_regs;
+
+	if (!_ep)
+		return -ENODEV;
+
+	ep = container_of(_ep, struct npcm_ep, ep);
+
+	if (!ep->ep.desc  ||  ep_index(ep) != 0 || ep->desc_invalid)
+		return -ENODEV;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!ep->udc)
+		return -ENODEV;
+
+	dr_regs = ep->udc->dr_regs;
+
+	udc = (struct npcm_udc *)ep->udc;
+
+	if (!udc->driver || udc->gadget.speed == USB_SPEED_UNKNOWN)
+		return -ESHUTDOWN;
+
+	qh = get_qh_by_ep(ep);
+
+	bitmask = (ep_is_in(ep)) ? (1 << (ep_index(ep) + 16)) :
+	(1 << (ep_index(ep)));
+
+	if (readl(&dr_regs->endptstatus) & bitmask)
+		size = (qh->size_ioc_int_sts & DTD_PACKET_SIZE)
+		    >> DTD_LENGTH_BIT_POS;
+
+	pr_debug("%s %u\n", __func__, size);
+	return size;
+}
+
+static void npcm_ep_fifo_flush(struct usb_ep *_ep)
+{
+	struct npcm_ep *ep;
+	int ep_num, ep_dir;
+	u32 bits;
+	unsigned long timeout;
+	struct usb_dr_device *dr_regs;
+	struct npcm_udc *udc = NULL;
+
+	if (!_ep || !_ep->desc) {
+		return;
+	} else {
+		ep = container_of(_ep, struct npcm_ep, ep);
+		if (ep->desc_invalid)
+			return;
+	}
+
+	udc = (struct npcm_udc *)ep->udc;
+
+	/* before here, make sure dr_regs has been initialized */
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	ep_num = ep_index(ep);
+	ep_dir = ep_is_in(ep) ? USB_SEND : USB_RECV;
+
+	if (ep_num == 0)
+		bits = (1 << 16) | 1;
+	else if (ep_dir == USB_SEND)
+		bits = 1 << (16 + ep_num);
+	else
+		bits = 1 << ep_num;
+
+	timeout = jiffies + NPCM_UDC_FLUSH_TIMEOUT;
+	do {
+		writel(bits, &dr_regs->endptflush);
+
+		/* Wait until flush complete */
+		while (readl(&dr_regs->endptflush)) {
+			if (time_after(jiffies, timeout)) {
+				pr_err("ep flush timeout\n");
+				return;
+			}
+			cpu_relax();
+		}
+		/* See if we need to flush again */
+	} while (readl(&dr_regs->endptstatus) & bits);
+}
+
+static const struct usb_ep_ops npcm_ep_ops = {
+	.enable = npcm_ep_enable,
+	.disable = npcm_ep_disable,
+
+	.alloc_request = npcm_alloc_request,
+	.free_request = npcm_free_request,
+
+	.queue = npcm_ep_queue,
+	.dequeue = npcm_ep_dequeue,
+
+	.set_halt = npcm_ep_set_halt,
+	.fifo_status = npcm_ep_fifo_status,
+	.fifo_flush = npcm_ep_fifo_flush,	/* flush fifo */
+};
+
+/* Get the current frame number (from DR frame_index Reg ) */
+static int npcm_get_frame(struct usb_gadget *gadget)
+{
+	struct npcm_udc *udc = container_of(gadget, struct npcm_udc, gadget);
+	struct usb_dr_device *dr_regs = udc->dr_regs;
+
+	return (int)(readl(&dr_regs->frindex) & USB_FRINDEX_MASKS);
+}
+
+/* Tries to wake up the host connected to this gadget */
+static int npcm_wakeup(struct usb_gadget *gadget)
+{
+	struct npcm_udc *udc = container_of(gadget, struct npcm_udc, gadget);
+	u32 portsc;
+	struct usb_dr_device *dr_regs;
+
+	dr_regs = udc->dr_regs;
+
+	/* Remote wakeup feature not enabled by host */
+	if (!udc->remote_wakeup)
+		return -ENOTSUPP;
+
+	portsc = readl(&dr_regs->portsc1);
+	/* not suspended? */
+	if (!(portsc & PORTSCX_PORT_SUSPEND))
+		return 0;
+
+	/* trigger force resume */
+	portsc |= PORTSCX_PORT_FORCE_RESUME;
+	writel(portsc, &dr_regs->portsc1);
+
+	return 0;
+}
+
+static int can_pullup(struct npcm_udc *udc)
+{
+	return udc->driver && udc->softconnect && udc->vbus_active;
+}
+
+/* Notify controller that VBUS is powered, Called by whatever detects VBUS sessions */
+static int npcm_vbus_session(struct usb_gadget *gadget, int is_active)
+{
+	struct npcm_udc	*udc;
+	unsigned long	flags;
+
+	udc = container_of(gadget, struct npcm_udc, gadget);
+	spin_lock_irqsave(&udc->lock, flags);
+	udc->vbus_active = (is_active != 0);
+	if (can_pullup(udc))
+		dr_controller_run(udc);
+	else
+		dr_controller_stop(udc);
+	spin_unlock_irqrestore(&udc->lock, flags);
+	return 0;
+}
+
+/* constrain controller's VBUS power usage
+ * This call is used by gadget drivers during SET_CONFIGURATION calls,
+ * reporting how much power the device may consume.  For example, this
+ * could affect how quickly batteries are recharged.
+ *
+ * Returns zero on success, else negative errno.
+ */
+static int npcm_vbus_draw(struct usb_gadget *gadget, unsigned int mA)
+{
+	struct npcm_udc *udc;
+
+	udc = container_of(gadget, struct npcm_udc, gadget);
+	if (!IS_ERR_OR_NULL(udc->transceiver))
+		return usb_phy_set_power(udc->transceiver, mA);
+	return -ENOTSUPP;
+}
+
+/*
+ * Change Data+ pullup status
+ * this func is used by usb_gadget_connect/disconnect
+ */
+static int npcm_pullup(struct usb_gadget *gadget, int is_on)
+{
+	struct npcm_udc *udc  = container_of(gadget, struct npcm_udc, gadget);
+
+	udc = container_of(gadget, struct npcm_udc, gadget);
+
+	if (!udc->vbus_active)
+		return -EOPNOTSUPP;
+
+	udc->softconnect = (is_on != 0);
+	if (can_pullup(udc))
+		dr_controller_run(udc);
+	else
+		dr_controller_stop(udc);
+
+	return 0;
+}
+
+static int npcm_udc_start(struct usb_gadget *gadget,
+			  struct usb_gadget_driver *driver);
+static int npcm_udc_stop(struct usb_gadget *gadget);
+static struct usb_gadget_ops npcm_gadget_ops = {
+	.get_frame = npcm_get_frame,
+	.wakeup = npcm_wakeup,
+	.vbus_session = npcm_vbus_session,
+	.vbus_draw = npcm_vbus_draw,
+	.pullup = npcm_pullup,
+	.udc_start = npcm_udc_start,
+	.udc_stop = npcm_udc_stop,
+};
+
+/*
+ * Empty complete function used by this driver to fill in the req->complete
+ * field when creating a request since the complete field is mandatory.
+ */
+static void npcm_noop_complete(struct usb_ep *ep, struct usb_request *req) { }
+
+/*
+ * Set protocol stall on ep0, protocol stall will automatically be cleared
+ * on new transaction
+ */
+static void ep0stall(struct npcm_udc *udc)
+{
+	u32 tmp;
+	struct usb_dr_device *dr_regs;
+
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	/* must set tx and rx to stall at the same time */
+	tmp = readl(&dr_regs->endptctrl[0]);
+	tmp |= EPCTRL_TX_EP_STALL | EPCTRL_RX_EP_STALL;
+	writel(tmp, &dr_regs->endptctrl[0]);
+	udc->ep0_state = WAIT_FOR_SETUP;
+	udc->ep0_dir = 0;
+}
+
+/* Prime a status phase for ep0 */
+static int ep0_prime_status(struct npcm_udc *udc, int direction)
+{
+	struct npcm_req *req = udc->status_req;
+	struct npcm_ep *ep;
+	int ret;
+
+	if (direction == EP_DIR_IN)
+		udc->ep0_dir = USB_DIR_IN;
+	else
+		udc->ep0_dir = USB_DIR_OUT;
+
+	ep = &udc->eps[0];
+	udc->ep0_state = WAIT_FOR_OUT_STATUS;
+
+	req->ep = ep;
+	req->req.length = 0;
+	req->req.status = -EINPROGRESS;
+	req->req.actual = 0;
+	req->req.complete = npcm_noop_complete;
+	req->dtd_count = 0;
+
+	ret = usb_gadget_map_request(&ep->udc->gadget, &req->req, ep_is_in(ep));
+	if (ret)
+		return ret;
+
+	if (npcm_req_to_dtd(req, GFP_ATOMIC) == 0) {
+		ret = npcm_queue_td(ep, req);
+		if (ret) {
+			pr_err("%s(): Failed to queue dtd when prime status\n", __func__);
+			goto out;
+		}
+	} else {
+		ret = -ENOMEM;
+		pr_err("%s(): Failed to dma_pool_alloc when prime status\n", __func__);
+		goto out;
+	}
+
+	list_add_tail(&req->queue, &ep->queue);
+
+	return 0;
+out:
+	usb_gadget_unmap_request(&ep->udc->gadget, &req->req, ep_is_in(ep));
+
+	return ret;
+}
+
+static void udc_reset_ep_queue(struct npcm_udc *udc, u8 pipe)
+{
+	struct npcm_ep *ep = get_ep_by_pipe(udc, pipe);
+
+	if (ep->ep.name)
+		nuke(ep, -ESHUTDOWN);
+}
+
+/* ch9 Set address */
+static void ch9setaddress(struct npcm_udc *udc, u16 value, u16 index, u16 length)
+{
+	/* Save the new address to device struct */
+	udc->device_address = (u8)value;
+	/* Update usb state */
+	udc->usb_state = USB_STATE_ADDRESS;
+	/* Status phase */
+	if (ep0_prime_status(udc, EP_DIR_IN))
+		ep0stall(udc);
+}
+
+/* ch9 Get status */
+static void ch9getstatus(struct npcm_udc *udc, u8 request_type, u16 value,
+			 u16 index, u16 length)
+{
+	u16 tmp = 0;		/* Status, cpu endian */
+	struct npcm_req *req;
+	struct npcm_ep *ep;
+	int ret;
+
+	ep = &udc->eps[0];
+
+	if ((request_type & USB_RECIP_MASK) == USB_RECIP_DEVICE) {
+		/* Get device status */
+		tmp = udc->gadget.is_selfpowered;
+		tmp |= udc->remote_wakeup << USB_DEVICE_REMOTE_WAKEUP;
+	} else if ((request_type & USB_RECIP_MASK) == USB_RECIP_INTERFACE) {
+		/* Get interface status */
+		/* We don't have interface information in udc driver */
+		tmp = 0;
+	} else if ((request_type & USB_RECIP_MASK) == USB_RECIP_ENDPOINT) {
+		/* Get endpoint status */
+		struct npcm_ep *target_ep;
+
+		target_ep = get_ep_by_pipe(udc, get_pipe_by_windex(index));
+
+		/* stall if endpoint doesn't exist */
+		if (!target_ep->ep.desc || target_ep->desc_invalid)
+			goto stall;
+		tmp = dr_ep_get_stall(udc, ep_index(target_ep), ep_is_in(target_ep))
+				<< USB_ENDPOINT_HALT;
+	}
+
+	udc->ep0_dir = USB_DIR_IN;
+	/* Borrow the per device status_req */
+	req = udc->status_req;
+	/* Fill in the reqest structure */
+	*((u16 *)req->req.buf) = cpu_to_le16(tmp);
+
+	req->ep = ep;
+	req->req.length = 2;
+	req->req.status = -EINPROGRESS;
+	req->req.actual = 0;
+	req->req.complete = npcm_noop_complete;
+	req->dtd_count = 0;
+
+	ret = usb_gadget_map_request(&ep->udc->gadget, &req->req, ep_is_in(ep));
+	if (ret)
+		goto stall;
+
+	/* prime the data phase */
+	if ((npcm_req_to_dtd(req, GFP_ATOMIC) == 0)) {
+		ret = npcm_queue_td(ep, req);
+		if (ret) {
+			pr_err("%s(): Failed to queue dtd\n", __func__);
+			goto err_unmap_dma;
+		}
+	} else {
+		pr_err("%s(): Failed to dma_pool_alloc\n", __func__);
+		goto err_unmap_dma;
+	}
+
+	list_add_tail(&req->queue, &ep->queue);
+	udc->ep0_state = DATA_STATE_XMIT;
+
+	return;
+
+err_unmap_dma:
+	usb_gadget_unmap_request(&ep->udc->gadget, &req->req, ep_is_in(ep));
+
+stall:
+	ep0stall(udc);
+}
+
+static void setup_received_irq(struct npcm_udc *udc,
+			       struct usb_ctrlrequest *setup)
+__releases(udc->lock)
+__acquires(udc->lock)
+{
+	u16 wValue = le16_to_cpu(setup->wValue);
+	u16 wIndex = le16_to_cpu(setup->wIndex);
+	u16 wLength = le16_to_cpu(setup->wLength);
+	struct usb_dr_device *dr_regs;
+
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	udc_reset_ep_queue(udc, 0);
+
+	/* We process some standard setup requests here */
+	switch (setup->bRequest) {
+	case USB_REQ_GET_STATUS:
+		/* Data+Status phase from udc */
+		if ((setup->bRequestType & (USB_DIR_IN | USB_TYPE_MASK))
+					!= (USB_DIR_IN | USB_TYPE_STANDARD))
+			break;
+		ch9getstatus(udc, setup->bRequestType, wValue, wIndex, wLength);
+		return;
+
+	case USB_REQ_SET_ADDRESS:
+		/* Status phase from udc */
+		if (setup->bRequestType != (USB_DIR_OUT | USB_TYPE_STANDARD
+						| USB_RECIP_DEVICE))
+			break;
+		ch9setaddress(udc, wValue, wIndex, wLength);
+		return;
+
+	case USB_REQ_CLEAR_FEATURE:
+	case USB_REQ_SET_FEATURE:
+		/* Status phase from udc */
+	{
+		int rc;
+		u16 ptc = 0;
+
+		if ((setup->bRequestType & (USB_RECIP_MASK | USB_TYPE_MASK))
+		    == (USB_RECIP_ENDPOINT | USB_TYPE_STANDARD)) {
+			int pipe = get_pipe_by_windex(wIndex);
+			struct npcm_ep *ep;
+
+			if (wValue != 0 || wLength != 0 || pipe >= udc->max_ep)
+				break;
+			ep = get_ep_by_pipe(udc, pipe);
+
+			spin_unlock(&udc->lock);
+			rc = npcm_ep_set_halt(&ep->ep, (setup->bRequest == USB_REQ_SET_FEATURE) ? 1 : 0);
+			spin_lock(&udc->lock);
+
+		} else if ((setup->bRequestType & (USB_RECIP_MASK
+				| USB_TYPE_MASK)) == (USB_RECIP_DEVICE
+				| USB_TYPE_STANDARD)) {
+			/*
+			 * Note: The driver has not include OTG support yet.
+			 * This will be set when OTG support is added
+			 */
+			if (wValue == USB_DEVICE_TEST_MODE)
+				ptc = wIndex >> 8;
+			else if (wValue == USB_DEVICE_REMOTE_WAKEUP)
+				udc->remote_wakeup = (setup->bRequest == USB_REQ_CLEAR_FEATURE) ? 0 : 1;
+			else if (gadget_is_otg(&udc->gadget)) {
+				if (setup->bRequest == USB_DEVICE_B_HNP_ENABLE)
+					udc->gadget.b_hnp_enable = 1;
+				else if (setup->bRequest == USB_DEVICE_A_HNP_SUPPORT)
+					udc->gadget.a_hnp_support = 1;
+				else if (setup->bRequest == USB_DEVICE_A_ALT_HNP_SUPPORT)
+					udc->gadget.a_alt_hnp_support = 1;
+			}
+			rc = 0;
+		} else {
+			break;
+		}
+
+		if (rc == 0) {
+			if (ep0_prime_status(udc, EP_DIR_IN))
+				ep0stall(udc);
+		}
+		if (ptc) {
+			u32 tmp;
+
+			mdelay(10);
+			tmp = readl(&dr_regs->portsc1) | (ptc << 16);
+			writel(tmp, &dr_regs->portsc1);
+			pr_info("udc: switch to test mode %d.\n", ptc);
+		}
+
+		return;
+	}
+
+	default:
+		break;
+	}
+
+	/* Requests handled by gadget */
+	if (wLength) {
+		/* Data phase from gadget, status phase from udc */
+		udc->ep0_dir = (setup->bRequestType & USB_DIR_IN)
+				?  USB_DIR_IN : USB_DIR_OUT;
+		spin_unlock(&udc->lock);
+		if (udc->driver->setup(&udc->gadget, &udc->local_setup_buff) < 0)
+			ep0stall(udc);
+
+		spin_lock(&udc->lock);
+		udc->ep0_state = (setup->bRequestType & USB_DIR_IN)
+				?  DATA_STATE_XMIT : DATA_STATE_RECV;
+	} else {
+		/* No data phase, IN status from gadget */
+		udc->ep0_dir = USB_DIR_IN;
+		spin_unlock(&udc->lock);
+		if (udc->driver->setup(&udc->gadget, &udc->local_setup_buff) < 0)
+			ep0stall(udc);
+
+		spin_lock(&udc->lock);
+		udc->ep0_state = WAIT_FOR_OUT_STATUS;
+	}
+}
+
+/*
+ * Process request for Data or Status phase of ep0
+ * prime status phase if needed
+ */
+static void ep0_req_complete(struct npcm_udc *udc, struct npcm_ep *ep0,
+			     struct npcm_req *req)
+{
+	struct usb_dr_device *dr_regs;
+
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	if (udc->usb_state == USB_STATE_ADDRESS) {
+		/* Set the new address */
+		u32 new_address = (u32)udc->device_address;
+
+		writel(new_address << USB_DEVICE_ADDRESS_BIT_POS,
+		       &dr_regs->deviceaddr);
+	}
+
+	done(ep0, req, 0);
+
+	switch (udc->ep0_state) {
+	case DATA_STATE_XMIT:
+		/* already primed at setup_received_irq */
+		udc->ep0_state = WAIT_FOR_OUT_STATUS;
+		if (ep0_prime_status(udc, EP_DIR_OUT))
+			ep0stall(udc);
+		break;
+	case DATA_STATE_RECV:
+		/* send status phase */
+		if (ep0_prime_status(udc, EP_DIR_IN))
+			ep0stall(udc);
+		break;
+	case WAIT_FOR_OUT_STATUS:
+		udc->ep0_state = WAIT_FOR_SETUP;
+		break;
+	case WAIT_FOR_SETUP:
+		pr_err("Unexpected ep0 packets\n");
+		break;
+	default:
+		ep0stall(udc);
+		break;
+	}
+}
+
+/*
+ * Tripwire mechanism to ensure a setup packet payload is extracted without
+ * being corrupted by another incoming setup packet
+ */
+static void tripwire_handler(struct npcm_udc *udc, u8 ep_num, u8 *buffer_ptr)
+{
+	u32 temp;
+	struct ep_queue_head *qh;
+	struct npcm_usb2_platform_data *pdata = udc->pdata;
+	struct usb_dr_device *dr_regs = udc->dr_regs;
+
+	qh = &udc->ep_qh[ep_num * 2 + EP_DIR_OUT];
+
+	/* Clear bit in ENDPTSETUPSTAT */
+	temp = readl(&dr_regs->endptsetupstat);
+	writel(temp | (1 << ep_num), &dr_regs->endptsetupstat);
+
+	/* while a hazard exists when setup package arrives */
+	do {
+		/* Set Setup Tripwire */
+		temp = readl(&dr_regs->usbcmd);
+		writel(temp | USB_CMD_SUTW, &dr_regs->usbcmd);
+
+		/* Copy the setup packet to local buffer */
+		if (pdata->le_setup_buf) {
+			u32 *p = (u32 *)buffer_ptr;
+			u32 *s = (u32 *)qh->setup_buffer;
+
+			/* Convert little endian setup buffer to CPU endian */
+			*p++ = le32_to_cpu(*s++);
+			*p = le32_to_cpu(*s);
+		} else {
+			memcpy(buffer_ptr, (u8 *)qh->setup_buffer, 8);
+		}
+	} while (!(readl(&dr_regs->usbcmd) & USB_CMD_SUTW));
+
+	/* Clear Setup Tripwire */
+	temp = readl(&dr_regs->usbcmd);
+	writel(temp & ~USB_CMD_SUTW, &dr_regs->usbcmd);
+}
+
+/* process-ep_req(): free the completed Tds for this req */
+static int process_ep_req(struct npcm_udc *udc, int pipe,
+			  struct npcm_req *curr_req)
+{
+	struct ep_td_struct *curr_td;
+	int	td_complete, actual, remaining_length, j, tmp;
+	int	status = 0;
+	int	errors = 0;
+	struct  ep_queue_head *curr_qh = &udc->ep_qh[pipe];
+	int direction = pipe % 2;
+
+	curr_td = curr_req->head;
+	td_complete = 0;
+	actual = curr_req->req.length;
+
+	for (j = 0; j < curr_req->dtd_count; j++) {
+		remaining_length = (le32_to_cpu(curr_td->size_ioc_sts)
+					& DTD_PACKET_SIZE)
+				>> DTD_LENGTH_BIT_POS;
+		actual -= remaining_length;
+
+		errors = le32_to_cpu(curr_td->size_ioc_sts);
+		if (errors & DTD_ERROR_MASK) {
+			if (errors & DTD_STATUS_HALTED) {
+				pr_err("dTD error %08x QH=%d\n", errors, pipe);
+				/* Clear the errors and Halt condition */
+				tmp = le32_to_cpu(curr_qh->size_ioc_int_sts);
+				tmp &= ~errors;
+				curr_qh->size_ioc_int_sts = cpu_to_le32(tmp);
+				status = -EPIPE;
+				/* FIXME: continue with next queued TD? */
+
+				break;
+			}
+			if (errors & DTD_STATUS_DATA_BUFF_ERR) {
+				pr_err("%s(): Transfer overflow\n", __func__);
+				status = -EPROTO;
+				break;
+			} else if (errors & DTD_STATUS_TRANSACTION_ERR) {
+				pr_err("%s(): ISO error\n", __func__);
+				status = -EILSEQ;
+				break;
+			} else {
+				pr_err("Unknown error has occurred (0x%x)!\n", errors);
+			}
+
+		} else if (le32_to_cpu(curr_td->size_ioc_sts)
+				& DTD_STATUS_ACTIVE) {
+			status = REQ_UNCOMPLETE;
+			return status;
+		} else if (remaining_length) {
+			if (direction) {
+				pr_err("%s(): Transmit dTD remaining length not zero\n", __func__);
+				status = -EPROTO;
+				break;
+			} else {
+				td_complete++;
+				break;
+			}
+		} else {
+			td_complete++;
+		}
+
+		if (j != curr_req->dtd_count - 1)
+			curr_td = (struct ep_td_struct *)curr_td->next_td_virt;
+	}
+
+	if (status)
+		return status;
+
+	curr_req->req.actual = actual;
+
+	return 0;
+}
+
+/* Process a DTD completion interrupt */
+static void dtd_complete_irq(struct npcm_udc *udc)
+{
+	u32 bit_pos;
+	int i, ep_num, direction, bit_mask, status;
+	struct npcm_ep *curr_ep;
+	struct npcm_req *curr_req, *temp_req;
+	struct usb_dr_device *dr_regs;
+
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	/* Clear the bits in the register */
+	bit_pos = readl(&dr_regs->endptcomplete);
+	writel(bit_pos, &dr_regs->endptcomplete);
+
+	if (!bit_pos)
+		return;
+
+	for (i = 0; i < udc->max_ep; i++) {
+		ep_num = i >> 1;
+		direction = i % 2;
+
+		bit_mask = 1 << (ep_num + 16 * direction);
+
+		if (!(bit_pos & bit_mask))
+			continue;
+
+		curr_ep = get_ep_by_pipe(udc, i);
+
+		/* If the ep is configured */
+		if (!curr_ep->ep.name) {
+			pr_warn("Invalid EP?");
+			continue;
+		}
+
+		/* process the req queue until an uncomplete request */
+		list_for_each_entry_safe(curr_req, temp_req, &curr_ep->queue, queue) {
+			status = process_ep_req(udc, i, curr_req);
+
+			if (status == REQ_UNCOMPLETE)
+				break;
+			/* write back status to req */
+			curr_req->req.status = status;
+
+			if (ep_num == 0) {
+				ep0_req_complete(udc, curr_ep, curr_req);
+				break;
+			} else {
+				done(curr_ep, curr_req, status);
+			}
+		}
+	}
+}
+
+static inline enum usb_device_speed portscx_device_speed(u32 reg)
+{
+	switch (reg & PORTSCX_PORT_SPEED_MASK) {
+	case PORTSCX_PORT_SPEED_HIGH:
+		return USB_SPEED_HIGH;
+	case PORTSCX_PORT_SPEED_FULL:
+		return USB_SPEED_FULL;
+	case PORTSCX_PORT_SPEED_LOW:
+		return USB_SPEED_LOW;
+	default:
+		return USB_SPEED_UNKNOWN;
+	}
+}
+
+/* Process a port change interrupt */
+static void port_change_irq(struct npcm_udc *udc)
+{
+	struct usb_dr_device *dr_regs = udc->dr_regs;
+
+	if (udc->bus_reset)
+		udc->bus_reset = 0;
+
+	/* Bus resetting is finished */
+	if (!(readl(&dr_regs->portsc1) & PORTSCX_PORT_RESET))
+		udc->gadget.speed = portscx_device_speed(readl(&dr_regs->portsc1));
+
+	/* Update USB state */
+	if (!udc->resume_state)
+		udc->usb_state = USB_STATE_DEFAULT;
+}
+
+/* Process suspend interrupt */
+static void suspend_irq(struct npcm_udc *udc)
+{
+	udc->resume_state = udc->usb_state;
+	udc->usb_state = USB_STATE_SUSPENDED;
+
+	/* report suspend to the driver, serial.c does not support this */
+	if (udc->driver->suspend)
+		udc->driver->suspend(&udc->gadget);
+}
+
+static void bus_resume(struct npcm_udc *udc)
+{
+	udc->usb_state = udc->resume_state;
+	udc->resume_state = 0;
+
+	/* report resume to the driver, serial.c does not support this */
+	if (udc->driver->resume)
+		udc->driver->resume(&udc->gadget);
+}
+
+/* Clear up all ep queues */
+static int reset_queues(struct npcm_udc *udc, bool bus_reset)
+{
+	u8 pipe;
+
+	for (pipe = 0; pipe < udc->max_pipes; pipe++)
+		udc_reset_ep_queue(udc, pipe);
+
+	/* report disconnect; the driver is already quiesced */
+	spin_unlock(&udc->lock);
+	if (bus_reset)
+		usb_gadget_udc_reset(&udc->gadget, udc->driver);
+	else
+		udc->driver->disconnect(&udc->gadget);
+	spin_lock(&udc->lock);
+
+	return 0;
+}
+
+/* Process reset interrupt */
+static void reset_irq(struct npcm_udc *udc)
+{
+	u32 temp;
+	unsigned long timeout;
+	struct usb_dr_device *dr_regs;
+
+	if (!udc)
+		return;
+
+	dr_regs = udc->dr_regs;
+
+	/* Clear the device address */
+	temp = readl(&dr_regs->deviceaddr);
+	writel(temp & ~USB_DEVICE_ADDRESS_MASK, &dr_regs->deviceaddr);
+
+	udc->device_address = 0;
+
+	/* Clear usb state */
+	udc->resume_state = 0;
+	udc->ep0_dir = 0;
+	udc->ep0_state = WAIT_FOR_SETUP;
+	udc->remote_wakeup = 0;	/* default to 0 on reset */
+	udc->gadget.b_hnp_enable = 0;
+	udc->gadget.a_hnp_support = 0;
+	udc->gadget.a_alt_hnp_support = 0;
+
+	/* Clear all the setup token semaphores */
+	temp = readl(&dr_regs->endptsetupstat);
+	writel(temp, &dr_regs->endptsetupstat);
+
+	/* Clear all the endpoint complete status bits */
+	temp = readl(&dr_regs->endptcomplete);
+	writel(temp, &dr_regs->endptcomplete);
+
+	timeout = jiffies + 100;
+	while (readl(&dr_regs->endpointprime)) {
+		/* Wait until all endptprime bits cleared */
+		if (time_after(jiffies, timeout)) {
+			pr_err("Timeout for reset\n");
+			break;
+		}
+		cpu_relax();
+	}
+
+	/* Write 1s to the flush register */
+	writel(0xffffffff, &dr_regs->endptflush);
+
+	if (readl(&dr_regs->portsc1) & PORTSCX_PORT_RESET) {
+		/* Bus is reset */
+		udc->bus_reset = 1;
+		/* Reset all the queues, include XD, dTD, EP queue head and TR Queue */
+		reset_queues(udc, true);
+		udc->usb_state = USB_STATE_DEFAULT;
+	} else {
+		/* initialize usb hw reg except for regs for EP, not touch usbintr reg */
+		dr_controller_setup(udc);
+
+		/* Reset all internal used Queues */
+		reset_queues(udc, false);
+
+		ep0_setup(udc);
+
+		/* Enable DR IRQ reg, Set Run bit, change udc state */
+		dr_controller_run(udc);
+		udc->usb_state = USB_STATE_ATTACHED;
+	}
+}
+
+/* USB device controller interrupt handler */
+static irqreturn_t npcm_udc_irq(int irq, void *_udc)
+{
+	struct npcm_udc *udc = _udc;
+	u32 irq_src;
+	irqreturn_t status = IRQ_NONE;
+	unsigned long flags;
+	struct usb_dr_device *dr_regs;
+
+	if (!udc)
+		return IRQ_NONE;
+
+	dr_regs = udc->dr_regs;
+
+	/* Disable ISR for OTG host mode */
+	if (udc->stopped)
+		return IRQ_NONE;
+	spin_lock_irqsave(&udc->lock, flags);
+	irq_src = readl(&dr_regs->usbsts) & readl(&dr_regs->usbintr);
+	/* Clear notification bits */
+	writel(irq_src, &dr_regs->usbsts);
+	/* Need to resume? */
+	if (udc->usb_state == USB_STATE_SUSPENDED)
+		if ((readl(&dr_regs->portsc1) & PORTSCX_PORT_SUSPEND) == 0)
+			bus_resume(udc);
+
+	/* USB Interrupt */
+	if (irq_src & USB_STS_INT) {
+		/* Setup package, we only support ep0 as control ep */
+		if (readl(&dr_regs->endptsetupstat) & EP_SETUP_STATUS_EP0) {
+			tripwire_handler(udc, 0, (u8 *)(&udc->local_setup_buff));
+			setup_received_irq(udc, &udc->local_setup_buff);
+			status = IRQ_HANDLED;
+		}
+
+		/* completion of dtd */
+		if (readl(&dr_regs->endptcomplete)) {
+			dtd_complete_irq(udc);
+			status = IRQ_HANDLED;
+		}
+	}
+
+	/* SOF (for ISO transfer) */
+	if (irq_src & USB_STS_SOF)
+		status = IRQ_HANDLED;
+
+	/* Port Change */
+	if (irq_src & USB_STS_PORT_CHANGE) {
+		port_change_irq(udc);
+		status = IRQ_HANDLED;
+	}
+
+	/* Reset Received */
+	if (irq_src & USB_STS_RESET) {
+		reset_irq(udc);
+		status = IRQ_HANDLED;
+	}
+
+	/* Sleep Enable (Suspend) */
+	if (irq_src & USB_STS_SUSPEND) {
+		suspend_irq(udc);
+		status = IRQ_HANDLED;
+	}
+
+	if (irq_src & (USB_STS_ERR | USB_STS_SYS_ERR))
+		pr_err("%s(): Error IRQ %x\n", __func__, irq_src);
+
+	spin_unlock_irqrestore(&udc->lock, flags);
+	return status;
+}
+
+static int npcm_udc_start(struct usb_gadget *gadget,
+			  struct usb_gadget_driver *driver)
+{
+	int retval = 0;
+	unsigned long flags = 0;
+	struct npcm_udc *udc_controller = gadget_to_npcm(gadget);
+
+	/* lock is needed but whether should use this lock or another */
+	spin_lock_irqsave(&udc_controller->lock, flags);
+
+	driver->driver.bus = NULL;
+	/* hook up the driver */
+	udc_controller->driver = driver;
+	spin_unlock_irqrestore(&udc_controller->lock, flags);
+	gadget->is_selfpowered = 1;
+
+	if (!IS_ERR_OR_NULL(udc_controller->transceiver)) {
+		/* Suspend the controller until OTG enable it */
+		udc_controller->stopped = 1;
+		pr_info("Suspend udc for OTG auto detect\n");
+
+		/* connect to bus through transceiver */
+		if (!IS_ERR_OR_NULL(udc_controller->transceiver)) {
+			retval = otg_set_peripheral(udc_controller->transceiver->otg,
+						    &udc_controller->gadget);
+			if (retval < 0) {
+				pr_err("can't bind to transceiver\n");
+				udc_controller->driver = NULL;
+				return retval;
+			}
+		}
+	}
+
+	pr_info("%s: bind to driver %s\n", udc_controller->gadget.name, driver->driver.name);
+	if (retval)
+		pr_warn("gadget driver register failed %d\n", retval);
+
+	return retval;
+}
+
+/* Disconnect from gadget driver */
+static int npcm_udc_stop(struct usb_gadget *gadget)
+{
+	struct npcm_ep *loop_ep;
+	unsigned long flags;
+	struct npcm_udc *udc_controller = gadget_to_npcm(gadget);
+
+	if (!IS_ERR_OR_NULL(udc_controller->transceiver))
+		otg_set_peripheral(udc_controller->transceiver->otg, NULL);
+
+	/* stop DR, disable intr */
+	dr_controller_stop(udc_controller);
+
+	/* in fact, no needed */
+	udc_controller->usb_state = USB_STATE_ATTACHED;
+	udc_controller->ep0_state = WAIT_FOR_SETUP;
+	udc_controller->ep0_dir = 0;
+
+	/* stand operation */
+	spin_lock_irqsave(&udc_controller->lock, flags);
+	udc_controller->gadget.speed = USB_SPEED_UNKNOWN;
+	nuke(&udc_controller->eps[0], -ESHUTDOWN);
+	list_for_each_entry(loop_ep, &udc_controller->gadget.ep_list,
+			    ep.ep_list)
+		nuke(loop_ep, -ESHUTDOWN);
+	spin_unlock_irqrestore(&udc_controller->lock, flags);
+
+	pr_warn("unregistered gadget driver '%s'\n", udc_controller->driver->driver.name);
+
+	udc_controller->driver = NULL;
+
+	return 0;
+}
+
+/* PROC File System Support */
+//#define CONFIG_USB_GADGET_DEBUG_FILES
+#ifdef CONFIG_USB_GADGET_DEBUG_FILES
+
+#include <linux/seq_file.h>
+
+#define PROC_FILENAME "driver/npcm_udc"
+char proc_filename[32];
+
+static int npcm_proc_read(struct seq_file *m, void *v)
+{
+	unsigned long flags;
+	int i;
+	u32 tmp_reg;
+	struct npcm_ep *ep = NULL;
+	struct npcm_req *req;
+	struct usb_dr_device *dr_regs;
+	struct npcm_udc *udc = m->private;
+
+
+	spin_lock_irqsave(&udc->lock, flags);
+	dr_regs = udc->dr_regs;
+
+	/* ------basic driver information ---- */
+	seq_printf(m,
+			DRIVER_DESC "\n"
+			"%s version: %s\n"
+			"Gadget driver: %s\n\n",
+			drv_20_name, DRIVER_VERSION,
+			udc->driver ? udc->driver->driver.name : "(none)");
+
+	/* ------ DR Registers ----- */
+	tmp_reg = readl(&dr_regs->sbscfg);
+	seq_printf(m,
+		   "SBSCFG reg:\n"
+		   "AHBBRST: %d\n\n",
+		   tmp_reg);
+
+	tmp_reg = readl(&dr_regs->usbcmd);
+	seq_printf(m,
+			"USBCMD reg:\n"
+			"SetupTW: %d\n"
+			"Run/Stop: %s\n\n",
+			(tmp_reg & USB_CMD_SUTW) ? 1 : 0,
+			(tmp_reg & USB_CMD_RUN_STOP) ? "Run" : "Stop");
+
+	tmp_reg = readl(&dr_regs->usbsts);
+	seq_printf(m,
+			"USB Status Reg:\n"
+			"Dr Suspend: %d\n"
+			"Reset Received: %d\n"
+			"System Error: %s\n"
+			"USB Error Interrupt: %s\n\n",
+			(tmp_reg & USB_STS_SUSPEND) ? 1 : 0,
+			(tmp_reg & USB_STS_RESET) ? 1 : 0,
+			(tmp_reg & USB_STS_SYS_ERR) ? "Err" : "Normal",
+			(tmp_reg & USB_STS_ERR) ? "Err detected" : "No err");
+
+	tmp_reg = readl(&dr_regs->usbintr);
+	seq_printf(m,
+			"USB Interrupt Enable Reg:\n"
+			"Sleep Enable: %d\n"
+			"SOF Received Enable: %d\n"
+			"Reset Enable: %d\n"
+			"System Error Enable: %d\n"
+			"Port Change Detected Enable: %d\n"
+			"USB Error Intr Enable: %d\n"
+			"USB Intr Enable: %d\n\n",
+			(tmp_reg & USB_INTR_DEVICE_SUSPEND) ? 1 : 0,
+			(tmp_reg & USB_INTR_SOF_EN) ? 1 : 0,
+			(tmp_reg & USB_INTR_RESET_EN) ? 1 : 0,
+			(tmp_reg & USB_INTR_SYS_ERR_EN) ? 1 : 0,
+			(tmp_reg & USB_INTR_PTC_DETECT_EN) ? 1 : 0,
+			(tmp_reg & USB_INTR_ERR_INT_EN) ? 1 : 0,
+			(tmp_reg & USB_INTR_INT_EN) ? 1 : 0);
+
+	tmp_reg = readl(&dr_regs->frindex);
+	seq_printf(m,
+			"USB Frame Index Reg: Frame Number is 0x%x\n\n",
+			(tmp_reg & USB_FRINDEX_MASKS));
+
+	tmp_reg = readl(&dr_regs->deviceaddr);
+	seq_printf(m,
+			"USB Device Address Reg: Device Addr is 0x%x\n\n",
+			(tmp_reg & USB_DEVICE_ADDRESS_MASK));
+
+	tmp_reg = readl(&dr_regs->endpointlistaddr);
+	seq_printf(m,
+			"USB Endpoint List Address Reg: "
+			"Device Addr is 0x%x\n\n",
+			(tmp_reg & USB_EP_LIST_ADDRESS_MASK));
+
+	tmp_reg = readl(&dr_regs->portsc1);
+	seq_printf(m,
+		"USB Port Status&Control Reg:\n"
+		"Port Transceiver Type : %s\n"
+		"Port Speed: %s\n"
+		"PHY Low Power Suspend: %s\n"
+		"Port Reset: %s \n"
+		"Port Suspend Mode: %s\n"
+		"Over-current Change: %s\n"
+		"Port Enable/Disable Change: %s\n"
+		"Port Enabled/Disabled: %s\n"
+		"Current Connect Status: %s\n\n", ({
+			const char *s;
+
+			switch (tmp_reg & PORTSCX_PTS_FSLS) {
+			case PORTSCX_PTS_UTMI:
+				s = "UTMI"; break;
+			case PORTSCX_PTS_ULPI:
+				s = "ULPI "; break;
+			case PORTSCX_PTS_FSLS:
+				s = "FS/LS Serial"; break;
+			default:
+				s = "None"; break;
+			}
+			s; }),
+		usb_speed_string(portscx_device_speed(tmp_reg)),
+		(tmp_reg & PORTSCX_PHY_LOW_POWER_SPD) ?
+		"Low power mode" : "Normal PHY mode",
+		(tmp_reg & PORTSCX_PORT_RESET) ? "In Reset" :
+		"Not in Reset",
+		(tmp_reg & PORTSCX_PORT_SUSPEND) ? "In " : "Not in",
+		(tmp_reg & PORTSCX_OVER_CURRENT_CHG) ? "Dected" :
+		"No",
+		(tmp_reg & PORTSCX_PORT_EN_DIS_CHANGE) ? "Disable" :
+		"Not change",
+		(tmp_reg & PORTSCX_PORT_ENABLE) ? "Enable" :
+		"Not correct",
+		(tmp_reg & PORTSCX_CURRENT_CONNECT_STATUS) ?
+		"Attached" : "Not-Att");
+
+	tmp_reg = readl(&dr_regs->usbmode);
+	seq_printf(m,
+			"USB Mode Reg = 0x%08X: Controller Mode is: %s\n\n", tmp_reg, ({
+				const char *s;
+
+				switch (tmp_reg & USB_MODE_CTRL_MODE_HOST) {
+				case USB_MODE_CTRL_MODE_IDLE:
+					s = "Idle"; break;
+				case USB_MODE_CTRL_MODE_DEVICE:
+					s = "Device Controller"; break;
+				case USB_MODE_CTRL_MODE_HOST:
+					s = "Host Controller"; break;
+				default:
+					s = "None"; break;
+				}
+				s;
+			}));
+
+	tmp_reg = readl(&dr_regs->endptsetupstat);
+	seq_printf(m,
+			"Endpoint Setup Status Reg: SETUP on ep 0x%x\n\n",
+			(tmp_reg & EP_SETUP_STATUS_MASK));
+
+	for (i = 0; i < udc->max_ep / 2; i++) {
+		tmp_reg = readl(&dr_regs->endptctrl[i]);
+		seq_printf(m, "EP Ctrl Reg [0x%x]: = [0x%x]\n",
+				i, tmp_reg);
+	}
+	tmp_reg = readl(&dr_regs->endpointprime);
+	seq_printf(m, "EP Prime Reg = [0x%x]\n\n", tmp_reg);
+
+	/* npcm_udc, npcm_ep, npcm_request structure information */
+	ep = &udc->eps[0];
+	seq_printf(m, "For %s Maxpkt is 0x%x index is 0x%x\n",
+			ep->ep.name, ep_maxpacket(ep), ep_index(ep));
+
+	if (list_empty(&ep->queue)) {
+		seq_printf(m, "its req queue is empty\n\n");
+	} else {
+		list_for_each_entry(req, &ep->queue, queue) {
+			seq_printf(m,
+				"req %p actual 0x%x length 0x%x buf %p\n",
+				&req->req, req->req.actual,
+				req->req.length, req->req.buf);
+		}
+	}
+	/* other gadget->eplist ep */
+	list_for_each_entry(ep, &udc->gadget.ep_list, ep.ep_list) {
+		if (ep) {
+			seq_printf(m,
+					"\nFor %s Maxpkt is 0x%x "
+					"index is 0x%x\n",
+					ep->ep.name, ep_maxpacket(ep),
+					ep->ep.desc ? ep_index(ep) : -1);
+
+			if (list_empty(&ep->queue)) {
+				seq_printf(m, "its req queue is empty\n\n");
+			} else {
+				list_for_each_entry(req, &ep->queue, queue) {
+					seq_printf(m,
+						"req %p actual 0x%x length 0x%x  buf %p\n",
+						&req->req, req->req.actual,
+						req->req.length, req->req.buf);
+					}	/* end for each_entry of ep req */
+				}	/* end for else */
+			}	/* end for if(ep->queue) */
+		}		/* end (ep->desc) */
+
+	spin_unlock_irqrestore(&udc->lock, flags);
+	return 0;
+}
+
+/* seq_file wrappers for procfile show routines */
+static int npcm_proc_open(struct inode *inode, struct file *file)
+{
+	return single_open(file, npcm_proc_read, PDE_DATA(file_inode(file)));
+}
+
+#define create_proc_file() \
+	proc_create_single(proc_filename, 0, NULL, npcm_proc_read)
+#define remove_proc_file()	remove_proc_entry(proc_filename, NULL)
+
+#else				/* !CONFIG_USB_GADGET_DEBUG_FILES */
+
+#define create_proc_file(udc)	do {} while (0)
+#define remove_proc_file()	do {} while (0)
+
+#endif				/* CONFIG_USB_GADGET_DEBUG_FILES */
+
+/* Release udc structures */
+static void npcm_udc_release(struct device *dev)
+{
+	struct npcm_udc *udc_controller = dev_get_drvdata(dev->parent);
+
+	if (!udc_controller)
+		return;
+
+	complete(udc_controller->done);
+#ifndef NPCM_USB_DESC_PHYS_BASE_ADDR
+	dma_free_coherent(dev->parent, udc_controller->ep_qh_size,
+			  udc_controller->ep_qh, udc_controller->ep_qh_dma);
+#endif
+	kfree(udc_controller);
+	dev_set_drvdata(dev->parent, NULL);
+}
+
+/*
+ * init resource for globle controller
+ * Return the udc handle on success or NULL on failure
+ */
+static int struct_udc_setup(struct npcm_udc *udc,
+			    struct platform_device *pdev)
+{
+	struct npcm_usb2_platform_data *pdata;
+	size_t size;
+
+	pdata = dev_get_platdata(&pdev->dev);
+	udc->phy_mode = pdata->phy_mode;
+
+	udc->eps = kcalloc(udc->max_ep, sizeof(struct npcm_ep), GFP_KERNEL);
+
+	if (!udc->eps)
+		return -ENOMEM;
+
+	/* initialized QHs, take care of alignment */
+	size = udc->max_ep * sizeof(struct ep_queue_head);
+	if (size < QH_ALIGNMENT) {
+		size = QH_ALIGNMENT;
+	} else if ((size % QH_ALIGNMENT) != 0) {
+		size += QH_ALIGNMENT + 1;
+		size &= ~(QH_ALIGNMENT - 1);
+	}
+#ifdef NPCM_USB_DESC_PHYS_BASE_ADDR
+	{
+		void __iomem *addr = NULL;
+		struct resource *res = NULL;
+
+		res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
+		if (!res) {
+			pr_err("platform_get_resource dtd error\n");
+			return -ENODEV;
+		}
+
+		if (resource_size(res) < MINIMUM_NPCM_UDC_EPQ_DTD_SIZE) {
+			pr_err("Minimum UDC epq dtd size below 0x800\n");
+			return -ENODEV;
+		}
+
+		addr = devm_ioremap_resource(&pdev->dev, res);
+
+		udc->ep_qh_dma = (dma_addr_t)res->start;
+		udc->ep_qh = (void *)addr;
+		udc->dtd_size = resource_size(res);
+	}
+#else
+	udc->ep_qh = dma_alloc_coherent(&pdev->dev, size, &udc->ep_qh_dma,
+					GFP_KERNEL);
+	if (!udc->ep_qh) {
+		kfree(udc->eps);
+		return -ENOMEM;
+	}
+#endif
+
+	udc->ep_qh_size = size;
+
+	/* Initialize ep0 status request structure */
+	/* FIXME: npcm_alloc_request() ignores ep argument */
+	udc->status_req = container_of(npcm_alloc_request(NULL, GFP_KERNEL),
+				       struct npcm_req, req);
+	/* allocate a small amount of memory to get valid address */
+	udc->status_req->req.buf = kmalloc(8, GFP_KERNEL);
+
+	udc->resume_state = USB_STATE_NOTATTACHED;
+	udc->usb_state = USB_STATE_POWERED;
+	udc->ep0_dir = 0;
+	udc->remote_wakeup = 0;	/* default to 0 on reset */
+
+	return 0;
+}
+
+/*
+ * Setup the npcm_ep struct for eps
+ * Link npcm_ep->ep to gadget->ep_list
+ * ep0out is not used so do nothing here
+ * ep0in should be taken care
+ */
+static int struct_ep_setup(struct npcm_udc *udc, unsigned char index,
+			   char *name, int link)
+{
+	struct npcm_ep *ep = &udc->eps[index];
+
+	ep->udc = udc;
+
+	strncpy(ep->name, name, 13);
+	ep->name[13] = '\0';
+
+	ep->ep.name = ep->name;
+
+	ep->ep.ops = &npcm_ep_ops;
+	ep->stopped = 0;
+	ep->desc_invalid = 0;
+
+	if (index == 0) {
+		ep->ep.caps.type_control = true;
+	} else {
+		ep->ep.caps.type_iso = true;
+		ep->ep.caps.type_bulk = true;
+		ep->ep.caps.type_int = true;
+	}
+
+	if (index & 1)
+		ep->ep.caps.dir_in = true;
+	else
+		ep->ep.caps.dir_out = true;
+
+	/* for ep0: maxP defined in desc
+	 * for other eps, maxP is set by epautoconfig() called by gadget layer
+	 */
+	usb_ep_set_maxpacket_limit(&ep->ep, (unsigned short)~0);
+
+	/* the queue lists any req for this ep */
+	INIT_LIST_HEAD(&ep->queue);
+
+	/* gagdet.ep_list used for ep_autoconfig so no ep0 */
+	if (link)
+		list_add_tail(&ep->ep.ep_list, &udc->gadget.ep_list);
+	ep->gadget = &udc->gadget;
+	ep->qh = &udc->ep_qh[index];
+
+	return 0;
+}
+
+/*
+ * Driver probe function
+ * all initialization operations implemented here except enabling usb_intr reg
+ * board setup should have been done in the platform code
+ */
+static int npcm_udc_probe(struct platform_device *pdev)
+{
+	struct npcm_usb2_platform_data *pdata = NULL;
+	struct device *dev = &pdev->dev;
+	void __iomem *addr = NULL;
+	struct device_node *np = pdev->dev.of_node;
+	int ret = -ENODEV;
+	unsigned int i;
+	u32 dccparams;
+	struct npcm_udc *udc_controller;
+	struct usb_dr_device *dr_regs;
+	struct resource *res = NULL;
+
+	pdev->id = of_alias_get_id(np, "udc");
+	if (pdev->id < 0)
+		pdev->id = 0;
+
+#ifdef USB_DEVICE_9_WA
+	if (pdev->id == 0) {
+		npcm_udc_replace_usb9();
+		pdev->id = 9;
+	}
+	if (pdev->id == 9)
+		pdev->id = 0;
+#endif
+
+	udc_controller = kzalloc(sizeof(*udc_controller), GFP_KERNEL);
+	if (!udc_controller)
+		return -ENOMEM;
+
+	udc_controller->id = pdev->id;
+
+	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
+	if (!res) {
+		pr_err("platform_get_resource error\n");
+		ret = -ENODEV;
+		goto err_iounmap;
+	}
+	addr = devm_ioremap_resource(dev, res);
+	udc_controller->dr_regs = (struct usb_dr_device *)addr;
+	pdev->dev.platform_data = &usb_data;
+
+	ret = dma_coerce_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
+	if (ret) {
+		pr_err("dma_coerce_mask_and_coherent error\n");
+		ret = -ENODEV;
+		goto err_iounmap;
+	}
+
+	dr_regs = udc_controller->dr_regs;
+
+	dev_set_drvdata(&pdev->dev, udc_controller);
+	pdata = dev_get_platdata(&pdev->dev);
+	udc_controller->pdata = pdata;
+	spin_lock_init(&udc_controller->lock);
+	udc_controller->stopped = 1;
+	udc_controller->vbus_active = 1;
+	udc_controller->gadget.name = drv_20_name;
+
+#ifdef CONFIG_USB_OTG
+	if (pdata->operating_mode == NPCM_USB2_DR_OTG) {
+		udc_controller->transceiver = usb_get_phy(USB_PHY_TYPE_USB2);
+		if (IS_ERR_OR_NULL(udc_controller->transceiver)) {
+			pr_err("Can't find OTG driver!\n");
+			ret = -ENODEV;
+			goto err_kfree;
+		}
+	}
+#endif
+	/* Set accessors only after pdata->init() ! */
+	npcm_set_accessors(pdata);
+
+	/* Initialize USB clocks */
+	ret = npcm_udc_clk_init(pdev);
+	if (ret < 0)
+		goto err_iounmap_noclk;
+
+	/* Read Device Controller Capability Parameters register */
+	dccparams = readl(&dr_regs->dccparams);
+	if (!(dccparams & DCCPARAMS_DC)) {
+		pr_err("This SOC doesn't support device role\n");
+		ret = -ENODEV;
+		goto err_iounmap;
+	}
+	/* Get max device endpoints */
+	udc_controller->max_ep = (dccparams & DCCPARAMS_DEN_MASK) * 2;
+	udc_controller->irq = platform_get_irq(pdev, 0);
+	if (udc_controller->irq < 0) {
+		pr_err("platform_get_irq error.\n");
+		return -ENODEV;
+	}
+
+	ret = request_irq(udc_controller->irq, npcm_udc_irq, IRQF_SHARED,
+			  udc_controller->gadget.name, udc_controller);
+	if (ret != 0) {
+		pr_err("cannot request irq %d err %d\n", udc_controller->irq, ret);
+		goto err_iounmap;
+	}
+
+	if (udc_controller->id == 9) {
+		if (of_device_is_compatible(np, "nuvoton,npcm750-udc")) {
+			gcr_regmap = syscon_regmap_lookup_by_compatible("nuvoton,npcm750-gcr");
+			if (IS_ERR(gcr_regmap)) {
+				pr_err("%s: failed to find nuvoton,npcm750-gcr\n", __func__);
+				return IS_ERR(gcr_regmap);
+			}
+		} else {
+			gcr_regmap = syscon_regmap_lookup_by_compatible("nuvoton,npcm845-gcr");
+			if (IS_ERR(gcr_regmap)) {
+				pr_err("%s: failed to find nuvoton,npcm845-gcr\n", __func__);
+				return IS_ERR(gcr_regmap);
+			}
+		}
+		regmap_update_bits(gcr_regmap, INTCR3_OFFSET, NPCM_INTCR3_USBPHYSW, NPCM_INTCR3_USBPHYSW);
+	}
+	if (udc_controller->id == 8 && of_device_is_compatible(np, "nuvoton,npcm845-udc")) {
+		gcr_regmap = syscon_regmap_lookup_by_compatible("nuvoton,npcm845-gcr");
+		if (IS_ERR(gcr_regmap)) {
+			pr_err("%s: failed to find nuvoton,npcm845-gcr\n", __func__);
+			return IS_ERR(gcr_regmap);
+		}
+
+		regmap_update_bits(gcr_regmap, INTCR3_OFFSET,
+				   NPCM845_INTCR3_USBPHYSW, NPCM845_INTCR3_USBPHYSW);
+	}
+
+	/* Initialize the udc structure including QH member and other member */
+	if (struct_udc_setup(udc_controller, pdev)) {
+		pr_err("Can't initialize udc data structure\n");
+		ret = -ENOMEM;
+		goto err_free_irq;
+	}
+
+	if (IS_ERR_OR_NULL(udc_controller->transceiver))
+		dr_controller_setup(udc_controller);
+
+	npcm_udc_clk_finalize(pdev);
+
+	/* Setup gadget structure */
+	udc_controller->gadget.ops = &npcm_gadget_ops;
+	udc_controller->gadget.max_speed = USB_SPEED_HIGH;
+	udc_controller->gadget.ep0 = &udc_controller->eps[0].ep;
+	INIT_LIST_HEAD(&udc_controller->gadget.ep_list);
+	udc_controller->gadget.speed = USB_SPEED_UNKNOWN;
+	if (!strcmp(pdev->name, drv_20_name))
+		udc_controller->gadget.name = drv_20_name;
+
+	/* Setup gadget.dev and register with kernel */
+	dev_set_name(&udc_controller->gadget.dev, "gadget");
+	udc_controller->gadget.dev.of_node = pdev->dev.of_node;
+
+	if (!IS_ERR_OR_NULL(udc_controller->transceiver))
+		udc_controller->gadget.is_otg = 1;
+
+	/* setup QH and epctrl for ep0 */
+	ep0_setup(udc_controller);
+
+	/* setup udc->eps[] for ep0 */
+	struct_ep_setup(udc_controller, 0, "ep0", 0);
+	/*
+	 * for ep0: the desc defined here;
+	 * for other eps, gadget layer called ep_enable with defined desc
+	 */
+	udc_controller->eps[0].ep.desc = &npcm_ep0_desc;
+	usb_ep_set_maxpacket_limit(&udc_controller->eps[0].ep,
+				   USB_MAX_CTRL_PAYLOAD);
+
+	/* setup the udc->eps[] for non-control endpoints and link to gadget.ep_list */
+	for (i = 1; i < (int)(udc_controller->max_ep / 2); i++) {
+		char name[14];
+
+		sprintf(name, "ep%dout", i);
+		struct_ep_setup(udc_controller, i * 2, name, 1);
+		sprintf(name, "ep%din", i);
+		struct_ep_setup(udc_controller, i * 2 + 1, name, 1);
+	}
+
+	/* use dma_pool for TD management */
+#ifdef NPCM_USB_DESC_PHYS_BASE_ADDR
+	{
+		int size_of_queue_heads;
+		int td_count;
+		struct ep_td_struct *dtd;
+
+		size_of_queue_heads = sizeof(struct ep_queue_head) * udc_controller->max_ep;
+		udc_controller->dtd_phys_ba = (void __iomem *)udc_controller->ep_qh_dma + size_of_queue_heads;
+		udc_controller->dtd_virt_ba = (void __iomem *)udc_controller->ep_qh + size_of_queue_heads;
+		udc_controller->dtd_max_pool = ((udc_controller->dtd_size - size_of_queue_heads) / (2 * DTD_ALIGNMENT));
+		for (td_count = 0; td_count < udc_controller->dtd_max_pool; td_count++) {
+			dtd = (void __iomem *)(udc_controller->dtd_virt_ba + 2 * DTD_ALIGNMENT * td_count);
+			dtd->res = DTD_IS_FREE;
+		}
+	}
+#else
+	{
+		char td_name[32];
+		sprintf(td_name, "td_%s", udc_controller->gadget.name);
+		udc_controller->td_pool = dma_pool_create(td_name, &pdev->dev,
+							  sizeof(struct ep_td_struct),
+							  DTD_ALIGNMENT,
+							  UDC_DMA_BOUNDARY);
+		if (!udc_controller->td_pool) {
+			ret = -ENOMEM;
+			goto err_free_irq;
+		}
+	}
+#endif
+
+	ret = usb_add_gadget_udc_release(&pdev->dev, &udc_controller->gadget,
+					 npcm_udc_release);
+	if (ret)
+		goto err_del_udc;
+#ifdef CONFIG_USB_GADGET_DEBUG_FILES
+	snprintf(proc_filename, sizeof(proc_filename), "%s.%d", PROC_FILENAME, udc_controller->id);
+#endif
+	create_proc_file(udc_controller);
+
+	return 0;
+
+err_del_udc:
+#ifndef NPCM_USB_DESC_PHYS_BASE_ADDR
+	dma_pool_destroy(udc_controller->td_pool);
+#endif
+err_free_irq:
+	free_irq(udc_controller->irq, udc_controller);
+err_iounmap:
+	if (pdata && pdata->exit)
+		pdata->exit(pdev);
+	npcm_udc_clk_release();
+err_iounmap_noclk:
+	//iounmap(dr_regs);
+
+	kfree(udc_controller);
+	return ret;
+}
+
+/* Driver removal function
+ * Free resources and finish pending transactions
+ */
+static int npcm_udc_remove(struct platform_device *pdev)
+{
+	struct npcm_udc *udc_controller = dev_get_drvdata(&pdev->dev);
+	struct npcm_usb2_platform_data *pdata = dev_get_platdata(&pdev->dev);
+
+	DECLARE_COMPLETION_ONSTACK(done);
+
+	if (!udc_controller)
+		return -ENODEV;
+
+	dr_controller_stop(udc_controller);
+	udc_controller->done = &done;
+	usb_del_gadget_udc(&udc_controller->gadget);
+	npcm_udc_clk_release();
+
+	/* DR has been stopped in usb_gadget_unregister_driver() */
+#ifdef CONFIG_USB_GADGET_DEBUG_FILES
+	snprintf(proc_filename, sizeof(proc_filename), "%s.%d", PROC_FILENAME, udc_controller->id);
+#endif
+	remove_proc_file();
+
+	/* Free allocated memory */
+	kfree(udc_controller->status_req->req.buf);
+	kfree(udc_controller->status_req);
+	kfree(udc_controller->eps);
+
+#ifdef NPCM_USB_DESC_PHYS_BASE_ADDR
+	{
+		int td_count;
+		struct ep_td_struct *dtd;
+
+		for (td_count = 0; td_count < udc_controller->dtd_max_pool; td_count++) {
+			dtd = (void __iomem *)(udc_controller->dtd_virt_ba +
+					       2 * DTD_ALIGNMENT * td_count);
+			dtd->res = DTD_IS_FREE;
+		}
+	}
+
+#else
+	dma_pool_destroy(udc_controller->td_pool);
+#endif
+
+	free_irq(udc_controller->irq, udc_controller);
+
+	/* free udc --wait for the release() finished */
+	wait_for_completion(&done);
+
+	/*
+	 * do platform specific un-initialization:
+	 * release iomux pins, etc.
+	 */
+	if (pdata->exit)
+		pdata->exit(pdev);
+
+	return 0;
+}
+
+/*
+ * Modify Power management attributes
+ * Used by OTG statemachine to disable gadget temporarily
+ */
+static int npcm_udc_suspend(struct platform_device *pdev, pm_message_t state)
+{
+	struct npcm_udc *udc_controller = dev_get_drvdata(&pdev->dev);
+
+	if (!udc_controller)
+		return -ENODEV;
+
+	dr_controller_stop(udc_controller);
+	return 0;
+}
+
+/*
+ * Invoked on USB resume. May be called in_interrupt.
+ * Here we start the DR controller and enable the irq
+ */
+static int npcm_udc_resume(struct platform_device *pdev)
+{
+	struct npcm_udc *udc_controller = dev_get_drvdata(&pdev->dev);
+
+	if (!udc_controller)
+		return -ENODEV;
+
+	/* Enable DR irq reg and set controller Run */
+	if (udc_controller->stopped) {
+		dr_controller_setup(udc_controller);
+		dr_controller_run(udc_controller);
+	}
+	udc_controller->usb_state = USB_STATE_ATTACHED;
+	udc_controller->ep0_state = WAIT_FOR_SETUP;
+	udc_controller->ep0_dir = 0;
+	return 0;
+}
+
+static int npcm_udc_otg_suspend(struct device *dev, pm_message_t state)
+{
+	struct npcm_udc *udc_controller = dev_get_drvdata(dev);
+	struct npcm_udc *udc;
+	u32 mode, usbcmd;
+	struct usb_dr_device *dr_regs;
+
+	if (!udc_controller)
+		return -ENODEV;
+
+	udc = udc_controller;
+	dr_regs = udc->dr_regs;
+
+	mode = readl(&dr_regs->usbmode) & USB_MODE_CTRL_MODE_MASK;
+
+	/*
+	 * If the controller is already stopped, then this must be a
+	 * PM suspend.  Remember this fact, so that we will leave the
+	 * controller stopped at PM resume time.
+	 */
+	if (udc->stopped) {
+		udc->already_stopped = 1;
+		return 0;
+	}
+
+	if (mode != USB_MODE_CTRL_MODE_DEVICE)
+		return 0;
+
+	/* stop the controller */
+	usbcmd = readl(&dr_regs->usbcmd) & ~USB_CMD_RUN_STOP;
+	writel(usbcmd, &dr_regs->usbcmd);
+
+	udc->stopped = 1;
+
+	pr_info("USB Gadget suspended\n");
+
+	return 0;
+}
+
+static int npcm_udc_otg_resume(struct device *dev)
+{
+	struct npcm_udc *udc_controller = dev_get_drvdata(dev);
+
+	/*
+	 * If the controller was stopped at suspend time, then
+	 * don't resume it now.
+	 */
+	if (udc_controller->already_stopped) {
+		udc_controller->already_stopped = 0;
+		return 0;
+	}
+
+	pr_info("USB Gadget resume\n");
+
+	return npcm_udc_resume(NULL);
+}
+
+struct bus_type usb_udc_bus_type = {
+	.name = "usb",
+};
+
+static const struct of_device_id nuvoton_udc_of_match[] = {
+	{ .compatible = "nuvoton,npcm750-udc", },
+	{ .compatible = "nuvoton,npcm845-udc", },
+};
+MODULE_DEVICE_TABLE(of, nuvoton_udc_of_match);
+
+static struct platform_driver udc_20_driver = {
+	.remove		= npcm_udc_remove,
+	.suspend	= npcm_udc_suspend,
+	.resume		= npcm_udc_resume,
+	.probe      = npcm_udc_probe,
+	.driver		= {
+			.name = drv_20_name,
+			.owner = THIS_MODULE,
+			/* udc suspend/resume called from OTG driver */
+			.suspend = npcm_udc_otg_suspend,
+			.resume  = npcm_udc_otg_resume,
+			.of_match_table = nuvoton_udc_of_match,
+	},
+};
+
+module_platform_driver(udc_20_driver);
+
+MODULE_DESCRIPTION("Nuvoton High-Speed USB SOC Device Controller driver");
+MODULE_LICENSE("GPL");
+MODULE_ALIAS("platform:npcm-udc");
-- 
2.33.0

