This code implements a scalar 6 stage pipeline for a RISC ISA.
