#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun 26 17:02:41 2017
# Process ID: 21107
# Current directory: /home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.270 ; gain = 399.449 ; free physical = 2006 ; free virtual = 20003
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/constrs_1/new/ioports.xdc]
Finished Parsing XDC File [/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.srcs/constrs_1/new/ioports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1634.270 ; gain = 642.332 ; free physical = 2006 ; free virtual = 20003
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1642.285 ; gain = 8.012 ; free physical = 2000 ; free virtual = 19997
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b66557ad

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22c4eac4a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1656.285 ; gain = 0.000 ; free physical = 2000 ; free virtual = 19997

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 42 cells.
Phase 2 Constant propagation | Checksum: 1bbab1259

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1656.285 ; gain = 0.000 ; free physical = 2000 ; free virtual = 19997

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 148 unconnected nets.
INFO: [Opt 31-11] Eliminated 65 unconnected cells.
Phase 3 Sweep | Checksum: 246f28a3d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1656.285 ; gain = 0.000 ; free physical = 2000 ; free virtual = 19997

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 246f28a3d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1656.285 ; gain = 0.000 ; free physical = 2000 ; free virtual = 19997

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.285 ; gain = 0.000 ; free physical = 2000 ; free virtual = 19997
Ending Logic Optimization Task | Checksum: 246f28a3d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1656.285 ; gain = 0.000 ; free physical = 2000 ; free virtual = 19997

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 246f28a3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1796.344 ; gain = 0.000 ; free physical = 1936 ; free virtual = 19933
Ending Power Optimization Task | Checksum: 246f28a3d

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1796.344 ; gain = 140.059 ; free physical = 1936 ; free virtual = 19933
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1796.344 ; gain = 0.000 ; free physical = 1935 ; free virtual = 19933
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1931 ; free virtual = 19928
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1931 ; free virtual = 19928

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7d40f9a2

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1931 ; free virtual = 19928

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: b9eb47e2

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1924 ; free virtual = 19921

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: b9eb47e2

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1924 ; free virtual = 19921
Phase 1 Placer Initialization | Checksum: b9eb47e2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1924 ; free virtual = 19921

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d87bec2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d87bec2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 723192fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1214bb9df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1214bb9df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d159cddb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dd938c11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1dd938c11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dd938c11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920
Phase 3 Detail Placement | Checksum: 1dd938c11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=97.372. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1452ea74b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920
Phase 4.1 Post Commit Optimization | Checksum: 1452ea74b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1452ea74b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1452ea74b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 157e6c26d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 157e6c26d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920
Ending Placer Task | Checksum: 11a2b6b33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1923 ; free virtual = 19920
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1922 ; free virtual = 19920
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1916 ; free virtual = 19914
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1916 ; free virtual = 19913
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1916 ; free virtual = 19913
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bd6022fe ConstDB: 0 ShapeSum: 5ccb4835 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1275f6f31

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1873 ; free virtual = 19907

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1275f6f31

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1873 ; free virtual = 19907

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1275f6f31

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1861 ; free virtual = 19895

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1275f6f31

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1861 ; free virtual = 19895
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a33f31c9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1852 ; free virtual = 19886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.289 | TNS=0.000  | WHS=-0.132 | THS=-1.258 |

Phase 2 Router Initialization | Checksum: 155f4d200

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1852 ; free virtual = 19886

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 259fb36cf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1852 ; free virtual = 19886

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c124a7f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.076 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1712dd678

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1079769ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.076 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 189fdbe36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
Phase 4 Rip-up And Reroute | Checksum: 189fdbe36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 189fdbe36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 189fdbe36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
Phase 5 Delay and Skew Optimization | Checksum: 189fdbe36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 153005b00

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=97.156 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16467832b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
Phase 6 Post Hold Fix | Checksum: 16467832b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0778921 %
  Global Horizontal Routing Utilization  = 0.0607756 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d77906b0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d77906b0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 110e3f629

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=97.156 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 110e3f629

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1851 ; free virtual = 19886
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1796.348 ; gain = 0.000 ; free physical = 1850 ; free virtual = 19885
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yosimoto/u-tokyo/hardware-lab/axi_archive/eval_datamover_axi_impl/eval_datamover_axi_impl.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon Jun 26 17:03:44 2017...
