Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 11 21:28:45 2018
| Host         : DESKTOP-LPJ199K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reactionTimer_TOP_control_sets_placed.rpt
| Design       : reactionTimer_TOP
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             220 |           64 |
| Yes          | No                    | No                     |              49 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                   Enable Signal                   |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  stateTest/CLOCK_1KHZ_EDGE/risingEdge_reg_i_1__2_n_0                    |                                                   | stateTest/CLOCK_1KHZ_EDGE/risingEdge_reg_i_2__2_n_0                    |                1 |              1 |
|  COUNT_DOWN/CLOCK_1HZ_EDGE/risingEdge_reg_i_1__4_n_0                    |                                                   | COUNT_DOWN/CLOCK_1HZ_EDGE/risingEdge_reg_i_2__4_n_0                    |                1 |              1 |
|  reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/risingEdge_reg_i_1__1_n_0 |                                                   | reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/risingEdge_reg_i_2__1_n_0 |                1 |              1 |
|  reset_debouncer/DEBOUNCE_CLOCK_EDGE/risingEdge_reg_i_1_n_0             |                                                   | reset_debouncer/DEBOUNCE_CLOCK_EDGE/risingEdge_reg_i_2_n_0             |                1 |              1 |
|  triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/risingEdge_reg_i_1__0_n_0     |                                                   | triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/risingEdge_reg_i_2__0_n_0     |                1 |              1 |
|  finalResult/CLOCK_1KHZ_EDGE/risingEdge_reg_i_1__3_n_0                  |                                                   | finalResult/CLOCK_1KHZ_EDGE/risingEdge_reg_i_2__3_n_0                  |                1 |              1 |
|  clk_IBUF_BUFG                                                          | COUNT_DOWN/CLOCK_1HZ_EDGE/E[0]                    | reset_debouncer/SR[0]                                                  |                1 |              4 |
|  reactionTimer/CLOCK_1KHZ/CLK                                           | reactionTimer/rt_d2[3]_i_1_n_0                    | resetRaw_IBUF                                                          |                1 |              4 |
|  reactionTimer/CLOCK_1KHZ/CLK                                           | reactionTimer/rt_d1[3]_i_1_n_0                    | resetRaw_IBUF                                                          |                1 |              4 |
|  reactionTimer/CLOCK_1KHZ/CLK                                           | reactionTimer/rt_d3[3]_i_1_n_0                    | resetRaw_IBUF                                                          |                1 |              4 |
|  reactionTimer/CLOCK_1KHZ/CLK                                           | stateTest/startTesting                            | resetRaw_IBUF                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                                          | stateTest/tweakRandomNumber[12]_i_1_n_0           | stateTest/tweakRandomNumber[9]_i_1_n_0                                 |                2 |              5 |
|  clk_IBUF_BUFG                                                          | reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/E[0] |                                                                        |                2 |              7 |
|  clk_IBUF_BUFG                                                          | reset_debouncer/DEBOUNCE_CLOCK_EDGE/E[0]          |                                                                        |                1 |              7 |
|  clk_IBUF_BUFG                                                          | triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/E[0]     |                                                                        |                2 |              7 |
|  clk_IBUF_BUFG                                                          | stateTest/tweakRandomNumber[12]_i_1_n_0           |                                                                        |                6 |              8 |
|  clk_IBUF_BUFG                                                          | stateTest/randomNumberGenerator/seed1_i_1_n_0     | reset_debouncer/seed1__1[0]                                            |                4 |             13 |
|  clk_IBUF_BUFG                                                          | reset_debouncer/E[0]                              |                                                                        |               12 |             20 |
|  clk_IBUF_BUFG                                                          |                                                   | reset_debouncer/reset                                                  |               10 |             22 |
|  clk_IBUF_BUFG                                                          |                                                   |                                                                        |               14 |             26 |
|  clk_IBUF_BUFG                                                          |                                                   | reactionTimer/CLOCK_1KHZ/counter[0]_i_1__3_n_0                         |                8 |             32 |
|  clk_IBUF_BUFG                                                          |                                                   | reactionButton_debouncer/DEBOUNCE_CLOCK/counter[0]_i_1__2_n_0          |                8 |             32 |
|  clk_IBUF_BUFG                                                          |                                                   | reset_debouncer/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0                   |                8 |             32 |
|  clk_IBUF_BUFG                                                          |                                                   | triggerPre_debouncer/DEBOUNCE_CLOCK/counter[0]_i_1__1_n_0              |                8 |             32 |
|  clk_IBUF_BUFG                                                          |                                                   | finalResult/CLOCK_1KHZ/counter[0]_i_1_n_0                              |                8 |             32 |
|  clk_IBUF_BUFG                                                          |                                                   | stateTest/CLOCK_1KHZ/counter[0]_i_1__4_n_0                             |                8 |             32 |
|  clk_IBUF_BUFG                                                          | stateTest/CLOCK_1KHZ_EDGE/sel                     | reset_debouncer/clear                                                  |                8 |             32 |
|  clk_IBUF_BUFG                                                          | COUNT_DOWN/counter_reg[31]                        | COUNT_DOWN/CLOCK_1HZ/counter[0]_i_1__5_n_0                             |                8 |             32 |
+-------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 4      |                     5 |
| 5      |                     1 |
| 7      |                     3 |
| 8      |                     1 |
| 13     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


