
TARGET = monitor_dummy
SRC_VLG = monitor.v
SRC_CC += wiring.cc
LIBS += verilator_env

