###############################################################################
# Created by write_sdc
# Thu Dec  7 20:37:26 2023
###############################################################################
current_design mult_comb_32x32
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 100.0000 
set_clock_uncertainty 0.2500 clk
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[0]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[10]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[11]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[12]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[13]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[14]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[15]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[16]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[17]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[18]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[19]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[1]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[20]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[21]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[22]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[23]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[24]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[25]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[26]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[27]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[28]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[29]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[2]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[30]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[31]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[3]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[4]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[5]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[6]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[7]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[8]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mcand[9]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[0]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[10]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[11]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[12]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[13]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[14]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[15]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[16]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[17]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[18]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[19]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[1]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[20]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[21]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[22]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[23]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[24]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[25]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[26]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[27]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[28]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[29]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[2]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[30]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[31]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[3]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[4]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[5]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[6]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[7]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[8]}]
set_input_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mplier[9]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[0]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[10]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[11]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[12]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[13]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[14]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[15]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[16]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[17]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[18]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[19]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[1]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[20]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[21]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[22]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[23]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[24]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[25]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[26]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[27]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[28]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[29]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[2]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[30]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[31]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[32]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[33]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[34]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[35]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[36]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[37]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[38]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[39]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[3]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[40]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[41]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[42]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[43]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[44]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[45]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[46]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[47]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[48]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[49]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[4]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[50]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[51]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[52]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[53]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[54]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[55]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[56]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[57]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[58]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[59]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[5]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[60]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[61]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[62]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[63]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[6]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[7]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[8]}]
set_output_delay 20.0000 -clock [get_clocks {clk}] -add_delay [get_ports {product[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {product[63]}]
set_load -pin_load 0.0334 [get_ports {product[62]}]
set_load -pin_load 0.0334 [get_ports {product[61]}]
set_load -pin_load 0.0334 [get_ports {product[60]}]
set_load -pin_load 0.0334 [get_ports {product[59]}]
set_load -pin_load 0.0334 [get_ports {product[58]}]
set_load -pin_load 0.0334 [get_ports {product[57]}]
set_load -pin_load 0.0334 [get_ports {product[56]}]
set_load -pin_load 0.0334 [get_ports {product[55]}]
set_load -pin_load 0.0334 [get_ports {product[54]}]
set_load -pin_load 0.0334 [get_ports {product[53]}]
set_load -pin_load 0.0334 [get_ports {product[52]}]
set_load -pin_load 0.0334 [get_ports {product[51]}]
set_load -pin_load 0.0334 [get_ports {product[50]}]
set_load -pin_load 0.0334 [get_ports {product[49]}]
set_load -pin_load 0.0334 [get_ports {product[48]}]
set_load -pin_load 0.0334 [get_ports {product[47]}]
set_load -pin_load 0.0334 [get_ports {product[46]}]
set_load -pin_load 0.0334 [get_ports {product[45]}]
set_load -pin_load 0.0334 [get_ports {product[44]}]
set_load -pin_load 0.0334 [get_ports {product[43]}]
set_load -pin_load 0.0334 [get_ports {product[42]}]
set_load -pin_load 0.0334 [get_ports {product[41]}]
set_load -pin_load 0.0334 [get_ports {product[40]}]
set_load -pin_load 0.0334 [get_ports {product[39]}]
set_load -pin_load 0.0334 [get_ports {product[38]}]
set_load -pin_load 0.0334 [get_ports {product[37]}]
set_load -pin_load 0.0334 [get_ports {product[36]}]
set_load -pin_load 0.0334 [get_ports {product[35]}]
set_load -pin_load 0.0334 [get_ports {product[34]}]
set_load -pin_load 0.0334 [get_ports {product[33]}]
set_load -pin_load 0.0334 [get_ports {product[32]}]
set_load -pin_load 0.0334 [get_ports {product[31]}]
set_load -pin_load 0.0334 [get_ports {product[30]}]
set_load -pin_load 0.0334 [get_ports {product[29]}]
set_load -pin_load 0.0334 [get_ports {product[28]}]
set_load -pin_load 0.0334 [get_ports {product[27]}]
set_load -pin_load 0.0334 [get_ports {product[26]}]
set_load -pin_load 0.0334 [get_ports {product[25]}]
set_load -pin_load 0.0334 [get_ports {product[24]}]
set_load -pin_load 0.0334 [get_ports {product[23]}]
set_load -pin_load 0.0334 [get_ports {product[22]}]
set_load -pin_load 0.0334 [get_ports {product[21]}]
set_load -pin_load 0.0334 [get_ports {product[20]}]
set_load -pin_load 0.0334 [get_ports {product[19]}]
set_load -pin_load 0.0334 [get_ports {product[18]}]
set_load -pin_load 0.0334 [get_ports {product[17]}]
set_load -pin_load 0.0334 [get_ports {product[16]}]
set_load -pin_load 0.0334 [get_ports {product[15]}]
set_load -pin_load 0.0334 [get_ports {product[14]}]
set_load -pin_load 0.0334 [get_ports {product[13]}]
set_load -pin_load 0.0334 [get_ports {product[12]}]
set_load -pin_load 0.0334 [get_ports {product[11]}]
set_load -pin_load 0.0334 [get_ports {product[10]}]
set_load -pin_load 0.0334 [get_ports {product[9]}]
set_load -pin_load 0.0334 [get_ports {product[8]}]
set_load -pin_load 0.0334 [get_ports {product[7]}]
set_load -pin_load 0.0334 [get_ports {product[6]}]
set_load -pin_load 0.0334 [get_ports {product[5]}]
set_load -pin_load 0.0334 [get_ports {product[4]}]
set_load -pin_load 0.0334 [get_ports {product[3]}]
set_load -pin_load 0.0334 [get_ports {product[2]}]
set_load -pin_load 0.0334 [get_ports {product[1]}]
set_load -pin_load 0.0334 [get_ports {product[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mcand[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mplier[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_fanout 10.0000 [current_design]
