; NOTE: Assertions have been autogenerated by tool/update_llpc_test_checks.py UTC_ARGS: --tool lgc --check-pal-metadata
; RUN: lgc -mcpu=gfx802 - < %s | FileCheck --check-prefixes=CHECK %s

define dllexport spir_func void @lgc.shader.CS.main() local_unnamed_addr #0 !lgc.shaderstage !0 {
.entry:
  %0 = call i8 addrspace(7)* (...) @lgc.create.load.buffer.desc.p7i8(i32 0, i32 0, i32 0, i32 2)
  %1 = call <3 x i32> (...) @lgc.create.read.builtin.input.v3i32(i32 24, i32 0, i32 undef, i32 undef)
  %2 = bitcast i8 addrspace(7)* %0 to <3 x i32> addrspace(7)*
  store <3 x i32> %1, <3 x i32> addrspace(7)* %2, align 4
  ret void
}

declare <3 x i32> @lgc.create.read.builtin.input.v3i32(...) local_unnamed_addr #0
declare i8 addrspace(7)* @lgc.create.load.buffer.desc.p7i8(...) local_unnamed_addr #0

attributes #0 = { nounwind }

!lgc.user.data.nodes = !{!1, !2}

; ShaderStageCompute
!0 = !{i32 7}
; type, offset, size, count
!1 = !{!"DescriptorTableVaPtr", i32 0, i32 2, i32 1, i32 1}
; type, offset, size, set, binding, stride
!2 = !{!"DescriptorBuffer", i32 6, i32 0, i32 4, i32 0, i32 0, i32 4}

; CHECK-LABEL: amdgpu_cs_main:
; CHECK:         s_getpc_b64 s[6:7]
; CHECK-NEXT:    s_load_dwordx4 s[0:3], s[2:3], 0x0
; CHECK-NEXT:    s_mov_b32 s5, s7
; CHECK-NEXT:    s_load_dwordx4 s[4:7], s[4:5], 0x0
; CHECK-NEXT:    s_waitcnt lgkmcnt(0)
; CHECK-NEXT:    v_mov_b32_e32 v0, s0
; CHECK-NEXT:    v_mov_b32_e32 v1, s1
; CHECK-NEXT:    v_mov_b32_e32 v2, s2
; CHECK-NEXT:    buffer_store_dwordx3 v[0:2], off, s[4:7], 0
; CHECK-NEXT:    s_endpgm
;
; CHECK-LABEL: .amdgpu_pal_metadata
; CHECK-NEXT: ---
; CHECK-NEXT: amdpal.pipelines:
; CHECK-NEXT:   - .api:            !str ''
; CHECK-NEXT:     .hardware_stages:
; CHECK-NEXT:       .cs:
; CHECK-NEXT:         .entry_point:    _amdgpu_cs_main
; CHECK-NEXT:         .scratch_memory_size: 0
; CHECK-NEXT:         .sgpr_count:     0x60
; CHECK-NEXT:         .sgpr_limit:     0x66
; CHECK-NEXT:         .threadgroup_dimensions:
; CHECK-NEXT:           - 0
; CHECK-NEXT:           - 0
; CHECK-NEXT:           - 0
; CHECK-NEXT:         .vgpr_count:     0x3
; CHECK-NEXT:         .vgpr_limit:     0x100
; CHECK-NEXT:     .internal_pipeline_hash:
; CHECK-NEXT:       - 0
; CHECK-NEXT:       - 0
; CHECK-NEXT:     .registers:
; CHECK-NEXT:       0x2e07 (COMPUTE_NUM_THREAD_X): 0
; CHECK-NEXT:       0x2e08 (COMPUTE_NUM_THREAD_Y): 0
; CHECK-NEXT:       0x2e09 (COMPUTE_NUM_THREAD_Z): 0
; CHECK-NEXT:       0x2e12 (COMPUTE_PGM_RSRC1): 0x2c02c0
; CHECK-NEXT:       0x2e13 (COMPUTE_PGM_RSRC2): 0x78a
; CHECK-NEXT:       0x2e40 (COMPUTE_USER_DATA_0): 0x10000000
; CHECK-NEXT:       0x2e42 (COMPUTE_USER_DATA_2): 0x10000006
; CHECK-NEXT:       0x2e44 (COMPUTE_USER_DATA_4): 0x2
; CHECK-NEXT:     .shaders:
; CHECK-NEXT:       .compute:
; CHECK-NEXT:         .api_shader_hash:
; CHECK-NEXT:           - 0
; CHECK-NEXT:           - 0
; CHECK-NEXT:         .hardware_mapping:
; CHECK-NEXT:           - .cs
; CHECK-NEXT:     .spill_threshold: 0xffffffff
; CHECK-NEXT:     .type:           Cs
; CHECK-NEXT:     .user_data_limit: 0x3
; CHECK-NEXT: amdpal.version:
; CHECK-NEXT:   - 0x2
; CHECK-NEXT:   - 0x6
; CHECK-NEXT: ...
