// Seed: 1560086079
module module_0 ();
  always @(posedge 1 & "") begin
    id_1 <= id_1 - id_1;
    id_1 <= 1'b0 < 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_25(
      .id_0(1),
      .id_1(1),
      .id_2(id_18),
      .id_3(id_3 ~^ id_10),
      .id_4(),
      .id_5((id_5)),
      .id_6(id_20 - 1),
      .id_7(1),
      .id_8(id_5)
  ); module_0();
endmodule
