module i_byteNegator(
	input byteN,
	input [7:0] byteOut,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET,
	input [7:0]	byteIn
);

assert property(@(posedge clk) (byteN == 1) |-> (byteOut == ~byteIn));
assert property(@(posedge clk) (byteN == 0) |-> (byteOut == byteIn));
assert property(@(posedge clk) (byteOut == ~byteIn) |-> (byteN == 1));
assert property(@(posedge clk) (byteOut == byteIn) |-> (byteN == 0));
endmodule