 ```verilog
always @(posedge clk) begin
    if (code == 8'h45 || code == 8'h16 || code == 8'h1e || code == 8'h26 ||
        code == 8'h25 || code == 8'h2e || code == 8'h36 || code == 8'h3d ||
        code == 8'h3e || code == 8'h46) begin
        valid <= 1'b1;
        out <= {code[3], code[2], code[1], code[0]};
    end else begin
        valid <= 1'b0;
        out <= 4'b0000;
    end
end
endmodule