

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sat Mar 23 17:40:33 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  4.938 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      449|      449|  2.694 us|  2.694 us|  450|  450|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_132  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      448|      448|        56|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 58 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 59 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 72 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 73 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 74 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 75 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.21ns)   --->   "%icmp_ln8 = icmp_eq  i4 %i_1, i4 8" [./source/kp_502_7.cpp:8]   --->   Operation 76 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 1" [./source/kp_502_7.cpp:8]   --->   Operation 78 'add' 'add_ln8' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 79 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 80 'getelementptr' 'B_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 81 'load' 'temp_B' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:10]   --->   Operation 82 'getelementptr' 'A_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 83 'load' 'temp_A' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 84 'getelementptr' 'C_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 85 'load' 'C_load' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 86 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 86 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.32>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [./source/kp_502_7.cpp:22]   --->   Operation 87 'ret' 'ret_ln22' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 88 [1/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 88 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 89 [1/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 89 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 90 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 90 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.79>
ST_4 : Operation 91 [3/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 91 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [3/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 92 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.79>
ST_5 : Operation 93 [2/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 93 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 94 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.79>
ST_6 : Operation 95 [1/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 95 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 96 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.93>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%shl_ln13 = shl i32 %mul_ln13_1, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 97 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.18ns) (out node of the LUT)   --->   "%xf_V = sub i32 %mul_ln13, i32 %shl_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 98 'sub' 'xf_V' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 99 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V, i3 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 100 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 4.25>
ST_8 : Operation 101 [12/12] (4.25ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 101 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.93>
ST_9 : Operation 102 [11/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 102 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.93>
ST_10 : Operation 103 [10/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 103 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.93>
ST_11 : Operation 104 [9/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 104 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.93>
ST_12 : Operation 105 [8/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 105 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.93>
ST_13 : Operation 106 [7/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 106 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.93>
ST_14 : Operation 107 [6/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 107 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.93>
ST_15 : Operation 108 [5/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 108 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.93>
ST_16 : Operation 109 [4/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 109 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.93>
ST_17 : Operation 110 [3/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 110 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.93>
ST_18 : Operation 111 [2/12] (4.93ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 111 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.25>
ST_19 : Operation 112 [1/12] (4.25ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 112 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 113 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (2.18ns)   --->   "%add_ln19 = add i32 %temp_B, i32 %zext_ln840" [./source/kp_502_7.cpp:19]   --->   Operation 114 'add' 'add_ln19' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (2.18ns)   --->   "%sub_ln20 = sub i32 %zext_ln840, i32 %temp_B" [./source/kp_502_7.cpp:20]   --->   Operation 115 'sub' 'sub_ln20' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 116 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [36/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 117 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [36/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 118 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.40>
ST_22 : Operation 119 [35/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 119 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 120 [35/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 120 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.40>
ST_23 : Operation 121 [34/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 121 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 122 [34/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 122 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.40>
ST_24 : Operation 123 [33/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 123 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 124 [33/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 124 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.40>
ST_25 : Operation 125 [32/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 125 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 126 [32/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 126 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.40>
ST_26 : Operation 127 [31/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 127 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 128 [31/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 128 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.40>
ST_27 : Operation 129 [30/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 129 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 130 [30/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 130 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.40>
ST_28 : Operation 131 [29/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 131 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 132 [29/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 132 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.40>
ST_29 : Operation 133 [28/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 133 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 134 [28/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 134 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.40>
ST_30 : Operation 135 [27/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 135 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 136 [27/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 136 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.40>
ST_31 : Operation 137 [26/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 137 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 138 [26/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 138 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.40>
ST_32 : Operation 139 [25/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 139 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 140 [25/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 140 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.40>
ST_33 : Operation 141 [24/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 141 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 142 [24/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 142 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.40>
ST_34 : Operation 143 [23/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 143 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 144 [23/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 144 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.40>
ST_35 : Operation 145 [22/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 145 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 146 [22/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 146 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.40>
ST_36 : Operation 147 [21/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 147 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 148 [21/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 148 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.40>
ST_37 : Operation 149 [20/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 149 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 150 [20/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 150 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.40>
ST_38 : Operation 151 [19/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 151 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 152 [19/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 152 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.40>
ST_39 : Operation 153 [18/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 153 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 154 [18/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 154 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.40>
ST_40 : Operation 155 [17/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 155 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 156 [17/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 156 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.40>
ST_41 : Operation 157 [16/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 157 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 158 [16/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 158 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.40>
ST_42 : Operation 159 [15/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 159 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 160 [15/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 160 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.40>
ST_43 : Operation 161 [14/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 161 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 162 [14/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 162 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.40>
ST_44 : Operation 163 [13/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 163 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 164 [13/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 164 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.40>
ST_45 : Operation 165 [12/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 165 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 166 [12/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 166 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.40>
ST_46 : Operation 167 [11/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 167 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 168 [11/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 168 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.40>
ST_47 : Operation 169 [10/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 169 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 170 [10/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 170 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.40>
ST_48 : Operation 171 [9/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 171 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 172 [9/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 172 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.40>
ST_49 : Operation 173 [8/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 173 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 174 [8/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 174 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.40>
ST_50 : Operation 175 [7/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 175 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 176 [7/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 176 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.40>
ST_51 : Operation 177 [6/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 177 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 178 [6/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 178 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.40>
ST_52 : Operation 179 [5/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 179 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 180 [5/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 180 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.40>
ST_53 : Operation 181 [4/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 181 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 182 [4/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 182 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.40>
ST_54 : Operation 183 [3/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 183 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 184 [3/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 184 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.40>
ST_55 : Operation 185 [2/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 185 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 186 [2/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 186 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.40>
ST_56 : Operation 187 [1/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 187 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 188 [1/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 188 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.93>
ST_57 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 189 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 190 [1/1] (2.18ns)   --->   "%sub_ln19 = sub i32 0, i32 %sdiv_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 190 'sub' 'sub_ln19' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 191 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:19]   --->   Operation 191 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 192 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %sub_ln19, i3 %X1_addr" [./source/kp_502_7.cpp:19]   --->   Operation 192 'store' 'store_ln19' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 193 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:20]   --->   Operation 193 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 194 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %sdiv_ln20, i3 %X2_addr" [./source/kp_502_7.cpp:20]   --->   Operation 194 'store' 'store_ln20' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 195 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln8            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln8          (zext             ) [ 0001111111111111111111111111111111111111111111111111111111]
icmp_ln8          (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln8           (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln8            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
B_addr            (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
C_addr            (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
ret_ln22          (ret              ) [ 0000000000000000000000000000000000000000000000000000000000]
temp_B            (load             ) [ 0000111111111111111110000000000000000000000000000000000000]
temp_A            (load             ) [ 0000111111111111111111000000000000000000000000000000000000]
C_load            (load             ) [ 0000111000000000000000000000000000000000000000000000000000]
mul_ln13          (mul              ) [ 0000000100000000000000000000000000000000000000000000000000]
mul_ln13_1        (mul              ) [ 0000000100000000000000000000000000000000000000000000000000]
shl_ln13          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000]
xf_V              (sub              ) [ 0000000011111111111100000000000000000000000000000000000000]
D_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln13        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
p_Val2_s          (call             ) [ 0000000000000000000010000000000000000000000000000000000000]
zext_ln840        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln19          (add              ) [ 0000000000000000000001111111111111111111111111111111111110]
sub_ln20          (sub              ) [ 0000000000000000000001111111111111111111111111111111111110]
shl_ln19          (shl              ) [ 0000000000000000000000111111111111111111111111111111111110]
sdiv_ln19         (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000001]
sdiv_ln20         (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000001]
specloopname_ln8  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln19          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
X1_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
X2_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 32>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="B_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="3" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_B/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="A_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_A/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="C_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="D_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="5"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln13_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="X1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="55"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr/57 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln19_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/57 "/>
</bind>
</comp>

<comp id="119" class="1004" name="X2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="55"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr/57 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln20_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/57 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_sqrt_fixed_32_32_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln8_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_1_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln8_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln8_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln8_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln8_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="1"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="shl_ln13_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="xf_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xf_V/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln840_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/20 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln19_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="17"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/20 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln20_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="17"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/20 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shl_ln19_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="18"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19/21 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln19/21 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln20/21 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln19_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/57 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="229" class="1005" name="zext_ln8_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="5"/>
<pin id="231" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="239" class="1005" name="B_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="A_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="1"/>
<pin id="246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="C_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="temp_B_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_B "/>
</bind>
</comp>

<comp id="262" class="1005" name="temp_A_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_A "/>
</bind>
</comp>

<comp id="268" class="1005" name="C_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="273" class="1005" name="mul_ln13_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="278" class="1005" name="mul_ln13_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="xf_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_Val2_s_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="293" class="1005" name="add_ln19_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="298" class="1005" name="sub_ln20_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln20 "/>
</bind>
</comp>

<comp id="303" class="1005" name="shl_ln19_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln19 "/>
</bind>
</comp>

<comp id="309" class="1005" name="sdiv_ln19_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln19 "/>
</bind>
</comp>

<comp id="314" class="1005" name="sdiv_ln20_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="40" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="40" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="156"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="142" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="187"><net_src comp="182" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="201" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="216" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="225"><net_src comp="50" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="232"><net_src comp="145" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="242"><net_src comp="54" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="247"><net_src comp="67" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="252"><net_src comp="80" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="257"><net_src comp="61" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="265"><net_src comp="74" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="271"><net_src comp="87" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="276"><net_src comp="169" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="281"><net_src comp="173" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="286"><net_src comp="182" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="291"><net_src comp="132" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="296"><net_src comp="191" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="301"><net_src comp="196" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="306"><net_src comp="201" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="312"><net_src comp="206" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="317"><net_src comp="211" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X1 | {57 }
	Port: X2 | {57 }
	Port: D | {7 }
 - Input state : 
	Port: kp_502_7 : A | {2 3 }
	Port: kp_502_7 : B | {2 3 }
	Port: kp_502_7 : C | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		B_addr : 2
		temp_B : 3
		A_addr : 2
		temp_A : 3
		C_addr : 2
		C_load : 3
		store_ln8 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln13 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		add_ln19 : 1
		sub_ln20 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		store_ln19 : 1
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_32_s_fu_132 |    0    |   707   |   1351  |
|----------|-------------------------------|---------|---------|---------|
|   sdiv   |           grp_fu_206          |    0    |   394   |   238   |
|          |           grp_fu_211          |    0    |   394   |   238   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_169          |    3    |   166   |    49   |
|          |           grp_fu_173          |    3    |   166   |    49   |
|----------|-------------------------------|---------|---------|---------|
|          |          xf_V_fu_182          |    0    |    0    |    39   |
|    sub   |        sub_ln20_fu_196        |    0    |    0    |    39   |
|          |        sub_ln19_fu_216        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|    add   |         add_ln8_fu_158        |    0    |    0    |    13   |
|          |        add_ln19_fu_191        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln8_fu_152        |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        zext_ln8_fu_145        |    0    |    0    |    0    |
|          |       zext_ln840_fu_188       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln13_fu_177        |    0    |    0    |    0    |
|          |        shl_ln19_fu_201        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |   1827  |   2103  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  A_addr_reg_244  |    3   |
|  B_addr_reg_239  |    3   |
|  C_addr_reg_249  |    3   |
|  C_load_reg_268  |   32   |
| add_ln19_reg_293 |   32   |
|     i_reg_222    |    4   |
|mul_ln13_1_reg_278|   32   |
| mul_ln13_reg_273 |   32   |
| p_Val2_s_reg_288 |   16   |
| sdiv_ln19_reg_309|   32   |
| sdiv_ln20_reg_314|   32   |
| shl_ln19_reg_303 |   32   |
| sub_ln20_reg_298 |   32   |
|  temp_A_reg_262  |   32   |
|  temp_B_reg_254  |   32   |
|   xf_V_reg_283   |   32   |
| zext_ln8_reg_229 |   64   |
+------------------+--------+
|       Total      |   445  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_74 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_87 |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_206    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_211    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   146  ||   6.62  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  1827  |  2103  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   45   |
|  Register |    -   |    -   |   445  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    6   |  2272  |  2148  |
+-----------+--------+--------+--------+--------+
