; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.amd_ip_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_ip_block_version = type { i32, i32, i32, i32, ptr }
%struct.amdgpu_ring_funcs = type { i32, i32, i32, i8, i8, i32, i32, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.amdgpu_irq_src_funcs = type { ptr, ptr }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.97, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.78, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.89, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.78 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.89 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.96], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.96 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.91] }
%struct.anon.91 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.97 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.108, i32, i32, i32, i32 }
%union.anon.108 = type { %struct.anon.110 }
%struct.anon.110 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.list_head = type { ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_job = type { %struct.drm_sched_job, ptr, %struct.amdgpu_sync, %struct.amdgpu_sync, ptr, %struct.dma_fence, ptr, i32, i32, i32, i8, i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i64, i64, i32 }
%struct.drm_sched_job = type { %struct.spsc_node, %struct.list_head, ptr, ptr, %union.anon.90, i64, %struct.atomic_t, i32, ptr, %struct.dma_fence_cb, %struct.xarray, i32 }
%struct.spsc_node = type { ptr }
%union.anon.90 = type { %struct.irq_work }
%struct.irq_work = type { %struct.__call_single_node, ptr, %struct.rcuwait }
%struct.__call_single_node = type { %struct.llist_node, %union.anon.20 }
%struct.llist_node = type { ptr }
%union.anon.20 = type { i32 }
%struct.rcuwait = type { ptr }
%struct.dma_fence = type { ptr, ptr, %union.anon.79, i64, i64, i32, %struct.kref, i32 }
%union.anon.79 = type { i64 }
%struct.amdgpu_ib = type { ptr, i32, i64, ptr, i32 }
%struct.amdgpu_gmc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_nbio_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.mmsch_v2_0_init_header = type { i32, i32, i32, i32, i32 }
%struct.amdgpu_rlc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_fw_shared = type { i32, [44 x i8], %struct.amdgpu_fw_shared_rb_ptrs_struct, [1 x i8], %struct.amdgpu_fw_shared_multi_queue, %struct.amdgpu_fw_shared_sw_ring }
%struct.amdgpu_fw_shared_rb_ptrs_struct = type { i32, i32 }
%struct.amdgpu_fw_shared_multi_queue = type { i8, i8, i8, i8, [4 x i8] }
%struct.amdgpu_fw_shared_sw_ring = type { i8, [3 x i8] }
%struct.amdgpu_iv_entry = type { ptr, i32, i32, i32, i32, i32, i64, i32, i32, i32, [4 x i32], ptr }

@.str = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c\00", [58 x i8] zeroinitializer }, align 32
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@vcn_v2_0_ip_funcs = internal constant { %struct.amd_ip_funcs, [44 x i8] } { %struct.amd_ip_funcs { ptr @.str.2, ptr @vcn_v2_0_early_init, ptr null, ptr @vcn_v2_0_sw_init, ptr @vcn_v2_0_sw_fini, ptr null, ptr @vcn_v2_0_hw_init, ptr @vcn_v2_0_hw_fini, ptr null, ptr @vcn_v2_0_suspend, ptr @vcn_v2_0_resume, ptr @vcn_v2_0_is_idle, ptr @vcn_v2_0_wait_for_idle, ptr null, ptr null, ptr null, ptr null, ptr @vcn_v2_0_set_clockgating_state, ptr @vcn_v2_0_set_powergating_state, ptr null, ptr null }, [44 x i8] zeroinitializer }, align 32
@vcn_v2_0_ip_block = dso_local constant { %struct.amdgpu_ip_block_version, [44 x i8] } { %struct.amdgpu_ip_block_version { i32 11, i32 2, i32 0, i32 0, ptr @vcn_v2_0_ip_funcs }, [44 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"amdgpu: writing more dwords to the ring than expected!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vcn_v2_0\00", [23 x i8] zeroinitializer }, align 32
@vcn_v2_0_dec_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 6, i32 15, i32 0, i8 0, i8 0, i32 1, i32 0, ptr @vcn_v2_0_dec_ring_get_rptr, ptr @vcn_v2_0_dec_ring_get_wptr, ptr @vcn_v2_0_dec_ring_set_wptr, ptr null, ptr null, i32 102, i32 8, ptr @vcn_v2_0_dec_ring_emit_ib, ptr @vcn_v2_0_dec_ring_emit_fence, ptr null, ptr @vcn_v2_0_dec_ring_emit_vm_flush, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_test_ring, ptr @amdgpu_vcn_dec_ring_test_ib, ptr @vcn_v2_0_dec_ring_insert_nop, ptr @vcn_v2_0_dec_ring_insert_start, ptr @vcn_v2_0_dec_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_emit_wreg, ptr @vcn_v2_0_dec_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v2_0_set_dec_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.3, ptr @.str.4, ptr @.str, i32 2066, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"\016[drm] VCN decode is enabled in VM mode\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v2_0_set_dec_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@vcn_v2_0_set_dec_ring_funcs._entry_ptr = internal global ptr @vcn_v2_0_set_dec_ring_funcs._entry, section ".printk_index", align 4
@vcn_v2_0_enc_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 7, i32 63, i32 0, i8 0, i8 0, i32 1, i32 0, ptr @vcn_v2_0_enc_ring_get_rptr, ptr @vcn_v2_0_enc_ring_get_wptr, ptr @vcn_v2_0_enc_ring_set_wptr, ptr null, ptr null, i32 45, i32 5, ptr @vcn_v2_0_enc_ring_emit_ib, ptr @vcn_v2_0_enc_ring_emit_fence, ptr null, ptr @vcn_v2_0_enc_ring_emit_vm_flush, ptr null, ptr null, ptr @amdgpu_vcn_enc_ring_test_ring, ptr @amdgpu_vcn_enc_ring_test_ib, ptr @amdgpu_ring_insert_nop, ptr null, ptr @vcn_v2_0_enc_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_enc_ring_emit_wreg, ptr @vcn_v2_0_enc_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v2_0_set_enc_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.5, ptr @.str.6, ptr @.str, i32 2076, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"\016[drm] VCN encode is enabled in VM mode\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v2_0_set_enc_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@vcn_v2_0_set_enc_ring_funcs._entry_ptr = internal global ptr @vcn_v2_0_set_enc_ring_funcs._entry, section ".printk_index", align 4
@vcn_v2_0_irq_funcs = internal constant { %struct.amdgpu_irq_src_funcs, [24 x i8] } { %struct.amdgpu_irq_src_funcs { ptr @vcn_v2_0_set_interrupt_state, ptr @vcn_v2_0_process_interrupt }, [24 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"IH: VCN TRAP\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Unhandled interrupt: %d %d\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"vcn_enc%d\00", [22 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"dpg pause state changed %d -> %d\00", [63 x i8] zeroinitializer }, align 32
@vcn_v2_0_pause_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.13, ptr @.str, i32 1207, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"\014[drm] Register(%d) [%s] failed to reach value 0x%08x != 0x%08x\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"vcn_v2_0_pause_dpg_mode\00", [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_pause_dpg_mode._entry_ptr = internal global ptr @vcn_v2_0_pause_dpg_mode._entry, section ".printk_index", align 4
@.str.14 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_POWER_STATUS\00", [45 x i8] zeroinitializer }, align 32
@vcn_v2_0_pause_dpg_mode._entry.15 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.13, ptr @.str, i32 1218, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_pause_dpg_mode._entry_ptr.16 = internal global ptr @vcn_v2_0_pause_dpg_mode._entry.15, section ".printk_index", align 4
@.str.17 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"mmUVD_DPG_PAUSE\00", [16 x i8] zeroinitializer }, align 32
@vcn_v2_0_pause_dpg_mode._entry.18 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.13, ptr @.str, i32 1255, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_pause_dpg_mode._entry_ptr.19 = internal global ptr @vcn_v2_0_pause_dpg_mode._entry.18, section ".printk_index", align 4
@vcn_v2_0_hw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.20, ptr @.str.21, ptr @.str, i32 246, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"\016[drm] VCN decode and encode initialized successfully(under %s).\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"vcn_v2_0_hw_init\00", [47 x i8] zeroinitializer }, align 32
@vcn_v2_0_hw_init._entry_ptr = internal global ptr @vcn_v2_0_hw_init._entry, section ".printk_index", align 4
@.str.22 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"DPG Mode\00", [23 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"SPG Mode\00", [23 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"failed to init MMSCH, mmMMSCH_VF_MAILBOX_RESP = 0x%08x\0A\00", [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_wait_for_idle._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.25, ptr @.str, i32 1281, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v2_0_wait_for_idle\00", [41 x i8] zeroinitializer }, align 32
@vcn_v2_0_wait_for_idle._entry_ptr = internal global ptr @vcn_v2_0_wait_for_idle._entry, section ".printk_index", align 4
@.str.26 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"mmUVD_STATUS\00", [19 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.27, ptr @.str, i32 1136, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"vcn_v2_0_stop\00", [18 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop._entry_ptr = internal global ptr @vcn_v2_0_stop._entry, section ".printk_index", align 4
@vcn_v2_0_stop._entry.28 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.27, ptr @.str, i32 1144, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop._entry_ptr.29 = internal global ptr @vcn_v2_0_stop._entry.28, section ".printk_index", align 4
@.str.30 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"mmUVD_LMI_STATUS\00", [47 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop._entry.31 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.27, ptr @.str, i32 1155, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop._entry_ptr.32 = internal global ptr @vcn_v2_0_stop._entry.31, section ".printk_index", align 4
@vcn_v2_0_stop_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.33, ptr @.str, i32 1101, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v2_0_stop_dpg_mode\00", [41 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry_ptr = internal global ptr @vcn_v2_0_stop_dpg_mode._entry, section ".printk_index", align 4
@vcn_v2_0_stop_dpg_mode._entry.34 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.33, ptr @.str, i32 1105, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry_ptr.35 = internal global ptr @vcn_v2_0_stop_dpg_mode._entry.34, section ".printk_index", align 4
@.str.36 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"mmUVD_RB_RPTR\00", [18 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry.37 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.33, ptr @.str, i32 1108, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry_ptr.38 = internal global ptr @vcn_v2_0_stop_dpg_mode._entry.37, section ".printk_index", align 4
@.str.39 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"mmUVD_RB_RPTR2\00", [17 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry.40 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.33, ptr @.str, i32 1111, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry_ptr.41 = internal global ptr @vcn_v2_0_stop_dpg_mode._entry.40, section ".printk_index", align 4
@.str.42 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"mmUVD_RBC_RB_RPTR\00", [46 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry.43 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.33, ptr @.str, i32 1114, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_stop_dpg_mode._entry_ptr.44 = internal global ptr @vcn_v2_0_stop_dpg_mode._entry.43, section ".printk_index", align 4
@vcn_v2_0_enable_static_power_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.45, ptr @.str, i32 781, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"vcn_v2_0_enable_static_power_gating\00", [60 x i8] zeroinitializer }, align 32
@vcn_v2_0_enable_static_power_gating._entry_ptr = internal global ptr @vcn_v2_0_enable_static_power_gating._entry, section ".printk_index", align 4
@.str.46 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_PGFSM_STATUS\00", [45 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"VCN decode not responding, trying to reset the VCPU!!!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"VCN decode not responding, giving up!!!\0A\00", [55 x i8] zeroinitializer }, align 32
@vcn_v2_0_disable_static_power_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.49, ptr @.str, i32 715, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"vcn_v2_0_disable_static_power_gating\00", [59 x i8] zeroinitializer }, align 32
@vcn_v2_0_disable_static_power_gating._entry_ptr = internal global ptr @vcn_v2_0_disable_static_power_gating._entry, section ".printk_index", align 4
@vcn_v2_0_disable_static_power_gating._entry.50 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.49, ptr @.str, i32 728, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v2_0_disable_static_power_gating._entry_ptr.51 = internal global ptr @vcn_v2_0_disable_static_power_gating._entry.50, section ".printk_index", align 4
@__sancov_gen_cov_switch_values = internal global [5 x i64] [i64 3, i64 32, i64 119, i64 120, i64 124]
@___asan_gen_.54 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1406, i32 2 }
@___asan_gen_.55 = private unnamed_addr constant [18 x i8] c"vcn_v2_0_ip_funcs\00", align 1
@___asan_gen_.57 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1983, i32 34 }
@___asan_gen_.58 = private unnamed_addr constant [18 x i8] c"vcn_v2_0_ip_block\00", align 1
@___asan_gen_.60 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 2090, i32 38 }
@___asan_gen_.62 = private unnamed_addr constant [54 x i8] c"../drivers/gpu/drm/amd/amdgpu/../amdgpu/amdgpu_ring.h\00", align 1
@___asan_gen_.63 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.62, i32 314, i32 3 }
@___asan_gen_.66 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1984, i32 10 }
@___asan_gen_.67 = private unnamed_addr constant [27 x i8] c"vcn_v2_0_dec_ring_vm_funcs\00", align 1
@___asan_gen_.69 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 2003, i32 39 }
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 2066, i32 2 }
@___asan_gen_.79 = private unnamed_addr constant [27 x i8] c"vcn_v2_0_enc_ring_vm_funcs\00", align 1
@___asan_gen_.81 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 2033, i32 39 }
@___asan_gen_.90 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 2076, i32 2 }
@___asan_gen_.91 = private unnamed_addr constant [19 x i8] c"vcn_v2_0_irq_funcs\00", align 1
@___asan_gen_.93 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 2079, i32 42 }
@___asan_gen_.96 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1693, i32 2 }
@___asan_gen_.99 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1706, i32 3 }
@___asan_gen_.102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 162, i32 23 }
@___asan_gen_.105 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1200, i32 3 }
@___asan_gen_.117 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1206, i32 15 }
@___asan_gen_.123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1216, i32 5 }
@___asan_gen_.126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1253, i32 5 }
@___asan_gen_.141 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 245, i32 3 }
@___asan_gen_.144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1835, i32 3 }
@___asan_gen_.153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1280, i32 8 }
@___asan_gen_.159 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1136, i32 6 }
@___asan_gen_.165 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1144, i32 6 }
@___asan_gen_.168 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1155, i32 6 }
@___asan_gen_.174 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1100, i32 2 }
@___asan_gen_.180 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1105, i32 2 }
@___asan_gen_.186 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1108, i32 2 }
@___asan_gen_.192 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1111, i32 2 }
@___asan_gen_.195 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1113, i32 2 }
@___asan_gen_.204 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 781, i32 3 }
@___asan_gen_.207 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1023, i32 3 }
@___asan_gen_.210 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 1035, i32 3 }
@___asan_gen_.214 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.216 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 714, i32 3 }
@___asan_gen_.217 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.218 = private constant [41 x i8] c"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c\00", align 1
@___asan_gen_.219 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.218, i32 728, i32 3 }
@llvm.compiler.used = appending global [74 x ptr] [ptr @vcn_v2_0_disable_static_power_gating._entry, ptr @vcn_v2_0_disable_static_power_gating._entry.50, ptr @vcn_v2_0_disable_static_power_gating._entry_ptr, ptr @vcn_v2_0_disable_static_power_gating._entry_ptr.51, ptr @vcn_v2_0_enable_static_power_gating._entry, ptr @vcn_v2_0_enable_static_power_gating._entry_ptr, ptr @vcn_v2_0_hw_init._entry, ptr @vcn_v2_0_hw_init._entry_ptr, ptr @vcn_v2_0_pause_dpg_mode._entry, ptr @vcn_v2_0_pause_dpg_mode._entry.15, ptr @vcn_v2_0_pause_dpg_mode._entry.18, ptr @vcn_v2_0_pause_dpg_mode._entry_ptr, ptr @vcn_v2_0_pause_dpg_mode._entry_ptr.16, ptr @vcn_v2_0_pause_dpg_mode._entry_ptr.19, ptr @vcn_v2_0_set_dec_ring_funcs._entry, ptr @vcn_v2_0_set_dec_ring_funcs._entry_ptr, ptr @vcn_v2_0_set_enc_ring_funcs._entry, ptr @vcn_v2_0_set_enc_ring_funcs._entry_ptr, ptr @vcn_v2_0_stop._entry, ptr @vcn_v2_0_stop._entry.28, ptr @vcn_v2_0_stop._entry.31, ptr @vcn_v2_0_stop._entry_ptr, ptr @vcn_v2_0_stop._entry_ptr.29, ptr @vcn_v2_0_stop._entry_ptr.32, ptr @vcn_v2_0_stop_dpg_mode._entry, ptr @vcn_v2_0_stop_dpg_mode._entry.34, ptr @vcn_v2_0_stop_dpg_mode._entry.37, ptr @vcn_v2_0_stop_dpg_mode._entry.40, ptr @vcn_v2_0_stop_dpg_mode._entry.43, ptr @vcn_v2_0_stop_dpg_mode._entry_ptr, ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.35, ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.38, ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.41, ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.44, ptr @vcn_v2_0_wait_for_idle._entry, ptr @vcn_v2_0_wait_for_idle._entry_ptr, ptr @.str, ptr @vcn_v2_0_ip_funcs, ptr @vcn_v2_0_ip_block, ptr @.str.1, ptr @.str.2, ptr @vcn_v2_0_dec_ring_vm_funcs, ptr @.str.3, ptr @.str.4, ptr @vcn_v2_0_enc_ring_vm_funcs, ptr @.str.5, ptr @.str.6, ptr @vcn_v2_0_irq_funcs, ptr @.str.7, ptr @.str.8, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @.str.17, ptr @.str.20, ptr @.str.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.30, ptr @.str.33, ptr @.str.36, ptr @.str.39, ptr @.str.42, ptr @.str.45, ptr @.str.46, ptr @.str.47, ptr @.str.48, ptr @.str.49], section "llvm.metadata"
@0 = internal global [56 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_ip_funcs to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_ip_block to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.60 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_dec_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.69 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_set_dec_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_enc_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.79 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.81 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_set_enc_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_irq_funcs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.96 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_pause_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_pause_dpg_mode._entry.15 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_pause_dpg_mode._entry.18 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_hw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_wait_for_idle._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop._entry.28 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop._entry.31 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.168 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop_dpg_mode._entry.34 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop_dpg_mode._entry.37 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop_dpg_mode._entry.40 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_stop_dpg_mode._entry.43 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.195 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_enable_static_power_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.207 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.210 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_disable_static_power_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v2_0_disable_static_power_gating._entry.50 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.217 to i32), i32 ptrtoint (ptr @___asan_gen_.218 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.219 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_insert_start(ptr noundef %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9
  %2 = ptrtoint ptr %internal to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %internal, align 4
  %and = and i32 %3, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %4 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %5)
  %cmp.i = icmp slt i32 %5, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %6 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %8 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %9, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %10 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %buf_mask.i, align 8
  %12 = trunc i64 %9 to i32
  %idxprom.i = and i32 %11, %12
  %arrayidx.i = getelementptr i32, ptr %7, i32 %idxprom.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %14 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %ptr_mask.i, align 8
  %16 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %16, %15
  store i64 %and3.i, ptr %wptr.i, align 8
  %17 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %18, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i14 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i14, label %if.then.i15, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit25_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit25_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit25

if.then.i15:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit25

amdgpu_ring_write.exit25:                         ; preds = %if.then.i15, %amdgpu_ring_write.exit.amdgpu_ring_write.exit25_crit_edge
  %19 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %ring1.i, align 4
  %21 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %wptr.i, align 8
  %inc.i18 = add i64 %22, 1
  store i64 %inc.i18, ptr %wptr.i, align 8
  %23 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %buf_mask.i, align 8
  %25 = trunc i64 %22 to i32
  %idxprom.i20 = and i32 %24, %25
  %arrayidx.i21 = getelementptr i32, ptr %20, i32 %idxprom.i20
  %26 = ptrtoint ptr %arrayidx.i21 to i32
  call void @__asan_store4_noabort(i32 %26)
  store volatile i32 0, ptr %arrayidx.i21, align 4
  %27 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %27)
  %28 = load i64, ptr %ptr_mask.i, align 8
  %29 = load i64, ptr %wptr.i, align 8
  %and3.i23 = and i64 %29, %28
  store i64 %and3.i23, ptr %wptr.i, align 8
  %30 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %count_dw.i, align 8
  %dec.i24 = add i32 %31, -1
  store i32 %dec.i24, ptr %count_dw.i, align 8
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 2
  %32 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %cmd, align 4
  %and5 = and i32 %33, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i24)
  %cmp.i27 = icmp slt i32 %dec.i24, 1
  br i1 %cmp.i27, label %if.then.i28, label %amdgpu_ring_write.exit25.amdgpu_ring_write.exit38_crit_edge

amdgpu_ring_write.exit25.amdgpu_ring_write.exit38_crit_edge: ; preds = %amdgpu_ring_write.exit25
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit38

if.then.i28:                                      ; preds = %amdgpu_ring_write.exit25
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit38

amdgpu_ring_write.exit38:                         ; preds = %if.then.i28, %amdgpu_ring_write.exit25.amdgpu_ring_write.exit38_crit_edge
  %34 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %ring1.i, align 4
  %36 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %wptr.i, align 8
  %inc.i31 = add i64 %37, 1
  store i64 %inc.i31, ptr %wptr.i, align 8
  %38 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %buf_mask.i, align 8
  %40 = trunc i64 %37 to i32
  %idxprom.i33 = and i32 %39, %40
  %arrayidx.i34 = getelementptr i32, ptr %35, i32 %idxprom.i33
  %41 = ptrtoint ptr %arrayidx.i34 to i32
  call void @__asan_store4_noabort(i32 %41)
  store volatile i32 %and5, ptr %arrayidx.i34, align 4
  %42 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %ptr_mask.i, align 8
  %44 = load i64, ptr %wptr.i, align 8
  %and3.i36 = and i64 %44, %43
  store i64 %and3.i36, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %count_dw.i, align 8
  %dec.i37 = add i32 %46, -1
  store i32 %dec.i37, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i37)
  %cmp.i40 = icmp slt i32 %dec.i37, 1
  br i1 %cmp.i40, label %if.then.i41, label %amdgpu_ring_write.exit38.amdgpu_ring_write.exit51_crit_edge

amdgpu_ring_write.exit38.amdgpu_ring_write.exit51_crit_edge: ; preds = %amdgpu_ring_write.exit38
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit51

if.then.i41:                                      ; preds = %amdgpu_ring_write.exit38
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit51

amdgpu_ring_write.exit51:                         ; preds = %if.then.i41, %amdgpu_ring_write.exit38.amdgpu_ring_write.exit51_crit_edge
  %47 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ring1.i, align 4
  %49 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %wptr.i, align 8
  %inc.i44 = add i64 %50, 1
  store i64 %inc.i44, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %buf_mask.i, align 8
  %53 = trunc i64 %50 to i32
  %idxprom.i46 = and i32 %52, %53
  %arrayidx.i47 = getelementptr i32, ptr %48, i32 %idxprom.i46
  %54 = ptrtoint ptr %arrayidx.i47 to i32
  call void @__asan_store4_noabort(i32 %54)
  store volatile i32 -2147483628, ptr %arrayidx.i47, align 4
  %55 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %ptr_mask.i, align 8
  %57 = load i64, ptr %wptr.i, align 8
  %and3.i49 = and i64 %57, %56
  store i64 %and3.i49, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %count_dw.i, align 8
  %dec.i50 = add i32 %59, -1
  store i32 %dec.i50, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_insert_end(ptr nocapture noundef %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 2
  %2 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cmd, align 4
  %and = and i32 %3, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %4 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %5)
  %cmp.i = icmp slt i32 %5, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %6 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %8 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %9, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %10 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %buf_mask.i, align 8
  %12 = trunc i64 %9 to i32
  %idxprom.i = and i32 %11, %12
  %arrayidx.i = getelementptr i32, ptr %7, i32 %idxprom.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %14 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %ptr_mask.i, align 8
  %16 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %16, %15
  store i64 %and3.i, ptr %wptr.i, align 8
  %17 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %18, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i6 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i6, label %if.then.i7, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit17_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit17_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit17

if.then.i7:                                       ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit17

amdgpu_ring_write.exit17:                         ; preds = %if.then.i7, %amdgpu_ring_write.exit.amdgpu_ring_write.exit17_crit_edge
  %19 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %ring1.i, align 4
  %21 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %wptr.i, align 8
  %inc.i10 = add i64 %22, 1
  store i64 %inc.i10, ptr %wptr.i, align 8
  %23 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %buf_mask.i, align 8
  %25 = trunc i64 %22 to i32
  %idxprom.i12 = and i32 %24, %25
  %arrayidx.i13 = getelementptr i32, ptr %20, i32 %idxprom.i12
  %26 = ptrtoint ptr %arrayidx.i13 to i32
  call void @__asan_store4_noabort(i32 %26)
  store volatile i32 -2147483626, ptr %arrayidx.i13, align 4
  %27 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %27)
  %28 = load i64, ptr %ptr_mask.i, align 8
  %29 = load i64, ptr %wptr.i, align 8
  %and3.i15 = and i64 %29, %28
  store i64 %and3.i15, ptr %wptr.i, align 8
  %30 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %count_dw.i, align 8
  %dec.i16 = add i32 %31, -1
  store i32 %dec.i16, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_insert_nop(ptr nocapture noundef %ring, i32 noundef %count) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %2 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %2)
  %3 = load i64, ptr %wptr, align 8
  %rem = and i64 %3, 1
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %rem)
  %tobool.not = icmp ne i64 %rem, 0
  %rem2 = and i32 %count, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem2)
  %tobool3 = icmp ne i32 %rem2, 0
  %4 = or i1 %tobool3, %tobool.not
  br i1 %4, label %do.end, label %entry.if.end_crit_edge, !prof !118

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 1406, i32 noundef 9, ptr noundef null) #7
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %count)
  %cmp44.not = icmp ult i32 %count, 2
  br i1 %cmp44.not, label %if.end.for.end_crit_edge, label %for.body.lr.ph

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end
  %div30 = lshr i32 %count, 1
  %nop = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 3
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %5 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %.pr = load i32, ptr %count_dw.i, align 8
  br label %for.body

for.body:                                         ; preds = %amdgpu_ring_write.exit43.for.body_crit_edge, %for.body.lr.ph
  %6 = phi i32 [ %.pr, %for.body.lr.ph ], [ %dec.i42, %amdgpu_ring_write.exit43.for.body_crit_edge ]
  %i.045 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %amdgpu_ring_write.exit43.for.body_crit_edge ]
  %7 = ptrtoint ptr %nop to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %nop, align 4
  %and = and i32 %8, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %6)
  %cmp.i = icmp slt i32 %6, 1
  br i1 %cmp.i, label %if.then.i, label %for.body.amdgpu_ring_write.exit_crit_edge

for.body.amdgpu_ring_write.exit_crit_edge:        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %for.body.amdgpu_ring_write.exit_crit_edge
  %9 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %ring1.i, align 4
  %11 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %11)
  %12 = load i64, ptr %wptr, align 8
  %inc.i = add i64 %12, 1
  store i64 %inc.i, ptr %wptr, align 8
  %13 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %buf_mask.i, align 8
  %15 = trunc i64 %12 to i32
  %idxprom.i = and i32 %14, %15
  %arrayidx.i = getelementptr i32, ptr %10, i32 %idxprom.i
  %16 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %17 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %ptr_mask.i, align 8
  %19 = load i64, ptr %wptr, align 8
  %and3.i = and i64 %19, %18
  store i64 %and3.i, ptr %wptr, align 8
  %20 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %21, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i32 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i32, label %if.then.i33, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit43_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit43_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit43

if.then.i33:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit43

amdgpu_ring_write.exit43:                         ; preds = %if.then.i33, %amdgpu_ring_write.exit.amdgpu_ring_write.exit43_crit_edge
  %22 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %ring1.i, align 4
  %24 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %24)
  %25 = load i64, ptr %wptr, align 8
  %inc.i36 = add i64 %25, 1
  store i64 %inc.i36, ptr %wptr, align 8
  %26 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %buf_mask.i, align 8
  %28 = trunc i64 %25 to i32
  %idxprom.i38 = and i32 %27, %28
  %arrayidx.i39 = getelementptr i32, ptr %23, i32 %idxprom.i38
  %29 = ptrtoint ptr %arrayidx.i39 to i32
  call void @__asan_store4_noabort(i32 %29)
  store volatile i32 0, ptr %arrayidx.i39, align 4
  %30 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %ptr_mask.i, align 8
  %32 = load i64, ptr %wptr, align 8
  %and3.i41 = and i64 %32, %31
  store i64 %and3.i41, ptr %wptr, align 8
  %33 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %count_dw.i, align 8
  %dec.i42 = add i32 %34, -1
  store i32 %dec.i42, ptr %count_dw.i, align 8
  %inc = add nuw nsw i32 %i.045, 1
  %exitcond.not = icmp eq i32 %inc, %div30
  br i1 %exitcond.not, label %amdgpu_ring_write.exit43.for.end_crit_edge, label %amdgpu_ring_write.exit43.for.body_crit_edge

amdgpu_ring_write.exit43.for.body_crit_edge:      ; preds = %amdgpu_ring_write.exit43
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

amdgpu_ring_write.exit43.for.end_crit_edge:       ; preds = %amdgpu_ring_write.exit43
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.end:                                          ; preds = %amdgpu_ring_write.exit43.for.end_crit_edge, %if.end.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_emit_fence(ptr noundef %ring, i64 noundef %addr, i64 noundef %seq, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %and = and i32 %flags, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end, !prof !119

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 1429, i32 noundef 9, ptr noundef null) #7
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9
  %context_id = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 4
  %2 = ptrtoint ptr %context_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %context_id, align 4
  %and21 = and i32 %3, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %4 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %5)
  %cmp.i = icmp slt i32 %5, 1
  br i1 %cmp.i, label %if.then.i, label %if.end.amdgpu_ring_write.exit_crit_edge

if.end.amdgpu_ring_write.exit_crit_edge:          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %if.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %6 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %8 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %9, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %10 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %buf_mask.i, align 8
  %12 = trunc i64 %9 to i32
  %idxprom.i = and i32 %11, %12
  %arrayidx.i = getelementptr i32, ptr %7, i32 %idxprom.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store volatile i32 %and21, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %14 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %ptr_mask.i, align 8
  %16 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %16, %15
  store i64 %and3.i, ptr %wptr.i, align 8
  %17 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %18, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %conv = trunc i64 %seq to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i84 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i84, label %if.then.i85, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit95_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit95_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit95

if.then.i85:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit95

amdgpu_ring_write.exit95:                         ; preds = %if.then.i85, %amdgpu_ring_write.exit.amdgpu_ring_write.exit95_crit_edge
  %19 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %ring1.i, align 4
  %21 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %wptr.i, align 8
  %inc.i88 = add i64 %22, 1
  store i64 %inc.i88, ptr %wptr.i, align 8
  %23 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %buf_mask.i, align 8
  %25 = trunc i64 %22 to i32
  %idxprom.i90 = and i32 %24, %25
  %arrayidx.i91 = getelementptr i32, ptr %20, i32 %idxprom.i90
  %26 = ptrtoint ptr %arrayidx.i91 to i32
  call void @__asan_store4_noabort(i32 %26)
  store volatile i32 %conv, ptr %arrayidx.i91, align 4
  %27 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %27)
  %28 = load i64, ptr %ptr_mask.i, align 8
  %29 = load i64, ptr %wptr.i, align 8
  %and3.i93 = and i64 %29, %28
  store i64 %and3.i93, ptr %wptr.i, align 8
  %30 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %count_dw.i, align 8
  %dec.i94 = add i32 %31, -1
  store i32 %dec.i94, ptr %count_dw.i, align 8
  %32 = ptrtoint ptr %internal to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %internal, align 4
  %and25 = and i32 %33, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i94)
  %cmp.i97 = icmp slt i32 %dec.i94, 1
  br i1 %cmp.i97, label %if.then.i98, label %amdgpu_ring_write.exit95.amdgpu_ring_write.exit108_crit_edge

amdgpu_ring_write.exit95.amdgpu_ring_write.exit108_crit_edge: ; preds = %amdgpu_ring_write.exit95
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit108

if.then.i98:                                      ; preds = %amdgpu_ring_write.exit95
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit108

amdgpu_ring_write.exit108:                        ; preds = %if.then.i98, %amdgpu_ring_write.exit95.amdgpu_ring_write.exit108_crit_edge
  %34 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %ring1.i, align 4
  %36 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %wptr.i, align 8
  %inc.i101 = add i64 %37, 1
  store i64 %inc.i101, ptr %wptr.i, align 8
  %38 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %buf_mask.i, align 8
  %40 = trunc i64 %37 to i32
  %idxprom.i103 = and i32 %39, %40
  %arrayidx.i104 = getelementptr i32, ptr %35, i32 %idxprom.i103
  %41 = ptrtoint ptr %arrayidx.i104 to i32
  call void @__asan_store4_noabort(i32 %41)
  store volatile i32 %and25, ptr %arrayidx.i104, align 4
  %42 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %ptr_mask.i, align 8
  %44 = load i64, ptr %wptr.i, align 8
  %and3.i106 = and i64 %44, %43
  store i64 %and3.i106, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %count_dw.i, align 8
  %dec.i107 = add i32 %46, -1
  store i32 %dec.i107, ptr %count_dw.i, align 8
  %conv29 = trunc i64 %addr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i107)
  %cmp.i110 = icmp slt i32 %dec.i107, 1
  br i1 %cmp.i110, label %if.then.i111, label %amdgpu_ring_write.exit108.amdgpu_ring_write.exit121_crit_edge

amdgpu_ring_write.exit108.amdgpu_ring_write.exit121_crit_edge: ; preds = %amdgpu_ring_write.exit108
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit121

if.then.i111:                                     ; preds = %amdgpu_ring_write.exit108
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit121

amdgpu_ring_write.exit121:                        ; preds = %if.then.i111, %amdgpu_ring_write.exit108.amdgpu_ring_write.exit121_crit_edge
  %47 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ring1.i, align 4
  %49 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %wptr.i, align 8
  %inc.i114 = add i64 %50, 1
  store i64 %inc.i114, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %buf_mask.i, align 8
  %53 = trunc i64 %50 to i32
  %idxprom.i116 = and i32 %52, %53
  %arrayidx.i117 = getelementptr i32, ptr %48, i32 %idxprom.i116
  %54 = ptrtoint ptr %arrayidx.i117 to i32
  call void @__asan_store4_noabort(i32 %54)
  store volatile i32 %conv29, ptr %arrayidx.i117, align 4
  %55 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %ptr_mask.i, align 8
  %57 = load i64, ptr %wptr.i, align 8
  %and3.i119 = and i64 %57, %56
  store i64 %and3.i119, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %count_dw.i, align 8
  %dec.i120 = add i32 %59, -1
  store i32 %dec.i120, ptr %count_dw.i, align 8
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 1
  %60 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %data1, align 4
  %and32 = and i32 %61, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i120)
  %cmp.i123 = icmp slt i32 %dec.i120, 1
  br i1 %cmp.i123, label %if.then.i124, label %amdgpu_ring_write.exit121.amdgpu_ring_write.exit134_crit_edge

amdgpu_ring_write.exit121.amdgpu_ring_write.exit134_crit_edge: ; preds = %amdgpu_ring_write.exit121
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit134

if.then.i124:                                     ; preds = %amdgpu_ring_write.exit121
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit134

amdgpu_ring_write.exit134:                        ; preds = %if.then.i124, %amdgpu_ring_write.exit121.amdgpu_ring_write.exit134_crit_edge
  %62 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %ring1.i, align 4
  %64 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %64)
  %65 = load i64, ptr %wptr.i, align 8
  %inc.i127 = add i64 %65, 1
  store i64 %inc.i127, ptr %wptr.i, align 8
  %66 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %buf_mask.i, align 8
  %68 = trunc i64 %65 to i32
  %idxprom.i129 = and i32 %67, %68
  %arrayidx.i130 = getelementptr i32, ptr %63, i32 %idxprom.i129
  %69 = ptrtoint ptr %arrayidx.i130 to i32
  call void @__asan_store4_noabort(i32 %69)
  store volatile i32 %and32, ptr %arrayidx.i130, align 4
  %70 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %ptr_mask.i, align 8
  %72 = load i64, ptr %wptr.i, align 8
  %and3.i132 = and i64 %72, %71
  store i64 %and3.i132, ptr %wptr.i, align 8
  %73 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %count_dw.i, align 8
  %dec.i133 = add i32 %74, -1
  store i32 %dec.i133, ptr %count_dw.i, align 8
  %shr = lshr i64 %addr, 32
  %conv36 = trunc i64 %shr to i32
  %and37 = and i32 %conv36, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i133)
  %cmp.i136 = icmp slt i32 %dec.i133, 1
  br i1 %cmp.i136, label %if.then.i137, label %amdgpu_ring_write.exit134.amdgpu_ring_write.exit147_crit_edge

amdgpu_ring_write.exit134.amdgpu_ring_write.exit147_crit_edge: ; preds = %amdgpu_ring_write.exit134
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit147

if.then.i137:                                     ; preds = %amdgpu_ring_write.exit134
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit147

amdgpu_ring_write.exit147:                        ; preds = %if.then.i137, %amdgpu_ring_write.exit134.amdgpu_ring_write.exit147_crit_edge
  %75 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %ring1.i, align 4
  %77 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %77)
  %78 = load i64, ptr %wptr.i, align 8
  %inc.i140 = add i64 %78, 1
  store i64 %inc.i140, ptr %wptr.i, align 8
  %79 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %buf_mask.i, align 8
  %81 = trunc i64 %78 to i32
  %idxprom.i142 = and i32 %80, %81
  %arrayidx.i143 = getelementptr i32, ptr %76, i32 %idxprom.i142
  %82 = ptrtoint ptr %arrayidx.i143 to i32
  call void @__asan_store4_noabort(i32 %82)
  store volatile i32 %and37, ptr %arrayidx.i143, align 4
  %83 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %83)
  %84 = load i64, ptr %ptr_mask.i, align 8
  %85 = load i64, ptr %wptr.i, align 8
  %and3.i145 = and i64 %85, %84
  store i64 %and3.i145, ptr %wptr.i, align 8
  %86 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %count_dw.i, align 8
  %dec.i146 = add i32 %87, -1
  store i32 %dec.i146, ptr %count_dw.i, align 8
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 2
  %88 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %cmd, align 4
  %and40 = and i32 %89, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i146)
  %cmp.i149 = icmp slt i32 %dec.i146, 1
  br i1 %cmp.i149, label %if.then.i150, label %amdgpu_ring_write.exit147.amdgpu_ring_write.exit160_crit_edge

amdgpu_ring_write.exit147.amdgpu_ring_write.exit160_crit_edge: ; preds = %amdgpu_ring_write.exit147
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit160

if.then.i150:                                     ; preds = %amdgpu_ring_write.exit147
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit160

amdgpu_ring_write.exit160:                        ; preds = %if.then.i150, %amdgpu_ring_write.exit147.amdgpu_ring_write.exit160_crit_edge
  %90 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %ring1.i, align 4
  %92 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %92)
  %93 = load i64, ptr %wptr.i, align 8
  %inc.i153 = add i64 %93, 1
  store i64 %inc.i153, ptr %wptr.i, align 8
  %94 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %buf_mask.i, align 8
  %96 = trunc i64 %93 to i32
  %idxprom.i155 = and i32 %95, %96
  %arrayidx.i156 = getelementptr i32, ptr %91, i32 %idxprom.i155
  %97 = ptrtoint ptr %arrayidx.i156 to i32
  call void @__asan_store4_noabort(i32 %97)
  store volatile i32 %and40, ptr %arrayidx.i156, align 4
  %98 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %98)
  %99 = load i64, ptr %ptr_mask.i, align 8
  %100 = load i64, ptr %wptr.i, align 8
  %and3.i158 = and i64 %100, %99
  store i64 %and3.i158, ptr %wptr.i, align 8
  %101 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %count_dw.i, align 8
  %dec.i159 = add i32 %102, -1
  store i32 %dec.i159, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i159)
  %cmp.i162 = icmp slt i32 %dec.i159, 1
  br i1 %cmp.i162, label %if.then.i163, label %amdgpu_ring_write.exit160.amdgpu_ring_write.exit173_crit_edge

amdgpu_ring_write.exit160.amdgpu_ring_write.exit173_crit_edge: ; preds = %amdgpu_ring_write.exit160
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit173

if.then.i163:                                     ; preds = %amdgpu_ring_write.exit160
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit173

amdgpu_ring_write.exit173:                        ; preds = %if.then.i163, %amdgpu_ring_write.exit160.amdgpu_ring_write.exit173_crit_edge
  %103 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %ring1.i, align 4
  %105 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %105)
  %106 = load i64, ptr %wptr.i, align 8
  %inc.i166 = add i64 %106, 1
  store i64 %inc.i166, ptr %wptr.i, align 8
  %107 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %buf_mask.i, align 8
  %109 = trunc i64 %106 to i32
  %idxprom.i168 = and i32 %108, %109
  %arrayidx.i169 = getelementptr i32, ptr %104, i32 %idxprom.i168
  %110 = ptrtoint ptr %arrayidx.i169 to i32
  call void @__asan_store4_noabort(i32 %110)
  store volatile i32 -2147483648, ptr %arrayidx.i169, align 4
  %111 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %111)
  %112 = load i64, ptr %ptr_mask.i, align 8
  %113 = load i64, ptr %wptr.i, align 8
  %and3.i171 = and i64 %113, %112
  store i64 %and3.i171, ptr %wptr.i, align 8
  %114 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %count_dw.i, align 8
  %dec.i172 = add i32 %115, -1
  store i32 %dec.i172, ptr %count_dw.i, align 8
  %116 = ptrtoint ptr %internal to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %internal, align 4
  %and46 = and i32 %117, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i172)
  %cmp.i175 = icmp slt i32 %dec.i172, 1
  br i1 %cmp.i175, label %if.then.i176, label %amdgpu_ring_write.exit173.amdgpu_ring_write.exit186_crit_edge

amdgpu_ring_write.exit173.amdgpu_ring_write.exit186_crit_edge: ; preds = %amdgpu_ring_write.exit173
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit186

if.then.i176:                                     ; preds = %amdgpu_ring_write.exit173
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit186

amdgpu_ring_write.exit186:                        ; preds = %if.then.i176, %amdgpu_ring_write.exit173.amdgpu_ring_write.exit186_crit_edge
  %118 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %ring1.i, align 4
  %120 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %120)
  %121 = load i64, ptr %wptr.i, align 8
  %inc.i179 = add i64 %121, 1
  store i64 %inc.i179, ptr %wptr.i, align 8
  %122 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %buf_mask.i, align 8
  %124 = trunc i64 %121 to i32
  %idxprom.i181 = and i32 %123, %124
  %arrayidx.i182 = getelementptr i32, ptr %119, i32 %idxprom.i181
  %125 = ptrtoint ptr %arrayidx.i182 to i32
  call void @__asan_store4_noabort(i32 %125)
  store volatile i32 %and46, ptr %arrayidx.i182, align 4
  %126 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %126)
  %127 = load i64, ptr %ptr_mask.i, align 8
  %128 = load i64, ptr %wptr.i, align 8
  %and3.i184 = and i64 %128, %127
  store i64 %and3.i184, ptr %wptr.i, align 8
  %129 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %count_dw.i, align 8
  %dec.i185 = add i32 %130, -1
  store i32 %dec.i185, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i185)
  %cmp.i188 = icmp slt i32 %dec.i185, 1
  br i1 %cmp.i188, label %if.then.i189, label %amdgpu_ring_write.exit186.amdgpu_ring_write.exit199_crit_edge

amdgpu_ring_write.exit186.amdgpu_ring_write.exit199_crit_edge: ; preds = %amdgpu_ring_write.exit186
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit199

if.then.i189:                                     ; preds = %amdgpu_ring_write.exit186
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit199

amdgpu_ring_write.exit199:                        ; preds = %if.then.i189, %amdgpu_ring_write.exit186.amdgpu_ring_write.exit199_crit_edge
  %131 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %ring1.i, align 4
  %133 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %133)
  %134 = load i64, ptr %wptr.i, align 8
  %inc.i192 = add i64 %134, 1
  store i64 %inc.i192, ptr %wptr.i, align 8
  %135 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %buf_mask.i, align 8
  %137 = trunc i64 %134 to i32
  %idxprom.i194 = and i32 %136, %137
  %arrayidx.i195 = getelementptr i32, ptr %132, i32 %idxprom.i194
  %138 = ptrtoint ptr %arrayidx.i195 to i32
  call void @__asan_store4_noabort(i32 %138)
  store volatile i32 0, ptr %arrayidx.i195, align 4
  %139 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %139)
  %140 = load i64, ptr %ptr_mask.i, align 8
  %141 = load i64, ptr %wptr.i, align 8
  %and3.i197 = and i64 %141, %140
  store i64 %and3.i197, ptr %wptr.i, align 8
  %142 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %count_dw.i, align 8
  %dec.i198 = add i32 %143, -1
  store i32 %dec.i198, ptr %count_dw.i, align 8
  %144 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %data1, align 4
  %and52 = and i32 %145, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i198)
  %cmp.i201 = icmp slt i32 %dec.i198, 1
  br i1 %cmp.i201, label %if.then.i202, label %amdgpu_ring_write.exit199.amdgpu_ring_write.exit212_crit_edge

amdgpu_ring_write.exit199.amdgpu_ring_write.exit212_crit_edge: ; preds = %amdgpu_ring_write.exit199
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit212

if.then.i202:                                     ; preds = %amdgpu_ring_write.exit199
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit212

amdgpu_ring_write.exit212:                        ; preds = %if.then.i202, %amdgpu_ring_write.exit199.amdgpu_ring_write.exit212_crit_edge
  %146 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %ring1.i, align 4
  %148 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %148)
  %149 = load i64, ptr %wptr.i, align 8
  %inc.i205 = add i64 %149, 1
  store i64 %inc.i205, ptr %wptr.i, align 8
  %150 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %buf_mask.i, align 8
  %152 = trunc i64 %149 to i32
  %idxprom.i207 = and i32 %151, %152
  %arrayidx.i208 = getelementptr i32, ptr %147, i32 %idxprom.i207
  %153 = ptrtoint ptr %arrayidx.i208 to i32
  call void @__asan_store4_noabort(i32 %153)
  store volatile i32 %and52, ptr %arrayidx.i208, align 4
  %154 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %154)
  %155 = load i64, ptr %ptr_mask.i, align 8
  %156 = load i64, ptr %wptr.i, align 8
  %and3.i210 = and i64 %156, %155
  store i64 %and3.i210, ptr %wptr.i, align 8
  %157 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %count_dw.i, align 8
  %dec.i211 = add i32 %158, -1
  store i32 %dec.i211, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i211)
  %cmp.i214 = icmp slt i32 %dec.i211, 1
  br i1 %cmp.i214, label %if.then.i215, label %amdgpu_ring_write.exit212.amdgpu_ring_write.exit225_crit_edge

amdgpu_ring_write.exit212.amdgpu_ring_write.exit225_crit_edge: ; preds = %amdgpu_ring_write.exit212
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit225

if.then.i215:                                     ; preds = %amdgpu_ring_write.exit212
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit225

amdgpu_ring_write.exit225:                        ; preds = %if.then.i215, %amdgpu_ring_write.exit212.amdgpu_ring_write.exit225_crit_edge
  %159 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %ring1.i, align 4
  %161 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %161)
  %162 = load i64, ptr %wptr.i, align 8
  %inc.i218 = add i64 %162, 1
  store i64 %inc.i218, ptr %wptr.i, align 8
  %163 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %buf_mask.i, align 8
  %165 = trunc i64 %162 to i32
  %idxprom.i220 = and i32 %164, %165
  %arrayidx.i221 = getelementptr i32, ptr %160, i32 %idxprom.i220
  %166 = ptrtoint ptr %arrayidx.i221 to i32
  call void @__asan_store4_noabort(i32 %166)
  store volatile i32 0, ptr %arrayidx.i221, align 4
  %167 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %167)
  %168 = load i64, ptr %ptr_mask.i, align 8
  %169 = load i64, ptr %wptr.i, align 8
  %and3.i223 = and i64 %169, %168
  store i64 %and3.i223, ptr %wptr.i, align 8
  %170 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %count_dw.i, align 8
  %dec.i224 = add i32 %171, -1
  store i32 %dec.i224, ptr %count_dw.i, align 8
  %172 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %cmd, align 4
  %and58 = and i32 %173, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i224)
  %cmp.i227 = icmp slt i32 %dec.i224, 1
  br i1 %cmp.i227, label %if.then.i228, label %amdgpu_ring_write.exit225.amdgpu_ring_write.exit238_crit_edge

amdgpu_ring_write.exit225.amdgpu_ring_write.exit238_crit_edge: ; preds = %amdgpu_ring_write.exit225
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit238

if.then.i228:                                     ; preds = %amdgpu_ring_write.exit225
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit238

amdgpu_ring_write.exit238:                        ; preds = %if.then.i228, %amdgpu_ring_write.exit225.amdgpu_ring_write.exit238_crit_edge
  %174 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %ring1.i, align 4
  %176 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %176)
  %177 = load i64, ptr %wptr.i, align 8
  %inc.i231 = add i64 %177, 1
  store i64 %inc.i231, ptr %wptr.i, align 8
  %178 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %buf_mask.i, align 8
  %180 = trunc i64 %177 to i32
  %idxprom.i233 = and i32 %179, %180
  %arrayidx.i234 = getelementptr i32, ptr %175, i32 %idxprom.i233
  %181 = ptrtoint ptr %arrayidx.i234 to i32
  call void @__asan_store4_noabort(i32 %181)
  store volatile i32 %and58, ptr %arrayidx.i234, align 4
  %182 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %182)
  %183 = load i64, ptr %ptr_mask.i, align 8
  %184 = load i64, ptr %wptr.i, align 8
  %and3.i236 = and i64 %184, %183
  store i64 %and3.i236, ptr %wptr.i, align 8
  %185 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %count_dw.i, align 8
  %dec.i237 = add i32 %186, -1
  store i32 %dec.i237, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i237)
  %cmp.i240 = icmp slt i32 %dec.i237, 1
  br i1 %cmp.i240, label %if.then.i241, label %amdgpu_ring_write.exit238.amdgpu_ring_write.exit251_crit_edge

amdgpu_ring_write.exit238.amdgpu_ring_write.exit251_crit_edge: ; preds = %amdgpu_ring_write.exit238
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit251

if.then.i241:                                     ; preds = %amdgpu_ring_write.exit238
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit251

amdgpu_ring_write.exit251:                        ; preds = %if.then.i241, %amdgpu_ring_write.exit238.amdgpu_ring_write.exit251_crit_edge
  %187 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %ring1.i, align 4
  %189 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %189)
  %190 = load i64, ptr %wptr.i, align 8
  %inc.i244 = add i64 %190, 1
  store i64 %inc.i244, ptr %wptr.i, align 8
  %191 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %buf_mask.i, align 8
  %193 = trunc i64 %190 to i32
  %idxprom.i246 = and i32 %192, %193
  %arrayidx.i247 = getelementptr i32, ptr %188, i32 %idxprom.i246
  %194 = ptrtoint ptr %arrayidx.i247 to i32
  call void @__asan_store4_noabort(i32 %194)
  store volatile i32 -2147483646, ptr %arrayidx.i247, align 4
  %195 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %195)
  %196 = load i64, ptr %ptr_mask.i, align 8
  %197 = load i64, ptr %wptr.i, align 8
  %and3.i249 = and i64 %197, %196
  store i64 %and3.i249, ptr %wptr.i, align 8
  %198 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %count_dw.i, align 8
  %dec.i250 = add i32 %199, -1
  store i32 %dec.i250, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_emit_ib(ptr noundef %ring, ptr noundef readonly %job, ptr nocapture noundef readonly %ib, i32 %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %tobool.not = icmp eq ptr %job, null
  br i1 %tobool.not, label %entry.cond.end_crit_edge, label %cond.true

entry.cond.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.end

cond.true:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %vmid2 = getelementptr inbounds %struct.amdgpu_job, ptr %job, i32 0, i32 12
  %2 = ptrtoint ptr %vmid2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %vmid2, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %entry.cond.end_crit_edge
  %cond = phi i32 [ %3, %cond.true ], [ 0, %entry.cond.end_crit_edge ]
  %ib_vmid = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 5
  %4 = ptrtoint ptr %ib_vmid to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %ib_vmid, align 4
  %and = and i32 %5, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %6 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp.i = icmp slt i32 %7, 1
  br i1 %cmp.i, label %if.then.i, label %cond.end.amdgpu_ring_write.exit_crit_edge

cond.end.amdgpu_ring_write.exit_crit_edge:        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %cond.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %8 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %10 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %11, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %12 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %buf_mask.i, align 8
  %14 = trunc i64 %11 to i32
  %idxprom.i = and i32 %13, %14
  %arrayidx.i = getelementptr i32, ptr %9, i32 %idxprom.i
  %15 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %16 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %16)
  %17 = load i64, ptr %ptr_mask.i, align 8
  %18 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %18, %17
  store i64 %and3.i, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %20, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i38 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i38, label %if.then.i39, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit49_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit49_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit49

if.then.i39:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit49

amdgpu_ring_write.exit49:                         ; preds = %if.then.i39, %amdgpu_ring_write.exit.amdgpu_ring_write.exit49_crit_edge
  %21 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %ring1.i, align 4
  %23 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %wptr.i, align 8
  %inc.i42 = add i64 %24, 1
  store i64 %inc.i42, ptr %wptr.i, align 8
  %25 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %buf_mask.i, align 8
  %27 = trunc i64 %24 to i32
  %idxprom.i44 = and i32 %26, %27
  %arrayidx.i45 = getelementptr i32, ptr %22, i32 %idxprom.i44
  %28 = ptrtoint ptr %arrayidx.i45 to i32
  call void @__asan_store4_noabort(i32 %28)
  store volatile i32 %cond, ptr %arrayidx.i45, align 4
  %29 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %29)
  %30 = load i64, ptr %ptr_mask.i, align 8
  %31 = load i64, ptr %wptr.i, align 8
  %and3.i47 = and i64 %31, %30
  store i64 %and3.i47, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %count_dw.i, align 8
  %dec.i48 = add i32 %33, -1
  store i32 %dec.i48, ptr %count_dw.i, align 8
  %ib_bar_low = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 6
  %34 = ptrtoint ptr %ib_bar_low to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %ib_bar_low, align 4
  %and6 = and i32 %35, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i48)
  %cmp.i51 = icmp slt i32 %dec.i48, 1
  br i1 %cmp.i51, label %if.then.i52, label %amdgpu_ring_write.exit49.amdgpu_ring_write.exit62_crit_edge

amdgpu_ring_write.exit49.amdgpu_ring_write.exit62_crit_edge: ; preds = %amdgpu_ring_write.exit49
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit62

if.then.i52:                                      ; preds = %amdgpu_ring_write.exit49
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit62

amdgpu_ring_write.exit62:                         ; preds = %if.then.i52, %amdgpu_ring_write.exit49.amdgpu_ring_write.exit62_crit_edge
  %36 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %ring1.i, align 4
  %38 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %38)
  %39 = load i64, ptr %wptr.i, align 8
  %inc.i55 = add i64 %39, 1
  store i64 %inc.i55, ptr %wptr.i, align 8
  %40 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %buf_mask.i, align 8
  %42 = trunc i64 %39 to i32
  %idxprom.i57 = and i32 %41, %42
  %arrayidx.i58 = getelementptr i32, ptr %37, i32 %idxprom.i57
  %43 = ptrtoint ptr %arrayidx.i58 to i32
  call void @__asan_store4_noabort(i32 %43)
  store volatile i32 %and6, ptr %arrayidx.i58, align 4
  %44 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %44)
  %45 = load i64, ptr %ptr_mask.i, align 8
  %46 = load i64, ptr %wptr.i, align 8
  %and3.i60 = and i64 %46, %45
  store i64 %and3.i60, ptr %wptr.i, align 8
  %47 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %count_dw.i, align 8
  %dec.i61 = add i32 %48, -1
  store i32 %dec.i61, ptr %count_dw.i, align 8
  %gpu_addr = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 2
  %49 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %gpu_addr, align 8
  %conv = trunc i64 %50 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i61)
  %cmp.i64 = icmp slt i32 %dec.i61, 1
  br i1 %cmp.i64, label %if.then.i65, label %amdgpu_ring_write.exit62.amdgpu_ring_write.exit75_crit_edge

amdgpu_ring_write.exit62.amdgpu_ring_write.exit75_crit_edge: ; preds = %amdgpu_ring_write.exit62
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit75

if.then.i65:                                      ; preds = %amdgpu_ring_write.exit62
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit75

amdgpu_ring_write.exit75:                         ; preds = %if.then.i65, %amdgpu_ring_write.exit62.amdgpu_ring_write.exit75_crit_edge
  %51 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %ring1.i, align 4
  %53 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %53)
  %54 = load i64, ptr %wptr.i, align 8
  %inc.i68 = add i64 %54, 1
  store i64 %inc.i68, ptr %wptr.i, align 8
  %55 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %buf_mask.i, align 8
  %57 = trunc i64 %54 to i32
  %idxprom.i70 = and i32 %56, %57
  %arrayidx.i71 = getelementptr i32, ptr %52, i32 %idxprom.i70
  %58 = ptrtoint ptr %arrayidx.i71 to i32
  call void @__asan_store4_noabort(i32 %58)
  store volatile i32 %conv, ptr %arrayidx.i71, align 4
  %59 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %59)
  %60 = load i64, ptr %ptr_mask.i, align 8
  %61 = load i64, ptr %wptr.i, align 8
  %and3.i73 = and i64 %61, %60
  store i64 %and3.i73, ptr %wptr.i, align 8
  %62 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %count_dw.i, align 8
  %dec.i74 = add i32 %63, -1
  store i32 %dec.i74, ptr %count_dw.i, align 8
  %ib_bar_high = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 7
  %64 = ptrtoint ptr %ib_bar_high to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %ib_bar_high, align 4
  %and12 = and i32 %65, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i74)
  %cmp.i77 = icmp slt i32 %dec.i74, 1
  br i1 %cmp.i77, label %if.then.i78, label %amdgpu_ring_write.exit75.amdgpu_ring_write.exit88_crit_edge

amdgpu_ring_write.exit75.amdgpu_ring_write.exit88_crit_edge: ; preds = %amdgpu_ring_write.exit75
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit88

if.then.i78:                                      ; preds = %amdgpu_ring_write.exit75
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit88

amdgpu_ring_write.exit88:                         ; preds = %if.then.i78, %amdgpu_ring_write.exit75.amdgpu_ring_write.exit88_crit_edge
  %66 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %ring1.i, align 4
  %68 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %68)
  %69 = load i64, ptr %wptr.i, align 8
  %inc.i81 = add i64 %69, 1
  store i64 %inc.i81, ptr %wptr.i, align 8
  %70 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %buf_mask.i, align 8
  %72 = trunc i64 %69 to i32
  %idxprom.i83 = and i32 %71, %72
  %arrayidx.i84 = getelementptr i32, ptr %67, i32 %idxprom.i83
  %73 = ptrtoint ptr %arrayidx.i84 to i32
  call void @__asan_store4_noabort(i32 %73)
  store volatile i32 %and12, ptr %arrayidx.i84, align 4
  %74 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %74)
  %75 = load i64, ptr %ptr_mask.i, align 8
  %76 = load i64, ptr %wptr.i, align 8
  %and3.i86 = and i64 %76, %75
  store i64 %and3.i86, ptr %wptr.i, align 8
  %77 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %count_dw.i, align 8
  %dec.i87 = add i32 %78, -1
  store i32 %dec.i87, ptr %count_dw.i, align 8
  %79 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %79)
  %80 = load i64, ptr %gpu_addr, align 8
  %shr = lshr i64 %80, 32
  %conv17 = trunc i64 %shr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i87)
  %cmp.i90 = icmp slt i32 %dec.i87, 1
  br i1 %cmp.i90, label %if.then.i91, label %amdgpu_ring_write.exit88.amdgpu_ring_write.exit101_crit_edge

amdgpu_ring_write.exit88.amdgpu_ring_write.exit101_crit_edge: ; preds = %amdgpu_ring_write.exit88
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit101

if.then.i91:                                      ; preds = %amdgpu_ring_write.exit88
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit101

amdgpu_ring_write.exit101:                        ; preds = %if.then.i91, %amdgpu_ring_write.exit88.amdgpu_ring_write.exit101_crit_edge
  %81 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %ring1.i, align 4
  %83 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %83)
  %84 = load i64, ptr %wptr.i, align 8
  %inc.i94 = add i64 %84, 1
  store i64 %inc.i94, ptr %wptr.i, align 8
  %85 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %buf_mask.i, align 8
  %87 = trunc i64 %84 to i32
  %idxprom.i96 = and i32 %86, %87
  %arrayidx.i97 = getelementptr i32, ptr %82, i32 %idxprom.i96
  %88 = ptrtoint ptr %arrayidx.i97 to i32
  call void @__asan_store4_noabort(i32 %88)
  store volatile i32 %conv17, ptr %arrayidx.i97, align 4
  %89 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %89)
  %90 = load i64, ptr %ptr_mask.i, align 8
  %91 = load i64, ptr %wptr.i, align 8
  %and3.i99 = and i64 %91, %90
  store i64 %and3.i99, ptr %wptr.i, align 8
  %92 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %count_dw.i, align 8
  %dec.i100 = add i32 %93, -1
  store i32 %dec.i100, ptr %count_dw.i, align 8
  %ib_size = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 8
  %94 = ptrtoint ptr %ib_size to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %ib_size, align 4
  %and20 = and i32 %95, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i100)
  %cmp.i103 = icmp slt i32 %dec.i100, 1
  br i1 %cmp.i103, label %if.then.i104, label %amdgpu_ring_write.exit101.amdgpu_ring_write.exit114_crit_edge

amdgpu_ring_write.exit101.amdgpu_ring_write.exit114_crit_edge: ; preds = %amdgpu_ring_write.exit101
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit114

if.then.i104:                                     ; preds = %amdgpu_ring_write.exit101
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit114

amdgpu_ring_write.exit114:                        ; preds = %if.then.i104, %amdgpu_ring_write.exit101.amdgpu_ring_write.exit114_crit_edge
  %96 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %ring1.i, align 4
  %98 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %98)
  %99 = load i64, ptr %wptr.i, align 8
  %inc.i107 = add i64 %99, 1
  store i64 %inc.i107, ptr %wptr.i, align 8
  %100 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %buf_mask.i, align 8
  %102 = trunc i64 %99 to i32
  %idxprom.i109 = and i32 %101, %102
  %arrayidx.i110 = getelementptr i32, ptr %97, i32 %idxprom.i109
  %103 = ptrtoint ptr %arrayidx.i110 to i32
  call void @__asan_store4_noabort(i32 %103)
  store volatile i32 %and20, ptr %arrayidx.i110, align 4
  %104 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %104)
  %105 = load i64, ptr %ptr_mask.i, align 8
  %106 = load i64, ptr %wptr.i, align 8
  %and3.i112 = and i64 %106, %105
  store i64 %and3.i112, ptr %wptr.i, align 8
  %107 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %count_dw.i, align 8
  %dec.i113 = add i32 %108, -1
  store i32 %dec.i113, ptr %count_dw.i, align 8
  %length_dw = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 1
  %109 = ptrtoint ptr %length_dw to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %length_dw, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i113)
  %cmp.i116 = icmp slt i32 %dec.i113, 1
  br i1 %cmp.i116, label %if.then.i117, label %amdgpu_ring_write.exit114.amdgpu_ring_write.exit127_crit_edge

amdgpu_ring_write.exit114.amdgpu_ring_write.exit127_crit_edge: ; preds = %amdgpu_ring_write.exit114
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit127

if.then.i117:                                     ; preds = %amdgpu_ring_write.exit114
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit127

amdgpu_ring_write.exit127:                        ; preds = %if.then.i117, %amdgpu_ring_write.exit114.amdgpu_ring_write.exit127_crit_edge
  %111 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %ring1.i, align 4
  %113 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %113)
  %114 = load i64, ptr %wptr.i, align 8
  %inc.i120 = add i64 %114, 1
  store i64 %inc.i120, ptr %wptr.i, align 8
  %115 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %buf_mask.i, align 8
  %117 = trunc i64 %114 to i32
  %idxprom.i122 = and i32 %116, %117
  %arrayidx.i123 = getelementptr i32, ptr %112, i32 %idxprom.i122
  %118 = ptrtoint ptr %arrayidx.i123 to i32
  call void @__asan_store4_noabort(i32 %118)
  store volatile i32 %110, ptr %arrayidx.i123, align 4
  %119 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %119)
  %120 = load i64, ptr %ptr_mask.i, align 8
  %121 = load i64, ptr %wptr.i, align 8
  %and3.i125 = and i64 %121, %120
  store i64 %and3.i125, ptr %wptr.i, align 8
  %122 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %count_dw.i, align 8
  %dec.i126 = add i32 %123, -1
  store i32 %dec.i126, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_emit_reg_wait(ptr noundef %ring, i32 noundef %reg, i32 noundef %val, i32 noundef %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9
  %2 = ptrtoint ptr %internal to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %internal, align 4
  %and = and i32 %3, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %4 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %5)
  %cmp.i = icmp slt i32 %5, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %6 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %8 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %9, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %10 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %buf_mask.i, align 8
  %12 = trunc i64 %9 to i32
  %idxprom.i = and i32 %11, %12
  %arrayidx.i = getelementptr i32, ptr %7, i32 %idxprom.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %14 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %ptr_mask.i, align 8
  %16 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %16, %15
  store i64 %and3.i, ptr %wptr.i, align 8
  %17 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %18, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i30 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i30, label %if.then.i31, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit41

if.then.i31:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit41

amdgpu_ring_write.exit41:                         ; preds = %if.then.i31, %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge
  %19 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %ring1.i, align 4
  %21 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %wptr.i, align 8
  %inc.i34 = add i64 %22, 1
  store i64 %inc.i34, ptr %wptr.i, align 8
  %23 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %buf_mask.i, align 8
  %25 = trunc i64 %22 to i32
  %idxprom.i36 = and i32 %24, %25
  %arrayidx.i37 = getelementptr i32, ptr %20, i32 %idxprom.i36
  %26 = ptrtoint ptr %arrayidx.i37 to i32
  call void @__asan_store4_noabort(i32 %26)
  store volatile i32 %shl, ptr %arrayidx.i37, align 4
  %27 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %27)
  %28 = load i64, ptr %ptr_mask.i, align 8
  %29 = load i64, ptr %wptr.i, align 8
  %and3.i39 = and i64 %29, %28
  store i64 %and3.i39, ptr %wptr.i, align 8
  %30 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %count_dw.i, align 8
  %dec.i40 = add i32 %31, -1
  store i32 %dec.i40, ptr %count_dw.i, align 8
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 1
  %32 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %data1, align 4
  %and5 = and i32 %33, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i40)
  %cmp.i43 = icmp slt i32 %dec.i40, 1
  br i1 %cmp.i43, label %if.then.i44, label %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge

amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge: ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit54

if.then.i44:                                      ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit54

amdgpu_ring_write.exit54:                         ; preds = %if.then.i44, %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge
  %34 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %ring1.i, align 4
  %36 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %wptr.i, align 8
  %inc.i47 = add i64 %37, 1
  store i64 %inc.i47, ptr %wptr.i, align 8
  %38 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %buf_mask.i, align 8
  %40 = trunc i64 %37 to i32
  %idxprom.i49 = and i32 %39, %40
  %arrayidx.i50 = getelementptr i32, ptr %35, i32 %idxprom.i49
  %41 = ptrtoint ptr %arrayidx.i50 to i32
  call void @__asan_store4_noabort(i32 %41)
  store volatile i32 %and5, ptr %arrayidx.i50, align 4
  %42 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %ptr_mask.i, align 8
  %44 = load i64, ptr %wptr.i, align 8
  %and3.i52 = and i64 %44, %43
  store i64 %and3.i52, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %count_dw.i, align 8
  %dec.i53 = add i32 %46, -1
  store i32 %dec.i53, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i53)
  %cmp.i56 = icmp slt i32 %dec.i53, 1
  br i1 %cmp.i56, label %if.then.i57, label %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge

amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge: ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit67

if.then.i57:                                      ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit67

amdgpu_ring_write.exit67:                         ; preds = %if.then.i57, %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge
  %47 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ring1.i, align 4
  %49 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %wptr.i, align 8
  %inc.i60 = add i64 %50, 1
  store i64 %inc.i60, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %buf_mask.i, align 8
  %53 = trunc i64 %50 to i32
  %idxprom.i62 = and i32 %52, %53
  %arrayidx.i63 = getelementptr i32, ptr %48, i32 %idxprom.i62
  %54 = ptrtoint ptr %arrayidx.i63 to i32
  call void @__asan_store4_noabort(i32 %54)
  store volatile i32 %val, ptr %arrayidx.i63, align 4
  %55 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %ptr_mask.i, align 8
  %57 = load i64, ptr %wptr.i, align 8
  %and3.i65 = and i64 %57, %56
  store i64 %and3.i65, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %count_dw.i, align 8
  %dec.i66 = add i32 %59, -1
  store i32 %dec.i66, ptr %count_dw.i, align 8
  %gp_scratch8 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 9
  %60 = ptrtoint ptr %gp_scratch8 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %gp_scratch8, align 4
  %and10 = and i32 %61, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i66)
  %cmp.i69 = icmp slt i32 %dec.i66, 1
  br i1 %cmp.i69, label %if.then.i70, label %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge

amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge: ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit80

if.then.i70:                                      ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit80

amdgpu_ring_write.exit80:                         ; preds = %if.then.i70, %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge
  %62 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %ring1.i, align 4
  %64 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %64)
  %65 = load i64, ptr %wptr.i, align 8
  %inc.i73 = add i64 %65, 1
  store i64 %inc.i73, ptr %wptr.i, align 8
  %66 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %buf_mask.i, align 8
  %68 = trunc i64 %65 to i32
  %idxprom.i75 = and i32 %67, %68
  %arrayidx.i76 = getelementptr i32, ptr %63, i32 %idxprom.i75
  %69 = ptrtoint ptr %arrayidx.i76 to i32
  call void @__asan_store4_noabort(i32 %69)
  store volatile i32 %and10, ptr %arrayidx.i76, align 4
  %70 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %ptr_mask.i, align 8
  %72 = load i64, ptr %wptr.i, align 8
  %and3.i78 = and i64 %72, %71
  store i64 %and3.i78, ptr %wptr.i, align 8
  %73 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %count_dw.i, align 8
  %dec.i79 = add i32 %74, -1
  store i32 %dec.i79, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i79)
  %cmp.i82 = icmp slt i32 %dec.i79, 1
  br i1 %cmp.i82, label %if.then.i83, label %amdgpu_ring_write.exit80.amdgpu_ring_write.exit93_crit_edge

amdgpu_ring_write.exit80.amdgpu_ring_write.exit93_crit_edge: ; preds = %amdgpu_ring_write.exit80
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit93

if.then.i83:                                      ; preds = %amdgpu_ring_write.exit80
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit93

amdgpu_ring_write.exit93:                         ; preds = %if.then.i83, %amdgpu_ring_write.exit80.amdgpu_ring_write.exit93_crit_edge
  %75 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %ring1.i, align 4
  %77 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %77)
  %78 = load i64, ptr %wptr.i, align 8
  %inc.i86 = add i64 %78, 1
  store i64 %inc.i86, ptr %wptr.i, align 8
  %79 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %buf_mask.i, align 8
  %81 = trunc i64 %78 to i32
  %idxprom.i88 = and i32 %80, %81
  %arrayidx.i89 = getelementptr i32, ptr %76, i32 %idxprom.i88
  %82 = ptrtoint ptr %arrayidx.i89 to i32
  call void @__asan_store4_noabort(i32 %82)
  store volatile i32 %mask, ptr %arrayidx.i89, align 4
  %83 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %83)
  %84 = load i64, ptr %ptr_mask.i, align 8
  %85 = load i64, ptr %wptr.i, align 8
  %and3.i91 = and i64 %85, %84
  store i64 %and3.i91, ptr %wptr.i, align 8
  %86 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %count_dw.i, align 8
  %dec.i92 = add i32 %87, -1
  store i32 %dec.i92, ptr %count_dw.i, align 8
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 2
  %88 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %cmd, align 4
  %and15 = and i32 %89, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i92)
  %cmp.i95 = icmp slt i32 %dec.i92, 1
  br i1 %cmp.i95, label %if.then.i96, label %amdgpu_ring_write.exit93.amdgpu_ring_write.exit106_crit_edge

amdgpu_ring_write.exit93.amdgpu_ring_write.exit106_crit_edge: ; preds = %amdgpu_ring_write.exit93
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit106

if.then.i96:                                      ; preds = %amdgpu_ring_write.exit93
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit106

amdgpu_ring_write.exit106:                        ; preds = %if.then.i96, %amdgpu_ring_write.exit93.amdgpu_ring_write.exit106_crit_edge
  %90 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %ring1.i, align 4
  %92 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %92)
  %93 = load i64, ptr %wptr.i, align 8
  %inc.i99 = add i64 %93, 1
  store i64 %inc.i99, ptr %wptr.i, align 8
  %94 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %buf_mask.i, align 8
  %96 = trunc i64 %93 to i32
  %idxprom.i101 = and i32 %95, %96
  %arrayidx.i102 = getelementptr i32, ptr %91, i32 %idxprom.i101
  %97 = ptrtoint ptr %arrayidx.i102 to i32
  call void @__asan_store4_noabort(i32 %97)
  store volatile i32 %and15, ptr %arrayidx.i102, align 4
  %98 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %98)
  %99 = load i64, ptr %ptr_mask.i, align 8
  %100 = load i64, ptr %wptr.i, align 8
  %and3.i104 = and i64 %100, %99
  store i64 %and3.i104, ptr %wptr.i, align 8
  %101 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %count_dw.i, align 8
  %dec.i105 = add i32 %102, -1
  store i32 %dec.i105, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i105)
  %cmp.i108 = icmp slt i32 %dec.i105, 1
  br i1 %cmp.i108, label %if.then.i109, label %amdgpu_ring_write.exit106.amdgpu_ring_write.exit119_crit_edge

amdgpu_ring_write.exit106.amdgpu_ring_write.exit119_crit_edge: ; preds = %amdgpu_ring_write.exit106
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit119

if.then.i109:                                     ; preds = %amdgpu_ring_write.exit106
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit119

amdgpu_ring_write.exit119:                        ; preds = %if.then.i109, %amdgpu_ring_write.exit106.amdgpu_ring_write.exit119_crit_edge
  %103 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %ring1.i, align 4
  %105 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %105)
  %106 = load i64, ptr %wptr.i, align 8
  %inc.i112 = add i64 %106, 1
  store i64 %inc.i112, ptr %wptr.i, align 8
  %107 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %buf_mask.i, align 8
  %109 = trunc i64 %106 to i32
  %idxprom.i114 = and i32 %108, %109
  %arrayidx.i115 = getelementptr i32, ptr %104, i32 %idxprom.i114
  %110 = ptrtoint ptr %arrayidx.i115 to i32
  call void @__asan_store4_noabort(i32 %110)
  store volatile i32 -2147483636, ptr %arrayidx.i115, align 4
  %111 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %111)
  %112 = load i64, ptr %ptr_mask.i, align 8
  %113 = load i64, ptr %wptr.i, align 8
  %and3.i117 = and i64 %113, %112
  store i64 %and3.i117, ptr %wptr.i, align 8
  %114 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %count_dw.i, align 8
  %dec.i118 = add i32 %115, -1
  store i32 %dec.i118, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_emit_vm_flush(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %funcs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 1
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %vmhub1 = getelementptr inbounds %struct.amdgpu_ring_funcs, ptr %3, i32 0, i32 5
  %4 = ptrtoint ptr %vmhub1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %vmhub1, align 4
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5
  %gmc_funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 62, i32 38
  %6 = ptrtoint ptr %gmc_funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %gmc_funcs, align 4
  %emit_flush_gpu_tlb = getelementptr inbounds %struct.amdgpu_gmc_funcs, ptr %7, i32 0, i32 2
  %8 = ptrtoint ptr %emit_flush_gpu_tlb to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %emit_flush_gpu_tlb, align 4
  %call = tail call i64 %9(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #7
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  %ctx_addr_distance = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5, i32 9
  %12 = ptrtoint ptr %ctx_addr_distance to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %ctx_addr_distance, align 4
  %mul = mul i32 %13, %vmid
  %add = add i32 %mul, %11
  %conv = trunc i64 %call to i32
  tail call void @vcn_v2_0_dec_ring_emit_reg_wait(ptr noundef %ring, i32 noundef %add, i32 noundef %conv, i32 noundef -1)
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_dec_ring_emit_wreg(ptr noundef %ring, i32 noundef %reg, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9
  %2 = ptrtoint ptr %internal to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %internal, align 4
  %and = and i32 %3, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %4 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %5)
  %cmp.i = icmp slt i32 %5, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %6 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %8 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %9, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %10 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %buf_mask.i, align 8
  %12 = trunc i64 %9 to i32
  %idxprom.i = and i32 %11, %12
  %arrayidx.i = getelementptr i32, ptr %7, i32 %idxprom.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store volatile i32 %and, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %14 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %ptr_mask.i, align 8
  %16 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %16, %15
  store i64 %and3.i, ptr %wptr.i, align 8
  %17 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %18, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i22 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i22, label %if.then.i23, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit33_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit33_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit33

if.then.i23:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit33

amdgpu_ring_write.exit33:                         ; preds = %if.then.i23, %amdgpu_ring_write.exit.amdgpu_ring_write.exit33_crit_edge
  %19 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %ring1.i, align 4
  %21 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %wptr.i, align 8
  %inc.i26 = add i64 %22, 1
  store i64 %inc.i26, ptr %wptr.i, align 8
  %23 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %buf_mask.i, align 8
  %25 = trunc i64 %22 to i32
  %idxprom.i28 = and i32 %24, %25
  %arrayidx.i29 = getelementptr i32, ptr %20, i32 %idxprom.i28
  %26 = ptrtoint ptr %arrayidx.i29 to i32
  call void @__asan_store4_noabort(i32 %26)
  store volatile i32 %shl, ptr %arrayidx.i29, align 4
  %27 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %27)
  %28 = load i64, ptr %ptr_mask.i, align 8
  %29 = load i64, ptr %wptr.i, align 8
  %and3.i31 = and i64 %29, %28
  store i64 %and3.i31, ptr %wptr.i, align 8
  %30 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %count_dw.i, align 8
  %dec.i32 = add i32 %31, -1
  store i32 %dec.i32, ptr %count_dw.i, align 8
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 1
  %32 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %data1, align 4
  %and5 = and i32 %33, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i32)
  %cmp.i35 = icmp slt i32 %dec.i32, 1
  br i1 %cmp.i35, label %if.then.i36, label %amdgpu_ring_write.exit33.amdgpu_ring_write.exit46_crit_edge

amdgpu_ring_write.exit33.amdgpu_ring_write.exit46_crit_edge: ; preds = %amdgpu_ring_write.exit33
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit46

if.then.i36:                                      ; preds = %amdgpu_ring_write.exit33
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit46

amdgpu_ring_write.exit46:                         ; preds = %if.then.i36, %amdgpu_ring_write.exit33.amdgpu_ring_write.exit46_crit_edge
  %34 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %ring1.i, align 4
  %36 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %wptr.i, align 8
  %inc.i39 = add i64 %37, 1
  store i64 %inc.i39, ptr %wptr.i, align 8
  %38 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %buf_mask.i, align 8
  %40 = trunc i64 %37 to i32
  %idxprom.i41 = and i32 %39, %40
  %arrayidx.i42 = getelementptr i32, ptr %35, i32 %idxprom.i41
  %41 = ptrtoint ptr %arrayidx.i42 to i32
  call void @__asan_store4_noabort(i32 %41)
  store volatile i32 %and5, ptr %arrayidx.i42, align 4
  %42 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %ptr_mask.i, align 8
  %44 = load i64, ptr %wptr.i, align 8
  %and3.i44 = and i64 %44, %43
  store i64 %and3.i44, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %count_dw.i, align 8
  %dec.i45 = add i32 %46, -1
  store i32 %dec.i45, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i45)
  %cmp.i48 = icmp slt i32 %dec.i45, 1
  br i1 %cmp.i48, label %if.then.i49, label %amdgpu_ring_write.exit46.amdgpu_ring_write.exit59_crit_edge

amdgpu_ring_write.exit46.amdgpu_ring_write.exit59_crit_edge: ; preds = %amdgpu_ring_write.exit46
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit59

if.then.i49:                                      ; preds = %amdgpu_ring_write.exit46
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit59

amdgpu_ring_write.exit59:                         ; preds = %if.then.i49, %amdgpu_ring_write.exit46.amdgpu_ring_write.exit59_crit_edge
  %47 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ring1.i, align 4
  %49 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %wptr.i, align 8
  %inc.i52 = add i64 %50, 1
  store i64 %inc.i52, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %buf_mask.i, align 8
  %53 = trunc i64 %50 to i32
  %idxprom.i54 = and i32 %52, %53
  %arrayidx.i55 = getelementptr i32, ptr %48, i32 %idxprom.i54
  %54 = ptrtoint ptr %arrayidx.i55 to i32
  call void @__asan_store4_noabort(i32 %54)
  store volatile i32 %val, ptr %arrayidx.i55, align 4
  %55 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %ptr_mask.i, align 8
  %57 = load i64, ptr %wptr.i, align 8
  %and3.i57 = and i64 %57, %56
  store i64 %and3.i57, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %count_dw.i, align 8
  %dec.i58 = add i32 %59, -1
  store i32 %dec.i58, ptr %count_dw.i, align 8
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 2
  %60 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %cmd, align 4
  %and10 = and i32 %61, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i58)
  %cmp.i61 = icmp slt i32 %dec.i58, 1
  br i1 %cmp.i61, label %if.then.i62, label %amdgpu_ring_write.exit59.amdgpu_ring_write.exit72_crit_edge

amdgpu_ring_write.exit59.amdgpu_ring_write.exit72_crit_edge: ; preds = %amdgpu_ring_write.exit59
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit72

if.then.i62:                                      ; preds = %amdgpu_ring_write.exit59
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit72

amdgpu_ring_write.exit72:                         ; preds = %if.then.i62, %amdgpu_ring_write.exit59.amdgpu_ring_write.exit72_crit_edge
  %62 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %ring1.i, align 4
  %64 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %64)
  %65 = load i64, ptr %wptr.i, align 8
  %inc.i65 = add i64 %65, 1
  store i64 %inc.i65, ptr %wptr.i, align 8
  %66 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %buf_mask.i, align 8
  %68 = trunc i64 %65 to i32
  %idxprom.i67 = and i32 %67, %68
  %arrayidx.i68 = getelementptr i32, ptr %63, i32 %idxprom.i67
  %69 = ptrtoint ptr %arrayidx.i68 to i32
  call void @__asan_store4_noabort(i32 %69)
  store volatile i32 %and10, ptr %arrayidx.i68, align 4
  %70 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %ptr_mask.i, align 8
  %72 = load i64, ptr %wptr.i, align 8
  %and3.i70 = and i64 %72, %71
  store i64 %and3.i70, ptr %wptr.i, align 8
  %73 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %count_dw.i, align 8
  %dec.i71 = add i32 %74, -1
  store i32 %dec.i71, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i71)
  %cmp.i74 = icmp slt i32 %dec.i71, 1
  br i1 %cmp.i74, label %if.then.i75, label %amdgpu_ring_write.exit72.amdgpu_ring_write.exit85_crit_edge

amdgpu_ring_write.exit72.amdgpu_ring_write.exit85_crit_edge: ; preds = %amdgpu_ring_write.exit72
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit85

if.then.i75:                                      ; preds = %amdgpu_ring_write.exit72
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit85

amdgpu_ring_write.exit85:                         ; preds = %if.then.i75, %amdgpu_ring_write.exit72.amdgpu_ring_write.exit85_crit_edge
  %75 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %ring1.i, align 4
  %77 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %77)
  %78 = load i64, ptr %wptr.i, align 8
  %inc.i78 = add i64 %78, 1
  store i64 %inc.i78, ptr %wptr.i, align 8
  %79 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %buf_mask.i, align 8
  %81 = trunc i64 %78 to i32
  %idxprom.i80 = and i32 %80, %81
  %arrayidx.i81 = getelementptr i32, ptr %76, i32 %idxprom.i80
  %82 = ptrtoint ptr %arrayidx.i81 to i32
  call void @__asan_store4_noabort(i32 %82)
  store volatile i32 -2147483640, ptr %arrayidx.i81, align 4
  %83 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %83)
  %84 = load i64, ptr %ptr_mask.i, align 8
  %85 = load i64, ptr %wptr.i, align 8
  %and3.i83 = and i64 %85, %84
  store i64 %and3.i83, ptr %wptr.i, align 8
  %86 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %count_dw.i, align 8
  %dec.i84 = add i32 %87, -1
  store i32 %dec.i84, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_enc_ring_emit_fence(ptr noundef %ring, i64 noundef %addr, i64 noundef %seq, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %flags, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end, !prof !119

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 1614, i32 noundef 9, ptr noundef null) #7
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %if.end.amdgpu_ring_write.exit_crit_edge

if.end.amdgpu_ring_write.exit_crit_edge:          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %if.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 3, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %conv = trunc i64 %addr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i30 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i30, label %if.then.i31, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit41

if.then.i31:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit41

amdgpu_ring_write.exit41:                         ; preds = %if.then.i31, %amdgpu_ring_write.exit.amdgpu_ring_write.exit41_crit_edge
  %15 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %ring1.i, align 4
  %17 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %wptr.i, align 8
  %inc.i34 = add i64 %18, 1
  store i64 %inc.i34, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %buf_mask.i, align 8
  %21 = trunc i64 %18 to i32
  %idxprom.i36 = and i32 %20, %21
  %arrayidx.i37 = getelementptr i32, ptr %16, i32 %idxprom.i36
  %22 = ptrtoint ptr %arrayidx.i37 to i32
  call void @__asan_store4_noabort(i32 %22)
  store volatile i32 %conv, ptr %arrayidx.i37, align 4
  %23 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %ptr_mask.i, align 8
  %25 = load i64, ptr %wptr.i, align 8
  %and3.i39 = and i64 %25, %24
  store i64 %and3.i39, ptr %wptr.i, align 8
  %26 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %count_dw.i, align 8
  %dec.i40 = add i32 %27, -1
  store i32 %dec.i40, ptr %count_dw.i, align 8
  %shr = lshr i64 %addr, 32
  %conv21 = trunc i64 %shr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i40)
  %cmp.i43 = icmp slt i32 %dec.i40, 1
  br i1 %cmp.i43, label %if.then.i44, label %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge

amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge: ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit54

if.then.i44:                                      ; preds = %amdgpu_ring_write.exit41
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit54

amdgpu_ring_write.exit54:                         ; preds = %if.then.i44, %amdgpu_ring_write.exit41.amdgpu_ring_write.exit54_crit_edge
  %28 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %ring1.i, align 4
  %30 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %wptr.i, align 8
  %inc.i47 = add i64 %31, 1
  store i64 %inc.i47, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %buf_mask.i, align 8
  %34 = trunc i64 %31 to i32
  %idxprom.i49 = and i32 %33, %34
  %arrayidx.i50 = getelementptr i32, ptr %29, i32 %idxprom.i49
  %35 = ptrtoint ptr %arrayidx.i50 to i32
  call void @__asan_store4_noabort(i32 %35)
  store volatile i32 %conv21, ptr %arrayidx.i50, align 4
  %36 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %ptr_mask.i, align 8
  %38 = load i64, ptr %wptr.i, align 8
  %and3.i52 = and i64 %38, %37
  store i64 %and3.i52, ptr %wptr.i, align 8
  %39 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %count_dw.i, align 8
  %dec.i53 = add i32 %40, -1
  store i32 %dec.i53, ptr %count_dw.i, align 8
  %conv22 = trunc i64 %seq to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i53)
  %cmp.i56 = icmp slt i32 %dec.i53, 1
  br i1 %cmp.i56, label %if.then.i57, label %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge

amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge: ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit67

if.then.i57:                                      ; preds = %amdgpu_ring_write.exit54
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit67

amdgpu_ring_write.exit67:                         ; preds = %if.then.i57, %amdgpu_ring_write.exit54.amdgpu_ring_write.exit67_crit_edge
  %41 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %ring1.i, align 4
  %43 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %43)
  %44 = load i64, ptr %wptr.i, align 8
  %inc.i60 = add i64 %44, 1
  store i64 %inc.i60, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %buf_mask.i, align 8
  %47 = trunc i64 %44 to i32
  %idxprom.i62 = and i32 %46, %47
  %arrayidx.i63 = getelementptr i32, ptr %42, i32 %idxprom.i62
  %48 = ptrtoint ptr %arrayidx.i63 to i32
  call void @__asan_store4_noabort(i32 %48)
  store volatile i32 %conv22, ptr %arrayidx.i63, align 4
  %49 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %ptr_mask.i, align 8
  %51 = load i64, ptr %wptr.i, align 8
  %and3.i65 = and i64 %51, %50
  store i64 %and3.i65, ptr %wptr.i, align 8
  %52 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %count_dw.i, align 8
  %dec.i66 = add i32 %53, -1
  store i32 %dec.i66, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i66)
  %cmp.i69 = icmp slt i32 %dec.i66, 1
  br i1 %cmp.i69, label %if.then.i70, label %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge

amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge: ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit80

if.then.i70:                                      ; preds = %amdgpu_ring_write.exit67
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit80

amdgpu_ring_write.exit80:                         ; preds = %if.then.i70, %amdgpu_ring_write.exit67.amdgpu_ring_write.exit80_crit_edge
  %54 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %ring1.i, align 4
  %56 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %56)
  %57 = load i64, ptr %wptr.i, align 8
  %inc.i73 = add i64 %57, 1
  store i64 %inc.i73, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %buf_mask.i, align 8
  %60 = trunc i64 %57 to i32
  %idxprom.i75 = and i32 %59, %60
  %arrayidx.i76 = getelementptr i32, ptr %55, i32 %idxprom.i75
  %61 = ptrtoint ptr %arrayidx.i76 to i32
  call void @__asan_store4_noabort(i32 %61)
  store volatile i32 4, ptr %arrayidx.i76, align 4
  %62 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %62)
  %63 = load i64, ptr %ptr_mask.i, align 8
  %64 = load i64, ptr %wptr.i, align 8
  %and3.i78 = and i64 %64, %63
  store i64 %and3.i78, ptr %wptr.i, align 8
  %65 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %count_dw.i, align 8
  %dec.i79 = add i32 %66, -1
  store i32 %dec.i79, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_enc_ring_insert_end(ptr nocapture noundef %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 1, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_enc_ring_emit_ib(ptr noundef %ring, ptr noundef readonly %job, ptr nocapture noundef readonly %ib, i32 %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %job, null
  br i1 %tobool.not, label %entry.cond.end_crit_edge, label %cond.true

entry.cond.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.end

cond.true:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %vmid1 = getelementptr inbounds %struct.amdgpu_job, ptr %job, i32 0, i32 12
  %0 = ptrtoint ptr %vmid1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %vmid1, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %entry.cond.end_crit_edge
  %cond = phi i32 [ %1, %cond.true ], [ 0, %entry.cond.end_crit_edge ]
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %2 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %3)
  %cmp.i = icmp slt i32 %3, 1
  br i1 %cmp.i, label %if.then.i, label %cond.end.amdgpu_ring_write.exit_crit_edge

cond.end.amdgpu_ring_write.exit_crit_edge:        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %cond.end.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %4 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %6 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %7, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %8 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %buf_mask.i, align 8
  %10 = trunc i64 %7 to i32
  %idxprom.i = and i32 %9, %10
  %arrayidx.i = getelementptr i32, ptr %5, i32 %idxprom.i
  %11 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store volatile i32 2, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %12 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %12)
  %13 = load i64, ptr %ptr_mask.i, align 8
  %14 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %14, %13
  store i64 %and3.i, ptr %wptr.i, align 8
  %15 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %16, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i13 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i13, label %if.then.i14, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit24_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit24_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit24

if.then.i14:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit24

amdgpu_ring_write.exit24:                         ; preds = %if.then.i14, %amdgpu_ring_write.exit.amdgpu_ring_write.exit24_crit_edge
  %17 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %ring1.i, align 4
  %19 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %19)
  %20 = load i64, ptr %wptr.i, align 8
  %inc.i17 = add i64 %20, 1
  store i64 %inc.i17, ptr %wptr.i, align 8
  %21 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %buf_mask.i, align 8
  %23 = trunc i64 %20 to i32
  %idxprom.i19 = and i32 %22, %23
  %arrayidx.i20 = getelementptr i32, ptr %18, i32 %idxprom.i19
  %24 = ptrtoint ptr %arrayidx.i20 to i32
  call void @__asan_store4_noabort(i32 %24)
  store volatile i32 %cond, ptr %arrayidx.i20, align 4
  %25 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %25)
  %26 = load i64, ptr %ptr_mask.i, align 8
  %27 = load i64, ptr %wptr.i, align 8
  %and3.i22 = and i64 %27, %26
  store i64 %and3.i22, ptr %wptr.i, align 8
  %28 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %count_dw.i, align 8
  %dec.i23 = add i32 %29, -1
  store i32 %dec.i23, ptr %count_dw.i, align 8
  %gpu_addr = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 2
  %30 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %gpu_addr, align 8
  %conv = trunc i64 %31 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i23)
  %cmp.i26 = icmp slt i32 %dec.i23, 1
  br i1 %cmp.i26, label %if.then.i27, label %amdgpu_ring_write.exit24.amdgpu_ring_write.exit37_crit_edge

amdgpu_ring_write.exit24.amdgpu_ring_write.exit37_crit_edge: ; preds = %amdgpu_ring_write.exit24
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit37

if.then.i27:                                      ; preds = %amdgpu_ring_write.exit24
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit37

amdgpu_ring_write.exit37:                         ; preds = %if.then.i27, %amdgpu_ring_write.exit24.amdgpu_ring_write.exit37_crit_edge
  %32 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %ring1.i, align 4
  %34 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %wptr.i, align 8
  %inc.i30 = add i64 %35, 1
  store i64 %inc.i30, ptr %wptr.i, align 8
  %36 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %buf_mask.i, align 8
  %38 = trunc i64 %35 to i32
  %idxprom.i32 = and i32 %37, %38
  %arrayidx.i33 = getelementptr i32, ptr %33, i32 %idxprom.i32
  %39 = ptrtoint ptr %arrayidx.i33 to i32
  call void @__asan_store4_noabort(i32 %39)
  store volatile i32 %conv, ptr %arrayidx.i33, align 4
  %40 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %ptr_mask.i, align 8
  %42 = load i64, ptr %wptr.i, align 8
  %and3.i35 = and i64 %42, %41
  store i64 %and3.i35, ptr %wptr.i, align 8
  %43 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %count_dw.i, align 8
  %dec.i36 = add i32 %44, -1
  store i32 %dec.i36, ptr %count_dw.i, align 8
  %45 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %45)
  %46 = load i64, ptr %gpu_addr, align 8
  %shr = lshr i64 %46, 32
  %conv4 = trunc i64 %shr to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i36)
  %cmp.i39 = icmp slt i32 %dec.i36, 1
  br i1 %cmp.i39, label %if.then.i40, label %amdgpu_ring_write.exit37.amdgpu_ring_write.exit50_crit_edge

amdgpu_ring_write.exit37.amdgpu_ring_write.exit50_crit_edge: ; preds = %amdgpu_ring_write.exit37
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit50

if.then.i40:                                      ; preds = %amdgpu_ring_write.exit37
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit50

amdgpu_ring_write.exit50:                         ; preds = %if.then.i40, %amdgpu_ring_write.exit37.amdgpu_ring_write.exit50_crit_edge
  %47 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ring1.i, align 4
  %49 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %wptr.i, align 8
  %inc.i43 = add i64 %50, 1
  store i64 %inc.i43, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %buf_mask.i, align 8
  %53 = trunc i64 %50 to i32
  %idxprom.i45 = and i32 %52, %53
  %arrayidx.i46 = getelementptr i32, ptr %48, i32 %idxprom.i45
  %54 = ptrtoint ptr %arrayidx.i46 to i32
  call void @__asan_store4_noabort(i32 %54)
  store volatile i32 %conv4, ptr %arrayidx.i46, align 4
  %55 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %ptr_mask.i, align 8
  %57 = load i64, ptr %wptr.i, align 8
  %and3.i48 = and i64 %57, %56
  store i64 %and3.i48, ptr %wptr.i, align 8
  %58 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %count_dw.i, align 8
  %dec.i49 = add i32 %59, -1
  store i32 %dec.i49, ptr %count_dw.i, align 8
  %length_dw = getelementptr inbounds %struct.amdgpu_ib, ptr %ib, i32 0, i32 1
  %60 = ptrtoint ptr %length_dw to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %length_dw, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i49)
  %cmp.i52 = icmp slt i32 %dec.i49, 1
  br i1 %cmp.i52, label %if.then.i53, label %amdgpu_ring_write.exit50.amdgpu_ring_write.exit63_crit_edge

amdgpu_ring_write.exit50.amdgpu_ring_write.exit63_crit_edge: ; preds = %amdgpu_ring_write.exit50
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit63

if.then.i53:                                      ; preds = %amdgpu_ring_write.exit50
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit63

amdgpu_ring_write.exit63:                         ; preds = %if.then.i53, %amdgpu_ring_write.exit50.amdgpu_ring_write.exit63_crit_edge
  %62 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %ring1.i, align 4
  %64 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %64)
  %65 = load i64, ptr %wptr.i, align 8
  %inc.i56 = add i64 %65, 1
  store i64 %inc.i56, ptr %wptr.i, align 8
  %66 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %buf_mask.i, align 8
  %68 = trunc i64 %65 to i32
  %idxprom.i58 = and i32 %67, %68
  %arrayidx.i59 = getelementptr i32, ptr %63, i32 %idxprom.i58
  %69 = ptrtoint ptr %arrayidx.i59 to i32
  call void @__asan_store4_noabort(i32 %69)
  store volatile i32 %61, ptr %arrayidx.i59, align 4
  %70 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %ptr_mask.i, align 8
  %72 = load i64, ptr %wptr.i, align 8
  %and3.i61 = and i64 %72, %71
  store i64 %and3.i61, ptr %wptr.i, align 8
  %73 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %count_dw.i, align 8
  %dec.i62 = add i32 %74, -1
  store i32 %dec.i62, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_enc_ring_emit_reg_wait(ptr nocapture noundef %ring, i32 noundef %reg, i32 noundef %val, i32 noundef %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 12, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i5 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i5, label %if.then.i6, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit16_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit16_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit16

if.then.i6:                                       ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit16

amdgpu_ring_write.exit16:                         ; preds = %if.then.i6, %amdgpu_ring_write.exit.amdgpu_ring_write.exit16_crit_edge
  %15 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %ring1.i, align 4
  %17 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %wptr.i, align 8
  %inc.i9 = add i64 %18, 1
  store i64 %inc.i9, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %buf_mask.i, align 8
  %21 = trunc i64 %18 to i32
  %idxprom.i11 = and i32 %20, %21
  %arrayidx.i12 = getelementptr i32, ptr %16, i32 %idxprom.i11
  %22 = ptrtoint ptr %arrayidx.i12 to i32
  call void @__asan_store4_noabort(i32 %22)
  store volatile i32 %shl, ptr %arrayidx.i12, align 4
  %23 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %ptr_mask.i, align 8
  %25 = load i64, ptr %wptr.i, align 8
  %and3.i14 = and i64 %25, %24
  store i64 %and3.i14, ptr %wptr.i, align 8
  %26 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %count_dw.i, align 8
  %dec.i15 = add i32 %27, -1
  store i32 %dec.i15, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i15)
  %cmp.i18 = icmp slt i32 %dec.i15, 1
  br i1 %cmp.i18, label %if.then.i19, label %amdgpu_ring_write.exit16.amdgpu_ring_write.exit29_crit_edge

amdgpu_ring_write.exit16.amdgpu_ring_write.exit29_crit_edge: ; preds = %amdgpu_ring_write.exit16
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit29

if.then.i19:                                      ; preds = %amdgpu_ring_write.exit16
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit29

amdgpu_ring_write.exit29:                         ; preds = %if.then.i19, %amdgpu_ring_write.exit16.amdgpu_ring_write.exit29_crit_edge
  %28 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %ring1.i, align 4
  %30 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %wptr.i, align 8
  %inc.i22 = add i64 %31, 1
  store i64 %inc.i22, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %buf_mask.i, align 8
  %34 = trunc i64 %31 to i32
  %idxprom.i24 = and i32 %33, %34
  %arrayidx.i25 = getelementptr i32, ptr %29, i32 %idxprom.i24
  %35 = ptrtoint ptr %arrayidx.i25 to i32
  call void @__asan_store4_noabort(i32 %35)
  store volatile i32 %mask, ptr %arrayidx.i25, align 4
  %36 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %ptr_mask.i, align 8
  %38 = load i64, ptr %wptr.i, align 8
  %and3.i27 = and i64 %38, %37
  store i64 %and3.i27, ptr %wptr.i, align 8
  %39 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %count_dw.i, align 8
  %dec.i28 = add i32 %40, -1
  store i32 %dec.i28, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i28)
  %cmp.i31 = icmp slt i32 %dec.i28, 1
  br i1 %cmp.i31, label %if.then.i32, label %amdgpu_ring_write.exit29.amdgpu_ring_write.exit42_crit_edge

amdgpu_ring_write.exit29.amdgpu_ring_write.exit42_crit_edge: ; preds = %amdgpu_ring_write.exit29
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit42

if.then.i32:                                      ; preds = %amdgpu_ring_write.exit29
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit42

amdgpu_ring_write.exit42:                         ; preds = %if.then.i32, %amdgpu_ring_write.exit29.amdgpu_ring_write.exit42_crit_edge
  %41 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %ring1.i, align 4
  %43 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %43)
  %44 = load i64, ptr %wptr.i, align 8
  %inc.i35 = add i64 %44, 1
  store i64 %inc.i35, ptr %wptr.i, align 8
  %45 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %buf_mask.i, align 8
  %47 = trunc i64 %44 to i32
  %idxprom.i37 = and i32 %46, %47
  %arrayidx.i38 = getelementptr i32, ptr %42, i32 %idxprom.i37
  %48 = ptrtoint ptr %arrayidx.i38 to i32
  call void @__asan_store4_noabort(i32 %48)
  store volatile i32 %val, ptr %arrayidx.i38, align 4
  %49 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %ptr_mask.i, align 8
  %51 = load i64, ptr %wptr.i, align 8
  %and3.i40 = and i64 %51, %50
  store i64 %and3.i40, ptr %wptr.i, align 8
  %52 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %count_dw.i, align 8
  %dec.i41 = add i32 %53, -1
  store i32 %dec.i41, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_enc_ring_emit_vm_flush(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %funcs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 1
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %vmhub1 = getelementptr inbounds %struct.amdgpu_ring_funcs, ptr %3, i32 0, i32 5
  %4 = ptrtoint ptr %vmhub1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %vmhub1, align 4
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5
  %gmc_funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 62, i32 38
  %6 = ptrtoint ptr %gmc_funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %gmc_funcs, align 4
  %emit_flush_gpu_tlb = getelementptr inbounds %struct.amdgpu_gmc_funcs, ptr %7, i32 0, i32 2
  %8 = ptrtoint ptr %emit_flush_gpu_tlb to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %emit_flush_gpu_tlb, align 4
  %call = tail call i64 %9(ptr noundef %ring, i32 noundef %vmid, i64 noundef %pd_addr) #7
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  %ctx_addr_distance = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 66, i32 %5, i32 9
  %12 = ptrtoint ptr %ctx_addr_distance to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %ctx_addr_distance, align 4
  %mul = mul i32 %13, %vmid
  %add = add i32 %mul, %11
  %conv = trunc i64 %call to i32
  tail call void @vcn_v2_0_enc_ring_emit_reg_wait(ptr noundef %ring, i32 noundef %add, i32 noundef %conv, i32 noundef -1)
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @vcn_v2_0_enc_ring_emit_wreg(ptr nocapture noundef %ring, i32 noundef %reg, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %entry.amdgpu_ring_write.exit_crit_edge

entry.amdgpu_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %entry.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %5, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %6 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %buf_mask.i, align 8
  %8 = trunc i64 %5 to i32
  %idxprom.i = and i32 %7, %8
  %arrayidx.i = getelementptr i32, ptr %3, i32 %idxprom.i
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile i32 11, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %10 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %ptr_mask.i, align 8
  %12 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %12, %11
  store i64 %and3.i, ptr %wptr.i, align 8
  %13 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %14, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  %shl = shl i32 %reg, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i4 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i4, label %if.then.i5, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit15_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit15_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit15

if.then.i5:                                       ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit15

amdgpu_ring_write.exit15:                         ; preds = %if.then.i5, %amdgpu_ring_write.exit.amdgpu_ring_write.exit15_crit_edge
  %15 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %ring1.i, align 4
  %17 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %17)
  %18 = load i64, ptr %wptr.i, align 8
  %inc.i8 = add i64 %18, 1
  store i64 %inc.i8, ptr %wptr.i, align 8
  %19 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %buf_mask.i, align 8
  %21 = trunc i64 %18 to i32
  %idxprom.i10 = and i32 %20, %21
  %arrayidx.i11 = getelementptr i32, ptr %16, i32 %idxprom.i10
  %22 = ptrtoint ptr %arrayidx.i11 to i32
  call void @__asan_store4_noabort(i32 %22)
  store volatile i32 %shl, ptr %arrayidx.i11, align 4
  %23 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %ptr_mask.i, align 8
  %25 = load i64, ptr %wptr.i, align 8
  %and3.i13 = and i64 %25, %24
  store i64 %and3.i13, ptr %wptr.i, align 8
  %26 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %count_dw.i, align 8
  %dec.i14 = add i32 %27, -1
  store i32 %dec.i14, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i14)
  %cmp.i17 = icmp slt i32 %dec.i14, 1
  br i1 %cmp.i17, label %if.then.i18, label %amdgpu_ring_write.exit15.amdgpu_ring_write.exit28_crit_edge

amdgpu_ring_write.exit15.amdgpu_ring_write.exit28_crit_edge: ; preds = %amdgpu_ring_write.exit15
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit28

if.then.i18:                                      ; preds = %amdgpu_ring_write.exit15
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit28

amdgpu_ring_write.exit28:                         ; preds = %if.then.i18, %amdgpu_ring_write.exit15.amdgpu_ring_write.exit28_crit_edge
  %28 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %ring1.i, align 4
  %30 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %wptr.i, align 8
  %inc.i21 = add i64 %31, 1
  store i64 %inc.i21, ptr %wptr.i, align 8
  %32 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %buf_mask.i, align 8
  %34 = trunc i64 %31 to i32
  %idxprom.i23 = and i32 %33, %34
  %arrayidx.i24 = getelementptr i32, ptr %29, i32 %idxprom.i23
  %35 = ptrtoint ptr %arrayidx.i24 to i32
  call void @__asan_store4_noabort(i32 %35)
  store volatile i32 %val, ptr %arrayidx.i24, align 4
  %36 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %36)
  %37 = load i64, ptr %ptr_mask.i, align 8
  %38 = load i64, ptr %wptr.i, align 8
  %and3.i26 = and i64 %38, %37
  store i64 %and3.i26, ptr %wptr.i, align 8
  %39 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %count_dw.i, align 8
  %dec.i27 = add i32 %40, -1
  store i32 %dec.i27, ptr %count_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @vcn_v2_0_dec_ring_test_ring(ptr noundef %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %4 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %me, align 8
  %scratch9 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %5, i32 8, i32 10
  %6 = ptrtoint ptr %scratch9 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %scratch9, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %7, i32 noundef -889266515, i32 noundef 0) #7
  %call = tail call i32 @amdgpu_ring_alloc(ptr noundef %ring, i32 noundef 4) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool2.not = icmp eq i32 %call, 0
  br i1 %tobool2.not, label %if.end4, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end4:                                          ; preds = %if.end
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 2
  %8 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %cmd, align 4
  %and6 = and i32 %9, 65535
  %count_dw.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 11
  %10 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %11)
  %cmp.i = icmp slt i32 %11, 1
  br i1 %cmp.i, label %if.then.i, label %if.end4.amdgpu_ring_write.exit_crit_edge

if.end4.amdgpu_ring_write.exit_crit_edge:         ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit

if.then.i:                                        ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit

amdgpu_ring_write.exit:                           ; preds = %if.then.i, %if.end4.amdgpu_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 5
  %12 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %ring1.i, align 4
  %wptr.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %14 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %wptr.i, align 8
  %inc.i = add i64 %15, 1
  store i64 %inc.i, ptr %wptr.i, align 8
  %buf_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 14
  %16 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %buf_mask.i, align 8
  %18 = trunc i64 %15 to i32
  %idxprom.i = and i32 %17, %18
  %arrayidx.i = getelementptr i32, ptr %13, i32 %idxprom.i
  %19 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store volatile i32 %and6, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 13
  %20 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %20)
  %21 = load i64, ptr %ptr_mask.i, align 8
  %22 = load i64, ptr %wptr.i, align 8
  %and3.i = and i64 %22, %21
  store i64 %and3.i, ptr %wptr.i, align 8
  %23 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %count_dw.i, align 8
  %dec.i = add i32 %24, -1
  store i32 %dec.i, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i52 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i52, label %if.then.i53, label %amdgpu_ring_write.exit.amdgpu_ring_write.exit63_crit_edge

amdgpu_ring_write.exit.amdgpu_ring_write.exit63_crit_edge: ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit63

if.then.i53:                                      ; preds = %amdgpu_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit63

amdgpu_ring_write.exit63:                         ; preds = %if.then.i53, %amdgpu_ring_write.exit.amdgpu_ring_write.exit63_crit_edge
  %25 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %ring1.i, align 4
  %27 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %27)
  %28 = load i64, ptr %wptr.i, align 8
  %inc.i56 = add i64 %28, 1
  store i64 %inc.i56, ptr %wptr.i, align 8
  %29 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %buf_mask.i, align 8
  %31 = trunc i64 %28 to i32
  %idxprom.i58 = and i32 %30, %31
  %arrayidx.i59 = getelementptr i32, ptr %26, i32 %idxprom.i58
  %32 = ptrtoint ptr %arrayidx.i59 to i32
  call void @__asan_store4_noabort(i32 %32)
  store volatile i32 -2147483628, ptr %arrayidx.i59, align 4
  %33 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %33)
  %34 = load i64, ptr %ptr_mask.i, align 8
  %35 = load i64, ptr %wptr.i, align 8
  %and3.i61 = and i64 %35, %34
  store i64 %and3.i61, ptr %wptr.i, align 8
  %36 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %count_dw.i, align 8
  %dec.i62 = add i32 %37, -1
  store i32 %dec.i62, ptr %count_dw.i, align 8
  %scratch910 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 9, i32 10
  %38 = ptrtoint ptr %scratch910 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %scratch910, align 4
  %and11 = and i32 %39, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i62)
  %cmp.i65 = icmp slt i32 %dec.i62, 1
  br i1 %cmp.i65, label %if.then.i66, label %amdgpu_ring_write.exit63.amdgpu_ring_write.exit76_crit_edge

amdgpu_ring_write.exit63.amdgpu_ring_write.exit76_crit_edge: ; preds = %amdgpu_ring_write.exit63
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit76

if.then.i66:                                      ; preds = %amdgpu_ring_write.exit63
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit76

amdgpu_ring_write.exit76:                         ; preds = %if.then.i66, %amdgpu_ring_write.exit63.amdgpu_ring_write.exit76_crit_edge
  %40 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %ring1.i, align 4
  %42 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %wptr.i, align 8
  %inc.i69 = add i64 %43, 1
  store i64 %inc.i69, ptr %wptr.i, align 8
  %44 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %buf_mask.i, align 8
  %46 = trunc i64 %43 to i32
  %idxprom.i71 = and i32 %45, %46
  %arrayidx.i72 = getelementptr i32, ptr %41, i32 %idxprom.i71
  %47 = ptrtoint ptr %arrayidx.i72 to i32
  call void @__asan_store4_noabort(i32 %47)
  store volatile i32 %and11, ptr %arrayidx.i72, align 4
  %48 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %48)
  %49 = load i64, ptr %ptr_mask.i, align 8
  %50 = load i64, ptr %wptr.i, align 8
  %and3.i74 = and i64 %50, %49
  store i64 %and3.i74, ptr %wptr.i, align 8
  %51 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %count_dw.i, align 8
  %dec.i75 = add i32 %52, -1
  store i32 %dec.i75, ptr %count_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i75)
  %cmp.i78 = icmp slt i32 %dec.i75, 1
  br i1 %cmp.i78, label %if.then.i79, label %amdgpu_ring_write.exit76.amdgpu_ring_write.exit89_crit_edge

amdgpu_ring_write.exit76.amdgpu_ring_write.exit89_crit_edge: ; preds = %amdgpu_ring_write.exit76
  call void @__sanitizer_cov_trace_pc() #9
  br label %amdgpu_ring_write.exit89

if.then.i79:                                      ; preds = %amdgpu_ring_write.exit76
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1) #7
  br label %amdgpu_ring_write.exit89

amdgpu_ring_write.exit89:                         ; preds = %if.then.i79, %amdgpu_ring_write.exit76.amdgpu_ring_write.exit89_crit_edge
  %53 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %ring1.i, align 4
  %55 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %wptr.i, align 8
  %inc.i82 = add i64 %56, 1
  store i64 %inc.i82, ptr %wptr.i, align 8
  %57 = ptrtoint ptr %buf_mask.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %buf_mask.i, align 8
  %59 = trunc i64 %56 to i32
  %idxprom.i84 = and i32 %58, %59
  %arrayidx.i85 = getelementptr i32, ptr %54, i32 %idxprom.i84
  %60 = ptrtoint ptr %arrayidx.i85 to i32
  call void @__asan_store4_noabort(i32 %60)
  store volatile i32 -559038737, ptr %arrayidx.i85, align 4
  %61 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load8_noabort(i32 %61)
  %62 = load i64, ptr %ptr_mask.i, align 8
  %63 = load i64, ptr %wptr.i, align 8
  %and3.i87 = and i64 %63, %62
  store i64 %and3.i87, ptr %wptr.i, align 8
  %64 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %count_dw.i, align 8
  %dec.i88 = add i32 %65, -1
  store i32 %dec.i88, ptr %count_dw.i, align 8
  tail call void @amdgpu_ring_commit(ptr noundef %ring) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 11
  %66 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %usec_timeout, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %67)
  %cmp90.not = icmp eq i32 %67, 0
  br i1 %cmp90.not, label %amdgpu_ring_write.exit89.for.end_crit_edge, label %amdgpu_ring_write.exit89.for.body_crit_edge

amdgpu_ring_write.exit89.for.body_crit_edge:      ; preds = %amdgpu_ring_write.exit89
  br label %for.body

amdgpu_ring_write.exit89.for.end_crit_edge:       ; preds = %amdgpu_ring_write.exit89
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body:                                         ; preds = %if.end23.for.body_crit_edge, %amdgpu_ring_write.exit89.for.body_crit_edge
  %i.091 = phi i32 [ %inc, %if.end23.for.body_crit_edge ], [ 0, %amdgpu_ring_write.exit89.for.body_crit_edge ]
  %68 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %me, align 8
  %scratch919 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %69, i32 8, i32 10
  %70 = ptrtoint ptr %scratch919 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %scratch919, align 8
  %call20 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %71, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 -559038737, i32 %call20)
  %cmp21 = icmp eq i32 %call20, -559038737
  br i1 %cmp21, label %for.body.for.end_crit_edge, label %if.end23

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

if.end23:                                         ; preds = %for.body
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %72 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %72(i32 noundef 214748) #7
  %inc = add nuw i32 %i.091, 1
  %73 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %usec_timeout, align 8
  %cmp = icmp ult i32 %inc, %74
  br i1 %cmp, label %if.end23.for.body_crit_edge, label %if.end23.for.end_crit_edge

if.end23.for.end_crit_edge:                       ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

if.end23.for.body_crit_edge:                      ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %if.end23.for.end_crit_edge, %for.body.for.end_crit_edge, %amdgpu_ring_write.exit89.for.end_crit_edge
  %i.0.lcssa = phi i32 [ 0, %amdgpu_ring_write.exit89.for.end_crit_edge ], [ %i.091, %for.body.for.end_crit_edge ], [ %inc, %if.end23.for.end_crit_edge ]
  %75 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %usec_timeout, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %i.0.lcssa, i32 %76)
  %cmp25.not = icmp ult i32 %i.0.lcssa, %76
  %spec.select = select i1 %cmp25.not, i32 0, i32 -110
  br label %cleanup

cleanup:                                          ; preds = %for.end, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %spec.select, %for.end ], [ 0, %entry.cleanup_crit_edge ], [ %call, %if.end.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_device_wreg(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_alloc(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_commit(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_rreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_err(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_early_init(ptr nocapture noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %spec.select = select i1 %tobool.not, i32 2, i32 1
  %2 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %3 = ptrtoint ptr %2 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %spec.select, ptr %2, align 4
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 1
  %4 = ptrtoint ptr %funcs.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr @vcn_v2_0_dec_ring_vm_funcs, ptr %funcs.i, align 4
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.3) #10
  %5 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %6)
  %cmp5.not.i = icmp eq i32 %6, 0
  br i1 %cmp5.not.i, label %entry.vcn_v2_0_set_enc_ring_funcs.exit_crit_edge, label %entry.for.body.i_crit_edge

entry.for.body.i_crit_edge:                       ; preds = %entry
  br label %for.body.i

entry.vcn_v2_0_set_enc_ring_funcs.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_set_enc_ring_funcs.exit

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %entry.for.body.i_crit_edge
  %i.06.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %entry.for.body.i_crit_edge ]
  %funcs.i8 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.06.i, i32 1
  %7 = ptrtoint ptr %funcs.i8 to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr @vcn_v2_0_enc_ring_vm_funcs, ptr %funcs.i8, align 4
  %inc.i = add nuw i32 %i.06.i, 1
  %8 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %2, align 4
  %cmp.i = icmp ult i32 %inc.i, %9
  br i1 %cmp.i, label %for.body.i.for.body.i_crit_edge, label %for.body.i.vcn_v2_0_set_enc_ring_funcs.exit_crit_edge

for.body.i.vcn_v2_0_set_enc_ring_funcs.exit_crit_edge: ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_set_enc_ring_funcs.exit

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

vcn_v2_0_set_enc_ring_funcs.exit:                 ; preds = %for.body.i.vcn_v2_0_set_enc_ring_funcs.exit_crit_edge, %entry.vcn_v2_0_set_enc_ring_funcs.exit_crit_edge
  %call.i9 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.5) #10
  %10 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %2, align 4
  %add.i = add i32 %11, 1
  %irq.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 7
  %12 = ptrtoint ptr %irq.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %add.i, ptr %irq.i, align 4
  %funcs.i11 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 7, i32 2
  %13 = ptrtoint ptr %funcs.i11 to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr @vcn_v2_0_irq_funcs, ptr %funcs.i11, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_sw_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %irq = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 7
  %call = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef 16, i32 noundef 124, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %for.cond.preheader, label %entry.cleanup148_crit_edge

entry.cleanup148_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup148

for.cond.preheader:                               ; preds = %entry
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %0 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp227.not = icmp eq i32 %1, 0
  br i1 %cmp227.not, label %for.cond.preheader.for.end_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.cond:                                         ; preds = %for.body
  %inc = add nuw i32 %i.0228, 1
  %2 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_enc_rings, align 4
  %cmp = icmp ult i32 %inc, %3
  br i1 %cmp, label %for.cond.for.body_crit_edge, label %for.cond.for.end_crit_edge

for.cond.for.end_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0228 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %add = add i32 %i.0228, 119
  %call6 = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef 16, i32 noundef %add, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %for.cond, label %for.body.cleanup148_crit_edge

for.body.cleanup148_crit_edge:                    ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup148

for.end:                                          ; preds = %for.cond.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %call10 = tail call i32 @amdgpu_vcn_sw_init(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool11.not = icmp eq i32 %call10, 0
  br i1 %tobool11.not, label %if.end13, label %for.end.cleanup148_crit_edge

for.end.cleanup148_crit_edge:                     ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup148

if.end13:                                         ; preds = %for.end
  tail call void @amdgpu_vcn_setup_ucode(ptr noundef %handle) #7
  %call14 = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14)
  %tobool15.not = icmp eq i32 %call14, 0
  br i1 %tobool15.not, label %if.end17, label %if.end13.cleanup148_crit_edge

if.end13.cleanup148_crit_edge:                    ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup148

if.end17:                                         ; preds = %if.end13
  %ring_dec = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4
  %use_doorbell = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 24
  %4 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 1, ptr %use_doorbell, align 4
  %5 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 144, i32 16
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %5, align 4
  %shl = shl i32 %7, 1
  %doorbell_index21 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 23
  %8 = ptrtoint ptr %doorbell_index21 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %shl, ptr %doorbell_index21, align 8
  %name = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 29
  %9 = ptrtoint ptr %name to i32
  call void @__asan_storeN_noabort(i32 %9, i32 8)
  store i64 8530783475155165952, ptr %name, align 1
  %call28 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %ring_dec, i32 noundef 512, ptr noundef %irq, i32 noundef 0, i32 noundef 1, ptr noundef null) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.end31, label %if.end17.cleanup148_crit_edge

if.end17.cleanup148_crit_edge:                    ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup148

if.end31:                                         ; preds = %if.end17
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9
  %context_id = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 4
  %10 = ptrtoint ptr %context_id to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 509, ptr %context_id, align 4
  %ib_vmid = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 5
  %11 = ptrtoint ptr %ib_vmid to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 481, ptr %ib_vmid, align 4
  %ib_bar_low = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 6
  %12 = ptrtoint ptr %ib_bar_low to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 1447, ptr %ib_bar_low, align 4
  %ib_bar_high = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 7
  %13 = ptrtoint ptr %ib_bar_high to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 1446, ptr %ib_bar_high, align 4
  %ib_size = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 8
  %14 = ptrtoint ptr %ib_size to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 482, ptr %ib_size, align 4
  %gp_scratch8 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 9
  %15 = ptrtoint ptr %gp_scratch8 to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 1354, ptr %gp_scratch8, align 4
  %scratch9 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 10
  %16 = ptrtoint ptr %scratch9 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 49181, ptr %scratch9, align 4
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %17 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %arrayidx, align 8
  %arrayidx46 = getelementptr i32, ptr %18, i32 1
  %19 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx46, align 4
  %add47 = add i32 %20, 29
  %external = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8
  %scratch951 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 10
  %21 = ptrtoint ptr %scratch951 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %add47, ptr %scratch951, align 8
  %22 = ptrtoint ptr %internal to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 1284, ptr %internal, align 4
  %23 = load i32, ptr %arrayidx46, align 4
  %add58 = add i32 %23, 1412
  %24 = ptrtoint ptr %external to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %add58, ptr %external, align 8
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 1
  %25 = ptrtoint ptr %data1 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 1285, ptr %data1, align 4
  %26 = load i32, ptr %arrayidx46, align 4
  %add70 = add i32 %26, 1413
  %data175 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 1
  %27 = ptrtoint ptr %data175 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %add70, ptr %data175, align 4
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 2
  %28 = ptrtoint ptr %cmd to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 1283, ptr %cmd, align 4
  %29 = load i32, ptr %arrayidx46, align 4
  %add82 = add i32 %29, 1411
  %cmd87 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 2
  %30 = ptrtoint ptr %cmd87 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %add82, ptr %cmd87, align 8
  %nop = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 3
  %31 = ptrtoint ptr %nop to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 1343, ptr %nop, align 4
  %32 = load i32, ptr %arrayidx46, align 4
  %add94 = add i32 %32, 1471
  %nop99 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 8, i32 3
  %33 = ptrtoint ptr %nop99 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %add94, ptr %nop99, align 4
  %34 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %35)
  %cmp103229.not = icmp eq i32 %35, 0
  br i1 %cmp103229.not, label %if.end31.for.end139_crit_edge, label %for.body104.lr.ph

if.end31.for.end139_crit_edge:                    ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end139

for.body104.lr.ph:                                ; preds = %if.end31
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  br label %for.body104

for.cond100:                                      ; preds = %for.body104
  %inc138 = add nuw i32 %i.1230, 1
  %36 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %num_enc_rings, align 4
  %cmp103 = icmp ult i32 %inc138, %37
  br i1 %cmp103, label %for.cond100.for.body104_crit_edge, label %for.cond100.for.end139_crit_edge

for.cond100.for.end139_crit_edge:                 ; preds = %for.cond100
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end139

for.cond100.for.body104_crit_edge:                ; preds = %for.cond100
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body104

for.body104:                                      ; preds = %for.cond100.for.body104_crit_edge, %for.body104.lr.ph
  %i.1230 = phi i32 [ 0, %for.body104.lr.ph ], [ %inc138, %for.cond100.for.body104_crit_edge ]
  %call105 = tail call i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef %i.1230) #7
  %arrayidx109 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.1230
  %use_doorbell110 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.1230, i32 24
  %38 = ptrtoint ptr %use_doorbell110 to i32
  call void @__asan_store1_noabort(i32 %38)
  store i8 1, ptr %use_doorbell110, align 4
  %39 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %virt, align 8
  %and = and i32 %40, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool111.not = icmp eq i32 %and, 0
  %41 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %5, align 4
  %shl115 = shl i32 %42, 1
  %. = select i1 %tobool111.not, i32 2, i32 1
  %add122 = add i32 %i.1230, %.
  %add123 = add i32 %add122, %shl115
  %43 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.1230, i32 23
  %44 = ptrtoint ptr %43 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %add123, ptr %43, align 8
  %name126 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.1230, i32 29
  %call128 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %name126, ptr noundef nonnull @.str.10, i32 noundef %i.1230)
  %call133 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %arrayidx109, i32 noundef 512, ptr noundef %irq, i32 noundef 0, i32 noundef %call105, ptr noundef null) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call133)
  %tobool134.not = icmp eq i32 %call133, 0
  br i1 %tobool134.not, label %for.cond100, label %for.body104.cleanup148_crit_edge

for.body104.cleanup148_crit_edge:                 ; preds = %for.body104
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup148

for.end139:                                       ; preds = %for.cond100.for.end139_crit_edge, %if.end31.for.end139_crit_edge
  %pause_dpg_mode = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 14
  %45 = ptrtoint ptr %pause_dpg_mode to i32
  call void @__asan_store4_noabort(i32 %45)
  store ptr @vcn_v2_0_pause_dpg_mode, ptr %pause_dpg_mode, align 8
  %call141 = tail call i32 @amdgpu_virt_alloc_mm_table(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call141)
  %tobool142.not = icmp eq i32 %call141, 0
  br i1 %tobool142.not, label %if.end144, label %for.end139.cleanup148_crit_edge

for.end139.cleanup148_crit_edge:                  ; preds = %for.end139
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup148

if.end144:                                        ; preds = %for.end139
  call void @__sanitizer_cov_trace_pc() #9
  %fw_shared_cpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 15
  %46 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %48 = ptrtoint ptr %47 to i32
  call void @__asan_store4_noabort(i32 %48)
  store volatile i32 65536, ptr %47, align 4
  br label %cleanup148

cleanup148:                                       ; preds = %if.end144, %for.end139.cleanup148_crit_edge, %for.body104.cleanup148_crit_edge, %if.end17.cleanup148_crit_edge, %if.end13.cleanup148_crit_edge, %for.end.cleanup148_crit_edge, %for.body.cleanup148_crit_edge, %entry.cleanup148_crit_edge
  %retval.2 = phi i32 [ 0, %if.end144 ], [ %call, %entry.cleanup148_crit_edge ], [ %call10, %for.end.cleanup148_crit_edge ], [ %call14, %if.end13.cleanup148_crit_edge ], [ %call28, %if.end17.cleanup148_crit_edge ], [ %call141, %for.end139.cleanup148_crit_edge ], [ %call133, %for.body104.cleanup148_crit_edge ], [ %call6, %for.body.cleanup148_crit_edge ]
  ret i32 %retval.2
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_sw_fini(ptr noundef %handle) #0 align 64 {
entry:
  %idx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %idx) #7
  %0 = ptrtoint ptr %idx to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %idx, align 4, !annotation !120
  %fw_shared_cpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 15
  %1 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2
  %call1 = call zeroext i1 @drm_dev_enter(ptr noundef %ddev.i, ptr noundef nonnull %idx) #7
  br i1 %call1, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %3 = ptrtoint ptr %2 to i32
  call void @__asan_store4_noabort(i32 %3)
  store volatile i32 0, ptr %2, align 4
  %4 = ptrtoint ptr %idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %idx, align 4
  call void @drm_dev_exit(i32 noundef %5) #7
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  call void @amdgpu_virt_free_mm_table(ptr noundef %handle) #7
  %call2 = call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %if.end4, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end4:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %call5 = call i32 @amdgpu_vcn_sw_fini(ptr noundef %handle) #7
  br label %cleanup

cleanup:                                          ; preds = %if.end4, %if.end.cleanup_crit_edge
  %retval.0 = phi i32 [ %call5, %if.end4 ], [ %call2, %if.end.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %idx) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_hw_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %ring_dec = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 101, i32 4
  %0 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %funcs, align 8
  %vcn_doorbell_range = getelementptr inbounds %struct.amdgpu_nbio_funcs, ptr %1, i32 0, i32 11
  %2 = ptrtoint ptr %vcn_doorbell_range to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %vcn_doorbell_range, align 4
  %use_doorbell = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 24
  %4 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %use_doorbell, align 4, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool = icmp ne i8 %5, 0
  %doorbell_index = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 23
  %6 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %doorbell_index, align 8
  tail call void %3(ptr noundef %handle, i1 noundef zeroext %tobool, i32 noundef %7, i32 noundef 0) #7
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %8 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %virt, align 8
  %and = and i32 %9, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool1.not = icmp eq i32 %and, 0
  br i1 %tobool1.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  %cpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132, i32 8, i32 1
  %10 = ptrtoint ptr %cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %cpu_addr.i, align 4
  %vcn_table_offset.i = getelementptr inbounds %struct.mmsch_v2_0_init_header, ptr %11, i32 0, i32 3
  %12 = ptrtoint ptr %vcn_table_offset.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %vcn_table_offset.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %cmp.i = icmp eq i32 %13, 0
  br i1 %cmp.i, label %land.lhs.true.i, label %if.then.if.end301.i_crit_edge

if.then.if.end301.i_crit_edge:                    ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end301.i

land.lhs.true.i:                                  ; preds = %if.then
  %vcn_table_size.i = getelementptr inbounds %struct.mmsch_v2_0_init_header, ptr %11, i32 0, i32 4
  %14 = ptrtoint ptr %vcn_table_size.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %vcn_table_size.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp9.i = icmp eq i32 %15, 0
  br i1 %cmp9.i, label %if.then.i, label %land.lhs.true.i.if.end301.i_crit_edge

land.lhs.true.i.if.end301.i_crit_edge:            ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end301.i

if.then.i:                                        ; preds = %land.lhs.true.i
  %16 = ptrtoint ptr %11 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 131072, ptr %11, align 4
  %header_size.i = getelementptr inbounds %struct.mmsch_v2_0_init_header, ptr %11, i32 0, i32 1
  %17 = ptrtoint ptr %header_size.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 5, ptr %header_size.i, align 4
  %18 = ptrtoint ptr %vcn_table_offset.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 5, ptr %vcn_table_offset.i, align 4
  %add.ptr.i = getelementptr i32, ptr %11, i32 5
  %fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 2
  %19 = ptrtoint ptr %fw.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %fw.i, align 8
  %21 = ptrtoint ptr %20 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %20, align 4
  %add14.i = add i32 %22, 4099
  %and.i = and i32 %add14.i, -4096
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %23 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx16.i = getelementptr i32, ptr %24, i32 1
  %25 = ptrtoint ptr %arrayidx16.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %arrayidx16.i, align 4
  %add17.i = shl i32 %26, 4
  %bf.set.i.i = add i32 %add17.i, 9971
  %27 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_storeN_noabort(i32 %27, i32 4)
  store i32 %bf.set.i.i, ptr %add.ptr.i, align 1
  %direct_rd_mod_wt.sroa.8.0.add.ptr.sroa_idx.i = getelementptr i32, ptr %11, i32 6
  %28 = ptrtoint ptr %direct_rd_mod_wt.sroa.8.0.add.ptr.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %28, i32 4)
  store i32 4, ptr %direct_rd_mod_wt.sroa.8.0.add.ptr.sroa_idx.i, align 1
  %direct_rd_mod_wt.sroa.9.0.add.ptr.sroa_idx.i = getelementptr i32, ptr %11, i32 7
  %29 = ptrtoint ptr %direct_rd_mod_wt.sroa.9.0.add.ptr.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %29, i32 4)
  store i32 -1, ptr %direct_rd_mod_wt.sroa.9.0.add.ptr.sroa_idx.i, align 1
  %add.ptr18.i = getelementptr i32, ptr %11, i32 8
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %30 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %31)
  %cmp20.i = icmp eq i32 %31, 2
  %32 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx26.i = getelementptr i32, ptr %33, i32 1
  %34 = ptrtoint ptr %arrayidx26.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx26.i, align 4
  br i1 %cmp20.i, label %if.then21.i, label %if.else.i

if.then21.i:                                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  %tmr_mc_addr_lo.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 5
  %36 = ptrtoint ptr %tmr_mc_addr_lo.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %tmr_mc_addr_lo.i, align 8
  %add27.i = shl i32 %35, 4
  %bf.shl.i3.i = add i32 %add27.i, 25072
  %direct_wt.sroa.65.0.insert.ext.i = zext i32 %37 to i64
  %direct_wt.sroa.0.0.insert.ext.i = zext i32 %bf.shl.i3.i to i64
  %direct_wt.sroa.0.0.insert.shift.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext.i, 32
  %direct_wt.sroa.0.0.insert.insert.i = or i64 %direct_wt.sroa.0.0.insert.shift.i, %direct_wt.sroa.65.0.insert.ext.i
  %38 = ptrtoint ptr %add.ptr18.i to i32
  call void @__asan_storeN_noabort(i32 %38, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert.i, ptr %add.ptr18.i, align 1
  %39 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx36.i = getelementptr i32, ptr %40, i32 1
  %41 = ptrtoint ptr %arrayidx36.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx36.i, align 4
  %tmr_mc_addr_hi.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 6
  %43 = ptrtoint ptr %tmr_mc_addr_hi.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %tmr_mc_addr_hi.i, align 4
  %add37.i = shl i32 %42, 4
  %bf.shl.i7.i = add i32 %add37.i, 25056
  %direct_wt.sroa.65.0.insert.ext205.i = zext i32 %44 to i64
  %direct_wt.sroa.0.0.insert.ext110.i = zext i32 %bf.shl.i7.i to i64
  %direct_wt.sroa.0.0.insert.shift111.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext110.i, 32
  %direct_wt.sroa.0.0.insert.insert113.i = or i64 %direct_wt.sroa.0.0.insert.shift111.i, %direct_wt.sroa.65.0.insert.ext205.i
  br label %if.end.i

if.else.i:                                        ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  %gpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %45 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %45)
  %46 = load i64, ptr %gpu_addr.i, align 8
  %add48.i = shl i32 %35, 4
  %bf.shl.i12.i = add i32 %add48.i, 25072
  %direct_wt.sroa.65.0.insert.ext209.i = and i64 %46, 4294967295
  %direct_wt.sroa.0.0.insert.ext115.i = zext i32 %bf.shl.i12.i to i64
  %direct_wt.sroa.0.0.insert.shift116.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext115.i, 32
  %direct_wt.sroa.0.0.insert.insert118.i = or i64 %direct_wt.sroa.65.0.insert.ext209.i, %direct_wt.sroa.0.0.insert.shift116.i
  %47 = ptrtoint ptr %add.ptr18.i to i32
  call void @__asan_storeN_noabort(i32 %47, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert118.i, ptr %add.ptr18.i, align 1
  %48 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx57.i = getelementptr i32, ptr %49, i32 1
  %50 = ptrtoint ptr %arrayidx57.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx57.i, align 4
  %52 = load i64, ptr %gpu_addr.i, align 8
  %add58.i = shl i32 %51, 4
  %bf.shl.i17.i = add i32 %add58.i, 25056
  %direct_wt.sroa.0.0.insert.ext120.i = zext i32 %bf.shl.i17.i to i64
  %direct_wt.sroa.0.0.insert.insert123.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext120.i, i64 %52, i64 32) #7
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then21.i
  %direct_wt.sroa.0.0.insert.insert123.sink.i = phi i64 [ %direct_wt.sroa.0.0.insert.insert113.i, %if.then21.i ], [ %direct_wt.sroa.0.0.insert.insert123.i, %if.else.i ]
  %direct_wt.sroa.0.0.i = phi i32 [ %bf.shl.i7.i, %if.then21.i ], [ %bf.shl.i17.i, %if.else.i ]
  %offset.0.i = phi i32 [ 0, %if.then21.i ], [ %and.i, %if.else.i ]
  %53 = getelementptr i32, ptr %11, i32 10
  %54 = ptrtoint ptr %53 to i32
  call void @__asan_storeN_noabort(i32 %54, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert123.sink.i, ptr %53, align 1
  %init_table.0.i = getelementptr i32, ptr %11, i32 12
  %55 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx71.i = getelementptr i32, ptr %56, i32 1
  %57 = ptrtoint ptr %arrayidx71.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %arrayidx71.i, align 4
  %add72.i = shl i32 %58, 4
  %bf.shl.i22.i = add i32 %add72.i, 9248
  %bf.clear.i23.i = and i32 %direct_wt.sroa.0.0.i, 15
  %bf.set.i24.i = or i32 %bf.shl.i22.i, %bf.clear.i23.i
  %direct_wt.sroa.0.0.insert.ext125.i = zext i32 %bf.set.i24.i to i64
  %direct_wt.sroa.0.0.insert.shift126.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext125.i, 32
  %59 = ptrtoint ptr %init_table.0.i to i32
  call void @__asan_storeN_noabort(i32 %59, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.shift126.i, ptr %init_table.0.i, align 1
  %add.ptr73.i = getelementptr i32, ptr %11, i32 14
  %60 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx79.i = getelementptr i32, ptr %60, i32 1
  %61 = ptrtoint ptr %arrayidx79.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %arrayidx79.i, align 4
  %add80.i = shl i32 %62, 4
  %bf.shl.i27.i = add i32 %add80.i, 9264
  %bf.set.i29.i = or i32 %bf.shl.i27.i, %bf.clear.i23.i
  %direct_wt.sroa.65.0.insert.ext221.i = zext i32 %and.i to i64
  %direct_wt.sroa.0.0.insert.ext130.i = zext i32 %bf.set.i29.i to i64
  %direct_wt.sroa.0.0.insert.shift131.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext130.i, 32
  %direct_wt.sroa.0.0.insert.insert133.i = or i64 %direct_wt.sroa.0.0.insert.shift131.i, %direct_wt.sroa.65.0.insert.ext221.i
  %63 = ptrtoint ptr %add.ptr73.i to i32
  call void @__asan_storeN_noabort(i32 %63, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert133.i, ptr %add.ptr73.i, align 1
  %add.ptr81.i = getelementptr i32, ptr %11, i32 16
  %64 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx87.i = getelementptr i32, ptr %64, i32 1
  %65 = ptrtoint ptr %arrayidx87.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %arrayidx87.i, align 4
  %gpu_addr92.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %67 = ptrtoint ptr %gpu_addr92.i to i32
  call void @__asan_load8_noabort(i32 %67)
  %68 = load i64, ptr %gpu_addr92.i, align 8
  %conv93.i = zext i32 %offset.0.i to i64
  %69 = trunc i64 %68 to i32
  %conv96.i = add i32 %offset.0.i, %69
  %add88.i = shl i32 %66, 4
  %bf.shl.i32.i = add i32 %add88.i, 23232
  %bf.set.i34.i = or i32 %bf.shl.i32.i, %bf.clear.i23.i
  %direct_wt.sroa.65.0.insert.ext225.i = zext i32 %conv96.i to i64
  %direct_wt.sroa.0.0.insert.ext135.i = zext i32 %bf.set.i34.i to i64
  %direct_wt.sroa.0.0.insert.shift136.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext135.i, 32
  %direct_wt.sroa.0.0.insert.insert138.i = or i64 %direct_wt.sroa.0.0.insert.shift136.i, %direct_wt.sroa.65.0.insert.ext225.i
  %70 = ptrtoint ptr %add.ptr81.i to i32
  call void @__asan_storeN_noabort(i32 %70, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert138.i, ptr %add.ptr81.i, align 1
  %add.ptr97.i = getelementptr i32, ptr %11, i32 18
  %71 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx103.i = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx103.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx103.i, align 4
  %74 = load i64, ptr %gpu_addr92.i, align 8
  %add110.i = add i64 %74, %conv93.i
  %add104.i = shl i32 %73, 4
  %bf.shl.i37.i = add i32 %add104.i, 23248
  %bf.set.i39.i = or i32 %bf.shl.i37.i, %bf.clear.i23.i
  %direct_wt.sroa.0.0.insert.ext140.i = zext i32 %bf.set.i39.i to i64
  %direct_wt.sroa.0.0.insert.insert143.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext140.i, i64 %add110.i, i64 32) #7
  %75 = ptrtoint ptr %add.ptr97.i to i32
  call void @__asan_storeN_noabort(i32 %75, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert143.i, ptr %add.ptr97.i, align 1
  %add.ptr114.i = getelementptr i32, ptr %11, i32 20
  %76 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx120.i = getelementptr i32, ptr %77, i32 1
  %78 = ptrtoint ptr %arrayidx120.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx120.i, align 4
  %add121.i = shl i32 %79, 4
  %bf.shl.i42.i = add i32 %add121.i, 9280
  %bf.set.i44.i = or i32 %bf.shl.i42.i, %bf.clear.i23.i
  %direct_wt.sroa.0.0.insert.ext145.i = zext i32 %bf.set.i44.i to i64
  %direct_wt.sroa.0.0.insert.shift146.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext145.i, 32
  %80 = ptrtoint ptr %add.ptr114.i to i32
  call void @__asan_storeN_noabort(i32 %80, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.shift146.i, ptr %add.ptr114.i, align 1
  %add.ptr122.i = getelementptr i32, ptr %11, i32 22
  %81 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx128.i = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx128.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx128.i, align 4
  %add129.i = shl i32 %83, 4
  %bf.shl.i47.i = add i32 %add129.i, 9296
  %bf.set.i49.i = or i32 %bf.shl.i47.i, %bf.clear.i23.i
  %direct_wt.sroa.0.0.insert.ext150.i = zext i32 %bf.set.i49.i to i64
  %direct_wt.sroa.0.0.insert.shift151.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext150.i, 32
  %direct_wt.sroa.0.0.insert.insert153.i = or i64 %direct_wt.sroa.0.0.insert.shift151.i, 131072
  %84 = ptrtoint ptr %add.ptr122.i to i32
  call void @__asan_storeN_noabort(i32 %84, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert153.i, ptr %add.ptr122.i, align 1
  %add.ptr130.i = getelementptr i32, ptr %11, i32 24
  %85 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx136.i = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx136.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx136.i, align 4
  %88 = ptrtoint ptr %gpu_addr92.i to i32
  call void @__asan_load8_noabort(i32 %88)
  %89 = load i64, ptr %gpu_addr92.i, align 8
  %90 = trunc i64 %89 to i32
  %91 = add i32 %offset.0.i, 131072
  %conv146.i = add i32 %91, %90
  %add137.i = shl i32 %87, 4
  %bf.shl.i52.i = add i32 %add137.i, 23296
  %bf.set.i54.i = or i32 %bf.shl.i52.i, %bf.clear.i23.i
  %direct_wt.sroa.65.0.insert.ext241.i = zext i32 %conv146.i to i64
  %direct_wt.sroa.0.0.insert.ext155.i = zext i32 %bf.set.i54.i to i64
  %direct_wt.sroa.0.0.insert.shift156.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext155.i, 32
  %direct_wt.sroa.0.0.insert.insert158.i = or i64 %direct_wt.sroa.0.0.insert.shift156.i, %direct_wt.sroa.65.0.insert.ext241.i
  %92 = ptrtoint ptr %add.ptr130.i to i32
  call void @__asan_storeN_noabort(i32 %92, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert158.i, ptr %add.ptr130.i, align 1
  %add.ptr147.i = getelementptr i32, ptr %11, i32 26
  %93 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx153.i = getelementptr i32, ptr %93, i32 1
  %94 = ptrtoint ptr %arrayidx153.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %arrayidx153.i, align 4
  %96 = load i64, ptr %gpu_addr92.i, align 8
  %add160.i = add nuw nsw i64 %conv93.i, 131072
  %add161.i = add i64 %add160.i, %96
  %add154.i = shl i32 %95, 4
  %bf.shl.i57.i = add i32 %add154.i, 23312
  %bf.set.i59.i = or i32 %bf.shl.i57.i, %bf.clear.i23.i
  %direct_wt.sroa.0.0.insert.ext160.i = zext i32 %bf.set.i59.i to i64
  %direct_wt.sroa.0.0.insert.insert163.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext160.i, i64 %add161.i, i64 32) #7
  %97 = ptrtoint ptr %add.ptr147.i to i32
  call void @__asan_storeN_noabort(i32 %97, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert163.i, ptr %add.ptr147.i, align 1
  %add.ptr165.i = getelementptr i32, ptr %11, i32 28
  %98 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx171.i = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx171.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx171.i, align 4
  %add172.i = shl i32 %101, 4
  %bf.shl.i62.i = add i32 %add172.i, 9312
  %bf.set.i64.i = or i32 %bf.shl.i62.i, %bf.clear.i23.i
  %direct_wt.sroa.0.0.insert.ext165.i = zext i32 %bf.set.i64.i to i64
  %direct_wt.sroa.0.0.insert.shift166.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext165.i, 32
  %102 = ptrtoint ptr %add.ptr165.i to i32
  call void @__asan_storeN_noabort(i32 %102, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.shift166.i, ptr %add.ptr165.i, align 1
  %add.ptr173.i = getelementptr i32, ptr %11, i32 30
  %103 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx179.i = getelementptr i32, ptr %103, i32 1
  %104 = ptrtoint ptr %arrayidx179.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %arrayidx179.i, align 4
  %add180.i = shl i32 %105, 4
  %bf.shl.i67.i = add i32 %add180.i, 9328
  %bf.set.i69.i = or i32 %bf.shl.i67.i, %bf.clear.i23.i
  %direct_wt.sroa.0.0.insert.ext170.i = zext i32 %bf.set.i69.i to i64
  %direct_wt.sroa.0.0.insert.shift171.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext170.i, 32
  %direct_wt.sroa.0.0.insert.insert173.i = or i64 %direct_wt.sroa.0.0.insert.shift171.i, 524288
  %106 = ptrtoint ptr %add.ptr173.i to i32
  call void @__asan_storeN_noabort(i32 %106, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert173.i, ptr %add.ptr173.i, align 1
  %add.ptr181.i = getelementptr i32, ptr %11, i32 32
  %num_enc_rings.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %107 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %num_enc_rings.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %108)
  %cmp184280.not.i = icmp eq i32 %108, 0
  br i1 %cmp184280.not.i, label %if.end.i.for.end.i_crit_edge, label %if.end.i.for.body.i_crit_edge

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  br label %for.body.i

if.end.i.for.end.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %if.end.i.for.body.i_crit_edge
  %init_table.1284.i = phi ptr [ %add.ptr219.i, %for.body.i.for.body.i_crit_edge ], [ %add.ptr181.i, %if.end.i.for.body.i_crit_edge ]
  %table_size.1283.i = phi i32 [ %phi.bo.i, %for.body.i.for.body.i_crit_edge ], [ 29, %if.end.i.for.body.i_crit_edge ]
  %r.0282.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %if.end.i.for.body.i_crit_edge ]
  %direct_wt.sroa.0.1281.i = phi i32 [ %bf.set.i84.i, %for.body.i.for.body.i_crit_edge ], [ %bf.set.i69.i, %if.end.i.for.body.i_crit_edge ]
  %wptr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %r.0282.i, i32 7
  %109 = ptrtoint ptr %wptr.i to i32
  call void @__asan_store8_noabort(i32 %109)
  store i64 0, ptr %wptr.i, align 8
  %110 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx194.i = getelementptr i32, ptr %111, i32 1
  %112 = ptrtoint ptr %arrayidx194.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %arrayidx194.i, align 4
  %gpu_addr196.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %r.0282.i, i32 12
  %114 = ptrtoint ptr %gpu_addr196.i to i32
  call void @__asan_load8_noabort(i32 %114)
  %115 = load i64, ptr %gpu_addr196.i, align 8
  %add195.i = shl i32 %113, 4
  %bf.shl.i72.i = add i32 %add195.i, 24160
  %bf.clear.i73.i = and i32 %direct_wt.sroa.0.1281.i, 15
  %bf.set.i74.i = or i32 %bf.shl.i72.i, %bf.clear.i73.i
  %direct_wt.sroa.65.0.insert.ext257.i = and i64 %115, 4294967295
  %direct_wt.sroa.0.0.insert.ext175.i = zext i32 %bf.set.i74.i to i64
  %direct_wt.sroa.0.0.insert.shift176.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext175.i, 32
  %direct_wt.sroa.0.0.insert.insert178.i = or i64 %direct_wt.sroa.0.0.insert.shift176.i, %direct_wt.sroa.65.0.insert.ext257.i
  %116 = ptrtoint ptr %init_table.1284.i to i32
  call void @__asan_storeN_noabort(i32 %116, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert178.i, ptr %init_table.1284.i, align 1
  %add.ptr199.i = getelementptr i32, ptr %init_table.1284.i, i32 2
  %117 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx205.i = getelementptr i32, ptr %117, i32 1
  %118 = ptrtoint ptr %arrayidx205.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %arrayidx205.i, align 4
  %120 = load i64, ptr %gpu_addr196.i, align 8
  %add206.i = shl i32 %119, 4
  %bf.shl.i77.i = add i32 %add206.i, 24176
  %bf.set.i79.i = or i32 %bf.shl.i77.i, %bf.clear.i73.i
  %direct_wt.sroa.0.0.insert.ext180.i = zext i32 %bf.set.i79.i to i64
  %direct_wt.sroa.0.0.insert.insert183.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext180.i, i64 %120, i64 32) #7
  %121 = ptrtoint ptr %add.ptr199.i to i32
  call void @__asan_storeN_noabort(i32 %121, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert183.i, ptr %add.ptr199.i, align 1
  %add.ptr211.i = getelementptr i32, ptr %init_table.1284.i, i32 4
  %122 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx217.i = getelementptr i32, ptr %123, i32 1
  %124 = ptrtoint ptr %arrayidx217.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx217.i, align 4
  %ring_size.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %r.0282.i, i32 9
  %126 = ptrtoint ptr %ring_size.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %ring_size.i, align 8
  %div1.i = lshr i32 %127, 2
  %add218.i = shl i32 %125, 4
  %bf.shl.i82.i = add i32 %add218.i, 24192
  %bf.set.i84.i = or i32 %bf.shl.i82.i, %bf.clear.i73.i
  %direct_wt.sroa.65.0.insert.ext265.i = zext i32 %div1.i to i64
  %direct_wt.sroa.0.0.insert.ext185.i = zext i32 %bf.set.i84.i to i64
  %direct_wt.sroa.0.0.insert.shift186.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext185.i, 32
  %direct_wt.sroa.0.0.insert.insert188.i = or i64 %direct_wt.sroa.0.0.insert.shift186.i, %direct_wt.sroa.65.0.insert.ext265.i
  %128 = ptrtoint ptr %add.ptr211.i to i32
  call void @__asan_storeN_noabort(i32 %128, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert188.i, ptr %add.ptr211.i, align 1
  %add.ptr219.i = getelementptr i32, ptr %init_table.1284.i, i32 6
  %inc.i = add nuw i32 %r.0282.i, 1
  %phi.bo.i = add i32 %table_size.1283.i, 6
  %129 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %num_enc_rings.i, align 4
  %cmp184.i = icmp ult i32 %inc.i, %130
  br i1 %cmp184.i, label %for.body.i.for.body.i_crit_edge, label %for.body.i.for.end.i_crit_edge

for.body.i.for.end.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

for.end.i:                                        ; preds = %for.body.i.for.end.i_crit_edge, %if.end.i.for.end.i_crit_edge
  %direct_wt.sroa.0.1.lcssa.i = phi i32 [ %bf.set.i69.i, %if.end.i.for.end.i_crit_edge ], [ %bf.set.i84.i, %for.body.i.for.end.i_crit_edge ]
  %table_size.1.lcssa.i = phi i32 [ 29, %if.end.i.for.end.i_crit_edge ], [ %phi.bo.i, %for.body.i.for.end.i_crit_edge ]
  %init_table.1.lcssa.i = phi ptr [ %add.ptr181.i, %if.end.i.for.end.i_crit_edge ], [ %add.ptr219.i, %for.body.i.for.end.i_crit_edge ]
  %wptr224.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 7
  %131 = ptrtoint ptr %wptr224.i to i32
  call void @__asan_store8_noabort(i32 %131)
  store i64 0, ptr %wptr224.i, align 8
  %132 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx229.i = getelementptr i32, ptr %133, i32 1
  %134 = ptrtoint ptr %arrayidx229.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %arrayidx229.i, align 4
  %gpu_addr231.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %136 = ptrtoint ptr %gpu_addr231.i to i32
  call void @__asan_load8_noabort(i32 %136)
  %137 = load i64, ptr %gpu_addr231.i, align 8
  %add230.i = shl i32 %135, 4
  %bf.shl.i87.i = add i32 %add230.i, 25232
  %bf.clear.i88.i = and i32 %direct_wt.sroa.0.1.lcssa.i, 15
  %bf.set.i89.i = or i32 %bf.shl.i87.i, %bf.clear.i88.i
  %direct_wt.sroa.65.0.insert.ext269.i = and i64 %137, 4294967295
  %direct_wt.sroa.0.0.insert.ext190.i = zext i32 %bf.set.i89.i to i64
  %direct_wt.sroa.0.0.insert.shift191.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext190.i, 32
  %direct_wt.sroa.0.0.insert.insert193.i = or i64 %direct_wt.sroa.0.0.insert.shift191.i, %direct_wt.sroa.65.0.insert.ext269.i
  %138 = ptrtoint ptr %init_table.1.lcssa.i to i32
  call void @__asan_storeN_noabort(i32 %138, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert193.i, ptr %init_table.1.lcssa.i, align 1
  %add.ptr234.i = getelementptr i32, ptr %init_table.1.lcssa.i, i32 2
  %139 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx240.i = getelementptr i32, ptr %139, i32 1
  %140 = ptrtoint ptr %arrayidx240.i to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %arrayidx240.i, align 4
  %142 = load i64, ptr %gpu_addr231.i, align 8
  %add241.i = shl i32 %141, 4
  %bf.shl.i92.i = add i32 %add241.i, 25216
  %bf.set.i94.i = or i32 %bf.shl.i92.i, %bf.clear.i88.i
  %direct_wt.sroa.0.0.insert.ext195.i = zext i32 %bf.set.i94.i to i64
  %direct_wt.sroa.0.0.insert.insert198.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext195.i, i64 %142, i64 32) #7
  %143 = ptrtoint ptr %add.ptr234.i to i32
  call void @__asan_storeN_noabort(i32 %143, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert198.i, ptr %add.ptr234.i, align 1
  %add.ptr246.i = getelementptr i32, ptr %init_table.1.lcssa.i, i32 4
  %ring_size248.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 9
  %144 = ptrtoint ptr %ring_size248.i to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %ring_size248.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %145)
  %cmp.i.i = icmp ugt i32 %145, 1
  %sub.i96.i = add i32 %145, -1
  %146 = tail call i32 @llvm.ctlz.i32(i32 %sub.i96.i, i1 false) #7, !range !122
  %add.i.i = sub nsw i32 0, %146
  %add.i.i.op = and i32 %add.i.i, 31
  %add.i.i.op.op = or i32 %add.i.i.op, 285278464
  %or289.i = select i1 %cmp.i.i, i32 %add.i.i.op.op, i32 285278464
  %147 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load ptr, ptr %arrayidx.i, align 4
  %arrayidx294.i = getelementptr i32, ptr %148, i32 1
  %149 = ptrtoint ptr %arrayidx294.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %arrayidx294.i, align 4
  %add295.i = shl i32 %150, 4
  %bf.shl.i98.i = add i32 %add295.i, 9872
  %bf.set.i100.i = or i32 %bf.shl.i98.i, %bf.clear.i88.i
  %direct_wt.sroa.65.0.insert.ext277.i = zext i32 %or289.i to i64
  %direct_wt.sroa.0.0.insert.ext200.i = zext i32 %bf.set.i100.i to i64
  %direct_wt.sroa.0.0.insert.shift201.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext200.i, 32
  %direct_wt.sroa.0.0.insert.insert203.i = or i64 %direct_wt.sroa.0.0.insert.shift201.i, %direct_wt.sroa.65.0.insert.ext277.i
  %151 = ptrtoint ptr %add.ptr246.i to i32
  call void @__asan_storeN_noabort(i32 %151, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert203.i, ptr %add.ptr246.i, align 1
  %add.ptr296.i = getelementptr i32, ptr %init_table.1.lcssa.i, i32 6
  %152 = ptrtoint ptr %add.ptr296.i to i32
  call void @__asan_storeN_noabort(i32 %152, i32 4)
  store i32 15, ptr %add.ptr296.i, align 1
  %add299.i = add i32 %table_size.1.lcssa.i, 5
  %153 = ptrtoint ptr %vcn_table_size.i to i32
  call void @__asan_store4_noabort(i32 %153)
  store i32 %add299.i, ptr %vcn_table_size.i, align 4
  br label %if.end301.i

if.end301.i:                                      ; preds = %for.end.i, %land.lhs.true.i.if.end301.i_crit_edge, %if.then.if.end301.i_crit_edge
  %gpu_addr.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132, i32 8, i32 2
  %154 = ptrtoint ptr %gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %154)
  %155 = load i64, ptr %gpu_addr.i.i, align 8
  %156 = ptrtoint ptr %cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %cpu_addr.i, align 4
  %header_size.i.i = getelementptr inbounds %struct.mmsch_v2_0_init_header, ptr %157, i32 0, i32 1
  %158 = ptrtoint ptr %header_size.i.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %header_size.i.i, align 4
  %vcn_table_size.i.i = getelementptr inbounds %struct.mmsch_v2_0_init_header, ptr %157, i32 0, i32 4
  %160 = ptrtoint ptr %vcn_table_size.i.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %vcn_table_size.i.i, align 4
  %add.i102.i = add i32 %161, %159
  %162 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %virt, align 8
  %and.i.i = and i32 %163, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i, label %if.end301.i.cond.false.i104.i_crit_edge, label %land.lhs.true.i.i

if.end301.i.cond.false.i104.i_crit_edge:          ; preds = %if.end301.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i104.i

land.lhs.true.i.i:                                ; preds = %if.end301.i
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %164 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %funcs.i.i, align 4
  %tobool1.not.i.i = icmp eq ptr %165, null
  br i1 %tobool1.not.i.i, label %land.lhs.true.i.i.cond.false.i104.i_crit_edge, label %land.lhs.true2.i.i

land.lhs.true.i.i.cond.false.i104.i_crit_edge:    ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i104.i

land.lhs.true2.i.i:                               ; preds = %land.lhs.true.i.i
  %sriov_wreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %165, i32 0, i32 12
  %166 = ptrtoint ptr %sriov_wreg.i.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %sriov_wreg.i.i, align 4
  %tobool6.not.i.i = icmp eq ptr %167, null
  br i1 %tobool6.not.i.i, label %land.lhs.true2.i.i.cond.false.i104.i_crit_edge, label %cond.true.i103.i

land.lhs.true2.i.i.cond.false.i104.i_crit_edge:   ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i104.i

cond.true.i103.i:                                 ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %168 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx.i.i, align 8
  %170 = ptrtoint ptr %169 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %169, align 4
  %add13.i.i = add i32 %171, 12
  %conv.i.i = trunc i64 %155 to i32
  tail call void %167(ptr noundef %handle, i32 noundef %add13.i.i, i32 noundef %conv.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i

cond.false.i104.i:                                ; preds = %land.lhs.true2.i.i.cond.false.i104.i_crit_edge, %land.lhs.true.i.i.cond.false.i104.i_crit_edge, %if.end301.i.cond.false.i104.i_crit_edge
  %arrayidx16.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %172 = ptrtoint ptr %arrayidx16.i.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %arrayidx16.i.i, align 8
  %174 = ptrtoint ptr %173 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %173, align 4
  %add19.i.i = add i32 %175, 12
  %conv21.i.i = trunc i64 %155 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add19.i.i, i32 noundef %conv21.i.i, i32 noundef 0) #7
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %cond.false.i104.i, %cond.true.i103.i
  %176 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %virt, align 8
  %and24.i.i = and i32 %177, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and24.i.i)
  %tobool25.not.i.i = icmp eq i32 %and24.i.i, 0
  br i1 %tobool25.not.i.i, label %cond.end.i.i.cond.false49.i.i_crit_edge, label %land.lhs.true26.i.i

cond.end.i.i.cond.false49.i.i_crit_edge:          ; preds = %cond.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false49.i.i

land.lhs.true26.i.i:                              ; preds = %cond.end.i.i
  %funcs29.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %178 = ptrtoint ptr %funcs29.i.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %funcs29.i.i, align 4
  %tobool30.not.i.i = icmp eq ptr %179, null
  br i1 %tobool30.not.i.i, label %land.lhs.true26.i.i.cond.false49.i.i_crit_edge, label %land.lhs.true31.i.i

land.lhs.true26.i.i.cond.false49.i.i_crit_edge:   ; preds = %land.lhs.true26.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false49.i.i

land.lhs.true31.i.i:                              ; preds = %land.lhs.true26.i.i
  %sriov_wreg35.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %179, i32 0, i32 12
  %180 = ptrtoint ptr %sriov_wreg35.i.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %sriov_wreg35.i.i, align 4
  %tobool36.not.i.i = icmp eq ptr %181, null
  br i1 %tobool36.not.i.i, label %land.lhs.true31.i.i.cond.false49.i.i_crit_edge, label %cond.true37.i.i

land.lhs.true31.i.i.cond.false49.i.i_crit_edge:   ; preds = %land.lhs.true31.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false49.i.i

cond.true37.i.i:                                  ; preds = %land.lhs.true31.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx43.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %182 = ptrtoint ptr %arrayidx43.i.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %arrayidx43.i.i, align 8
  %184 = ptrtoint ptr %183 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %183, align 4
  %add46.i.i = add i32 %185, 13
  %shr.i.i = lshr i64 %155, 32
  %conv48.i.i = trunc i64 %shr.i.i to i32
  tail call void %181(ptr noundef %handle, i32 noundef %add46.i.i, i32 noundef %conv48.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end58.i.i

cond.false49.i.i:                                 ; preds = %land.lhs.true31.i.i.cond.false49.i.i_crit_edge, %land.lhs.true26.i.i.cond.false49.i.i_crit_edge, %cond.end.i.i.cond.false49.i.i_crit_edge
  %arrayidx51.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %186 = ptrtoint ptr %arrayidx51.i.i to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %arrayidx51.i.i, align 8
  %188 = ptrtoint ptr %187 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %187, align 4
  %add54.i.i = add i32 %189, 13
  %shr55.i.i = lshr i64 %155, 32
  %conv57.i.i = trunc i64 %shr55.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add54.i.i, i32 noundef %conv57.i.i, i32 noundef 0) #7
  br label %cond.end58.i.i

cond.end58.i.i:                                   ; preds = %cond.false49.i.i, %cond.true37.i.i
  %190 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %virt, align 8
  %and61.i.i = and i32 %191, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and61.i.i)
  %tobool62.not.i.i = icmp eq i32 %and61.i.i, 0
  br i1 %tobool62.not.i.i, label %cond.end58.i.i.cond.false83.i.i_crit_edge, label %land.lhs.true63.i.i

cond.end58.i.i.cond.false83.i.i_crit_edge:        ; preds = %cond.end58.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83.i.i

land.lhs.true63.i.i:                              ; preds = %cond.end58.i.i
  %funcs66.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %192 = ptrtoint ptr %funcs66.i.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %funcs66.i.i, align 4
  %tobool67.not.i.i = icmp eq ptr %193, null
  br i1 %tobool67.not.i.i, label %land.lhs.true63.i.i.cond.false83.i.i_crit_edge, label %land.lhs.true68.i.i

land.lhs.true63.i.i.cond.false83.i.i_crit_edge:   ; preds = %land.lhs.true63.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83.i.i

land.lhs.true68.i.i:                              ; preds = %land.lhs.true63.i.i
  %sriov_rreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %193, i32 0, i32 13
  %194 = ptrtoint ptr %sriov_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %sriov_rreg.i.i, align 4
  %tobool72.not.i.i = icmp eq ptr %195, null
  br i1 %tobool72.not.i.i, label %land.lhs.true68.i.i.cond.false83.i.i_crit_edge, label %cond.true73.i.i

land.lhs.true68.i.i.cond.false83.i.i_crit_edge:   ; preds = %land.lhs.true68.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83.i.i

cond.true73.i.i:                                  ; preds = %land.lhs.true68.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx79.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %196 = ptrtoint ptr %arrayidx79.i.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %arrayidx79.i.i, align 8
  %198 = ptrtoint ptr %197 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %197, align 4
  %add82.i.i = add i32 %199, 11
  %call.i.i = tail call i32 %195(ptr noundef %handle, i32 noundef %add82.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end90.i.i

cond.false83.i.i:                                 ; preds = %land.lhs.true68.i.i.cond.false83.i.i_crit_edge, %land.lhs.true63.i.i.cond.false83.i.i_crit_edge, %cond.end58.i.i.cond.false83.i.i_crit_edge
  %arrayidx85.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %200 = ptrtoint ptr %arrayidx85.i.i to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %arrayidx85.i.i, align 8
  %202 = ptrtoint ptr %201 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load i32, ptr %201, align 4
  %add88.i.i = add i32 %203, 11
  %call89.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add88.i.i, i32 noundef 0) #7
  br label %cond.end90.i.i

cond.end90.i.i:                                   ; preds = %cond.false83.i.i, %cond.true73.i.i
  %cond.i.i = phi i32 [ %call.i.i, %cond.true73.i.i ], [ %call89.i.i, %cond.false83.i.i ]
  %and91.i.i = and i32 %cond.i.i, -32
  %204 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %virt, align 8
  %and94.i.i = and i32 %205, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and94.i.i)
  %tobool95.not.i.i = icmp eq i32 %and94.i.i, 0
  br i1 %tobool95.not.i.i, label %cond.end90.i.i.cond.false117.i.i_crit_edge, label %land.lhs.true96.i.i

cond.end90.i.i.cond.false117.i.i_crit_edge:       ; preds = %cond.end90.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i.i

land.lhs.true96.i.i:                              ; preds = %cond.end90.i.i
  %funcs99.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %206 = ptrtoint ptr %funcs99.i.i to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %funcs99.i.i, align 4
  %tobool100.not.i.i = icmp eq ptr %207, null
  br i1 %tobool100.not.i.i, label %land.lhs.true96.i.i.cond.false117.i.i_crit_edge, label %land.lhs.true101.i.i

land.lhs.true96.i.i.cond.false117.i.i_crit_edge:  ; preds = %land.lhs.true96.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i.i

land.lhs.true101.i.i:                             ; preds = %land.lhs.true96.i.i
  %sriov_wreg105.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %207, i32 0, i32 12
  %208 = ptrtoint ptr %sriov_wreg105.i.i to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %sriov_wreg105.i.i, align 4
  %tobool106.not.i.i = icmp eq ptr %209, null
  br i1 %tobool106.not.i.i, label %land.lhs.true101.i.i.cond.false117.i.i_crit_edge, label %cond.true107.i.i

land.lhs.true101.i.i.cond.false117.i.i_crit_edge: ; preds = %land.lhs.true101.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i.i

cond.true107.i.i:                                 ; preds = %land.lhs.true101.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx113.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %210 = ptrtoint ptr %arrayidx113.i.i to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %arrayidx113.i.i, align 8
  %212 = ptrtoint ptr %211 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %211, align 4
  %add116.i.i = add i32 %213, 11
  tail call void %209(ptr noundef %handle, i32 noundef %add116.i.i, i32 noundef %and91.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end123.i.i

cond.false117.i.i:                                ; preds = %land.lhs.true101.i.i.cond.false117.i.i_crit_edge, %land.lhs.true96.i.i.cond.false117.i.i_crit_edge, %cond.end90.i.i.cond.false117.i.i_crit_edge
  %arrayidx119.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %214 = ptrtoint ptr %arrayidx119.i.i to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %arrayidx119.i.i, align 8
  %216 = ptrtoint ptr %215 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %215, align 4
  %add122.i.i = add i32 %217, 11
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add122.i.i, i32 noundef %and91.i.i, i32 noundef 0) #7
  br label %cond.end123.i.i

cond.end123.i.i:                                  ; preds = %cond.false117.i.i, %cond.true107.i.i
  %218 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %virt, align 8
  %and126.i.i = and i32 %219, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and126.i.i)
  %tobool127.not.i.i = icmp eq i32 %and126.i.i, 0
  br i1 %tobool127.not.i.i, label %cond.end123.i.i.cond.false149.i.i_crit_edge, label %land.lhs.true128.i.i

cond.end123.i.i.cond.false149.i.i_crit_edge:      ; preds = %cond.end123.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149.i.i

land.lhs.true128.i.i:                             ; preds = %cond.end123.i.i
  %funcs131.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %220 = ptrtoint ptr %funcs131.i.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %funcs131.i.i, align 4
  %tobool132.not.i.i = icmp eq ptr %221, null
  br i1 %tobool132.not.i.i, label %land.lhs.true128.i.i.cond.false149.i.i_crit_edge, label %land.lhs.true133.i.i

land.lhs.true128.i.i.cond.false149.i.i_crit_edge: ; preds = %land.lhs.true128.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149.i.i

land.lhs.true133.i.i:                             ; preds = %land.lhs.true128.i.i
  %sriov_wreg137.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %221, i32 0, i32 12
  %222 = ptrtoint ptr %sriov_wreg137.i.i to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load ptr, ptr %sriov_wreg137.i.i, align 4
  %tobool138.not.i.i = icmp eq ptr %223, null
  br i1 %tobool138.not.i.i, label %land.lhs.true133.i.i.cond.false149.i.i_crit_edge, label %cond.true139.i.i

land.lhs.true133.i.i.cond.false149.i.i_crit_edge: ; preds = %land.lhs.true133.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149.i.i

cond.true139.i.i:                                 ; preds = %land.lhs.true133.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx145.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %224 = ptrtoint ptr %arrayidx145.i.i to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %arrayidx145.i.i, align 8
  %226 = ptrtoint ptr %225 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %225, align 4
  %add148.i.i = add i32 %227, 14
  tail call void %223(ptr noundef %handle, i32 noundef %add148.i.i, i32 noundef %add.i102.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end155.i.i

cond.false149.i.i:                                ; preds = %land.lhs.true133.i.i.cond.false149.i.i_crit_edge, %land.lhs.true128.i.i.cond.false149.i.i_crit_edge, %cond.end123.i.i.cond.false149.i.i_crit_edge
  %arrayidx151.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %228 = ptrtoint ptr %arrayidx151.i.i to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %arrayidx151.i.i, align 8
  %230 = ptrtoint ptr %229 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %229, align 4
  %add154.i.i = add i32 %231, 14
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add154.i.i, i32 noundef %add.i102.i, i32 noundef 0) #7
  br label %cond.end155.i.i

cond.end155.i.i:                                  ; preds = %cond.false149.i.i, %cond.true139.i.i
  %232 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %virt, align 8
  %and158.i.i = and i32 %233, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and158.i.i)
  %tobool159.not.i.i = icmp eq i32 %and158.i.i, 0
  br i1 %tobool159.not.i.i, label %cond.end155.i.i.cond.false181.i.i_crit_edge, label %land.lhs.true160.i.i

cond.end155.i.i.cond.false181.i.i_crit_edge:      ; preds = %cond.end155.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false181.i.i

land.lhs.true160.i.i:                             ; preds = %cond.end155.i.i
  %funcs163.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %234 = ptrtoint ptr %funcs163.i.i to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %funcs163.i.i, align 4
  %tobool164.not.i.i = icmp eq ptr %235, null
  br i1 %tobool164.not.i.i, label %land.lhs.true160.i.i.cond.false181.i.i_crit_edge, label %land.lhs.true165.i.i

land.lhs.true160.i.i.cond.false181.i.i_crit_edge: ; preds = %land.lhs.true160.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false181.i.i

land.lhs.true165.i.i:                             ; preds = %land.lhs.true160.i.i
  %sriov_wreg169.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %235, i32 0, i32 12
  %236 = ptrtoint ptr %sriov_wreg169.i.i to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %sriov_wreg169.i.i, align 4
  %tobool170.not.i.i = icmp eq ptr %237, null
  br i1 %tobool170.not.i.i, label %land.lhs.true165.i.i.cond.false181.i.i_crit_edge, label %cond.true171.i.i

land.lhs.true165.i.i.cond.false181.i.i_crit_edge: ; preds = %land.lhs.true165.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false181.i.i

cond.true171.i.i:                                 ; preds = %land.lhs.true165.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx177.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %238 = ptrtoint ptr %arrayidx177.i.i to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %arrayidx177.i.i, align 8
  %240 = ptrtoint ptr %239 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %239, align 4
  %add180.i.i = add i32 %241, 19
  tail call void %237(ptr noundef %handle, i32 noundef %add180.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end187.i.i

cond.false181.i.i:                                ; preds = %land.lhs.true165.i.i.cond.false181.i.i_crit_edge, %land.lhs.true160.i.i.cond.false181.i.i_crit_edge, %cond.end155.i.i.cond.false181.i.i_crit_edge
  %arrayidx183.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %242 = ptrtoint ptr %arrayidx183.i.i to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %arrayidx183.i.i, align 8
  %244 = ptrtoint ptr %243 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load i32, ptr %243, align 4
  %add186.i.i = add i32 %245, 19
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add186.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end187.i.i

cond.end187.i.i:                                  ; preds = %cond.false181.i.i, %cond.true171.i.i
  %wptr.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 7
  %246 = call ptr @memset(ptr %wptr.i.i, i32 0, i32 16)
  tail call void @vcn_v2_0_dec_ring_set_wptr(ptr noundef %ring_dec) #7
  %num_enc_rings.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %247 = ptrtoint ptr %num_enc_rings.i.i to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load i32, ptr %num_enc_rings.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %248)
  %cmp5.not.i.i = icmp eq i32 %248, 0
  br i1 %cmp5.not.i.i, label %cond.end187.i.i.for.end.i.i_crit_edge, label %cond.end187.i.i.for.body.i.i_crit_edge

cond.end187.i.i.for.body.i.i_crit_edge:           ; preds = %cond.end187.i.i
  br label %for.body.i.i

cond.end187.i.i.for.end.i.i_crit_edge:            ; preds = %cond.end187.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i.i

for.body.i.i:                                     ; preds = %for.body.i.i.for.body.i.i_crit_edge, %cond.end187.i.i.for.body.i.i_crit_edge
  %i.06.i.i = phi i32 [ %inc.i.i, %for.body.i.i.for.body.i.i_crit_edge ], [ 0, %cond.end187.i.i.for.body.i.i_crit_edge ]
  %arrayidx201.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.06.i.i
  %wptr202.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.06.i.i, i32 7
  %249 = call ptr @memset(ptr %wptr202.i.i, i32 0, i32 16)
  tail call void @vcn_v2_0_enc_ring_set_wptr(ptr noundef %arrayidx201.i.i) #7
  %inc.i.i = add nuw i32 %i.06.i.i, 1
  %250 = ptrtoint ptr %num_enc_rings.i.i to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %num_enc_rings.i.i, align 4
  %cmp.i105.i = icmp ult i32 %inc.i.i, %251
  br i1 %cmp.i105.i, label %for.body.i.i.for.body.i.i_crit_edge, label %for.body.i.i.for.end.i.i_crit_edge

for.body.i.i.for.end.i.i_crit_edge:               ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i.i

for.body.i.i.for.body.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i.i

for.end.i.i:                                      ; preds = %for.body.i.i.for.end.i.i_crit_edge, %cond.end187.i.i.for.end.i.i_crit_edge
  %252 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %virt, align 8
  %and216.i.i = and i32 %253, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and216.i.i)
  %tobool217.not.i.i = icmp eq i32 %and216.i.i, 0
  br i1 %tobool217.not.i.i, label %for.end.i.i.cond.false239.i.i_crit_edge, label %land.lhs.true218.i.i

for.end.i.i.cond.false239.i.i_crit_edge:          ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false239.i.i

land.lhs.true218.i.i:                             ; preds = %for.end.i.i
  %funcs221.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %254 = ptrtoint ptr %funcs221.i.i to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %funcs221.i.i, align 4
  %tobool222.not.i.i = icmp eq ptr %255, null
  br i1 %tobool222.not.i.i, label %land.lhs.true218.i.i.cond.false239.i.i_crit_edge, label %land.lhs.true223.i.i

land.lhs.true218.i.i.cond.false239.i.i_crit_edge: ; preds = %land.lhs.true218.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false239.i.i

land.lhs.true223.i.i:                             ; preds = %land.lhs.true218.i.i
  %sriov_wreg227.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %255, i32 0, i32 12
  %256 = ptrtoint ptr %sriov_wreg227.i.i to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %sriov_wreg227.i.i, align 4
  %tobool228.not.i.i = icmp eq ptr %257, null
  br i1 %tobool228.not.i.i, label %land.lhs.true223.i.i.cond.false239.i.i_crit_edge, label %cond.true229.i.i

land.lhs.true223.i.i.cond.false239.i.i_crit_edge: ; preds = %land.lhs.true223.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false239.i.i

cond.true229.i.i:                                 ; preds = %land.lhs.true223.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx235.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %258 = ptrtoint ptr %arrayidx235.i.i to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %arrayidx235.i.i, align 8
  %260 = ptrtoint ptr %259 to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %259, align 4
  %add238.i.i = add i32 %261, 18
  tail call void %257(ptr noundef %handle, i32 noundef %add238.i.i, i32 noundef 268435457, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end245.i.i

cond.false239.i.i:                                ; preds = %land.lhs.true223.i.i.cond.false239.i.i_crit_edge, %land.lhs.true218.i.i.cond.false239.i.i_crit_edge, %for.end.i.i.cond.false239.i.i_crit_edge
  %arrayidx241.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %262 = ptrtoint ptr %arrayidx241.i.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %arrayidx241.i.i, align 8
  %264 = ptrtoint ptr %263 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load i32, ptr %263, align 4
  %add244.i.i = add i32 %265, 18
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add244.i.i, i32 noundef 268435457, i32 noundef 0) #7
  br label %cond.end245.i.i

cond.end245.i.i:                                  ; preds = %cond.false239.i.i, %cond.true229.i.i
  %266 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %virt, align 8
  %and248.i.i = and i32 %267, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and248.i.i)
  %tobool249.not.i.i = icmp eq i32 %and248.i.i, 0
  br i1 %tobool249.not.i.i, label %cond.end245.i.i.cond.false272.i.i_crit_edge, label %land.lhs.true250.i.i

cond.end245.i.i.cond.false272.i.i_crit_edge:      ; preds = %cond.end245.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false272.i.i

land.lhs.true250.i.i:                             ; preds = %cond.end245.i.i
  %funcs253.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %268 = ptrtoint ptr %funcs253.i.i to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %funcs253.i.i, align 4
  %tobool254.not.i.i = icmp eq ptr %269, null
  br i1 %tobool254.not.i.i, label %land.lhs.true250.i.i.cond.false272.i.i_crit_edge, label %land.lhs.true255.i.i

land.lhs.true250.i.i.cond.false272.i.i_crit_edge: ; preds = %land.lhs.true250.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false272.i.i

land.lhs.true255.i.i:                             ; preds = %land.lhs.true250.i.i
  %sriov_rreg259.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %269, i32 0, i32 13
  %270 = ptrtoint ptr %sriov_rreg259.i.i to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %sriov_rreg259.i.i, align 4
  %tobool260.not.i.i = icmp eq ptr %271, null
  br i1 %tobool260.not.i.i, label %land.lhs.true255.i.i.cond.false272.i.i_crit_edge, label %cond.true261.i.i

land.lhs.true255.i.i.cond.false272.i.i_crit_edge: ; preds = %land.lhs.true255.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false272.i.i

cond.true261.i.i:                                 ; preds = %land.lhs.true255.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx267.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %272 = ptrtoint ptr %arrayidx267.i.i to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %arrayidx267.i.i, align 8
  %274 = ptrtoint ptr %273 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %273, align 4
  %add270.i.i = add i32 %275, 19
  %call271.i.i = tail call i32 %271(ptr noundef %handle, i32 noundef %add270.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end279.i.i

cond.false272.i.i:                                ; preds = %land.lhs.true255.i.i.cond.false272.i.i_crit_edge, %land.lhs.true250.i.i.cond.false272.i.i_crit_edge, %cond.end245.i.i.cond.false272.i.i_crit_edge
  %arrayidx274.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %276 = ptrtoint ptr %arrayidx274.i.i to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %arrayidx274.i.i, align 8
  %278 = ptrtoint ptr %277 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %277, align 4
  %add277.i.i = add i32 %279, 19
  %call278.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add277.i.i, i32 noundef 0) #7
  br label %cond.end279.i.i

cond.end279.i.i:                                  ; preds = %cond.false272.i.i, %cond.true261.i.i
  %cond280.i.i = phi i32 [ %call271.i.i, %cond.true261.i.i ], [ %call278.i.i, %cond.false272.i.i ]
  %funcs291.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %arrayidx305.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  br label %while.cond.i.i

while.cond.i.i:                                   ; preds = %cond.end317.i.i.while.cond.i.i_crit_edge, %cond.end279.i.i
  %data.0.i.i = phi i32 [ %cond280.i.i, %cond.end279.i.i ], [ %cond318.i.i, %cond.end317.i.i.while.cond.i.i_crit_edge ]
  %loop.0.i.i = phi i32 [ 1000, %cond.end279.i.i ], [ %dec.i.i, %cond.end317.i.i.while.cond.i.i_crit_edge ]
  %and281.i.i = and i32 %data.0.i.i, 268435458
  call void @__sanitizer_cov_trace_const_cmp4(i32 268435458, i32 %and281.i.i)
  %cmp282.not.i.i = icmp eq i32 %and281.i.i, 268435458
  br i1 %cmp282.not.i.i, label %while.cond.i.i.if.end_crit_edge, label %while.body.i.i

while.cond.i.i.if.end_crit_edge:                  ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

while.body.i.i:                                   ; preds = %while.cond.i.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %280 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %280(i32 noundef 2147480) #7
  %281 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load i32, ptr %virt, align 8
  %and286.i.i = and i32 %282, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and286.i.i)
  %tobool287.not.i.i = icmp eq i32 %and286.i.i, 0
  br i1 %tobool287.not.i.i, label %while.body.i.i.cond.false310.i.i_crit_edge, label %land.lhs.true288.i.i

while.body.i.i.cond.false310.i.i_crit_edge:       ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false310.i.i

land.lhs.true288.i.i:                             ; preds = %while.body.i.i
  %283 = ptrtoint ptr %funcs291.i.i to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load ptr, ptr %funcs291.i.i, align 4
  %tobool292.not.i.i = icmp eq ptr %284, null
  br i1 %tobool292.not.i.i, label %land.lhs.true288.i.i.cond.false310.i.i_crit_edge, label %land.lhs.true293.i.i

land.lhs.true288.i.i.cond.false310.i.i_crit_edge: ; preds = %land.lhs.true288.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false310.i.i

land.lhs.true293.i.i:                             ; preds = %land.lhs.true288.i.i
  %sriov_rreg297.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %284, i32 0, i32 13
  %285 = ptrtoint ptr %sriov_rreg297.i.i to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load ptr, ptr %sriov_rreg297.i.i, align 4
  %tobool298.not.i.i = icmp eq ptr %286, null
  br i1 %tobool298.not.i.i, label %land.lhs.true293.i.i.cond.false310.i.i_crit_edge, label %cond.true299.i.i

land.lhs.true293.i.i.cond.false310.i.i_crit_edge: ; preds = %land.lhs.true293.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false310.i.i

cond.true299.i.i:                                 ; preds = %land.lhs.true293.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %287 = ptrtoint ptr %arrayidx305.i.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %arrayidx305.i.i, align 8
  %289 = ptrtoint ptr %288 to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load i32, ptr %288, align 4
  %add308.i.i = add i32 %290, 19
  %call309.i.i = tail call i32 %286(ptr noundef %handle, i32 noundef %add308.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end317.i.i

cond.false310.i.i:                                ; preds = %land.lhs.true293.i.i.cond.false310.i.i_crit_edge, %land.lhs.true288.i.i.cond.false310.i.i_crit_edge, %while.body.i.i.cond.false310.i.i_crit_edge
  %291 = ptrtoint ptr %arrayidx305.i.i to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load ptr, ptr %arrayidx305.i.i, align 8
  %293 = ptrtoint ptr %292 to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load i32, ptr %292, align 4
  %add315.i.i = add i32 %294, 19
  %call316.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add315.i.i, i32 noundef 0) #7
  br label %cond.end317.i.i

cond.end317.i.i:                                  ; preds = %cond.false310.i.i, %cond.true299.i.i
  %cond318.i.i = phi i32 [ %call309.i.i, %cond.true299.i.i ], [ %call316.i.i, %cond.false310.i.i ]
  %dec.i.i = add nsw i32 %loop.0.i.i, -1
  %tobool319.not.i.i = icmp eq i32 %dec.i.i, 0
  br i1 %tobool319.not.i.i, label %if.then321.i.i, label %cond.end317.i.i.while.cond.i.i_crit_edge

cond.end317.i.i.while.cond.i.i_crit_edge:         ; preds = %cond.end317.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i

if.then321.i.i:                                   ; preds = %cond.end317.i.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.24, i32 noundef %cond318.i.i) #7
  br label %if.end

if.end:                                           ; preds = %if.then321.i.i, %while.cond.i.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call2 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %ring_dec) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool3.not = icmp eq i32 %call2, 0
  br i1 %tobool3.not, label %if.end5, label %if.end.if.end25_crit_edge

if.end.if.end25_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end25

if.end5:                                          ; preds = %if.end
  %295 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load i32, ptr %virt, align 8
  %and8 = and i32 %296, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8)
  %tobool9.not = icmp eq i32 %and8, 0
  br i1 %tobool9.not, label %if.end5.if.end11_crit_edge, label %if.then10

if.end5.if.end11_crit_edge:                       ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end11

if.then10:                                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #9
  %ready = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 3, i32 17
  %297 = ptrtoint ptr %ready to i32
  call void @__asan_store1_noabort(i32 %297)
  store i8 0, ptr %ready, align 4
  br label %if.end11

if.end11:                                         ; preds = %if.then10, %if.end5.if.end11_crit_edge
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %298 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %299)
  %cmp46.not = icmp eq i32 %299, 0
  br i1 %cmp46.not, label %if.end11.do.end_crit_edge, label %if.end11.for.body_crit_edge

if.end11.for.body_crit_edge:                      ; preds = %if.end11
  br label %for.body

if.end11.do.end_crit_edge:                        ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end

for.cond:                                         ; preds = %for.body
  %inc = add nuw i32 %i.047, 1
  %300 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load i32, ptr %num_enc_rings, align 4
  %cmp = icmp ult i32 %inc, %301
  br i1 %cmp, label %for.cond.for.body_crit_edge, label %for.cond.do.end_crit_edge

for.cond.do.end_crit_edge:                        ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %if.end11.for.body_crit_edge
  %i.047 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %if.end11.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 %i.047
  %call16 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %arrayidx) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp eq i32 %call16, 0
  br i1 %tobool17.not, label %for.cond, label %for.body.if.end25_crit_edge

for.body.if.end25_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end25

do.end:                                           ; preds = %for.cond.do.end_crit_edge, %if.end11.do.end_crit_edge
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %302 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %pg_flags, align 4
  %and22 = and i32 %303, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and22)
  %tobool23.not = icmp eq i32 %and22, 0
  %cond = select i1 %tobool23.not, ptr @.str.23, ptr @.str.22
  %call24 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.20, ptr noundef nonnull %cond) #10
  br label %if.end25

if.end25:                                         ; preds = %do.end, %for.body.if.end25_crit_edge, %if.end.if.end25_crit_edge
  %r.145 = phi i32 [ 0, %do.end ], [ %call2, %if.end.if.end25_crit_edge ], [ %call16, %for.body.if.end25_crit_edge ]
  ret i32 %r.145
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_hw_fini(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %idle_work = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 1
  %call = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %idle_work) #7
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %0 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pg_flags, align 4
  %and = and i32 %1, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %lor.lhs.false, label %entry.if.then_crit_edge

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

lor.lhs.false:                                    ; preds = %entry
  %cur_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  %2 = ptrtoint ptr %cur_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cur_state, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.not = icmp eq i32 %3, 0
  br i1 %cmp.not, label %lor.lhs.false.if.end_crit_edge, label %land.lhs.true

lor.lhs.false.if.end_crit_edge:                   ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

land.lhs.true:                                    ; preds = %lor.lhs.false
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and2 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2)
  %tobool3.not = icmp eq i32 %and2, 0
  br i1 %tobool3.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true4

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true4:                                   ; preds = %land.lhs.true
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool5.not = icmp eq ptr %7, null
  br i1 %tobool5.not, label %land.lhs.true4.cond.false_crit_edge, label %land.lhs.true6

land.lhs.true4.cond.false_crit_edge:              ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true6:                                   ; preds = %land.lhs.true4
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool10.not = icmp eq ptr %9, null
  br i1 %tobool10.not, label %land.lhs.true6.cond.false_crit_edge, label %cond.true

land.lhs.true6.cond.false_crit_edge:              ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true6
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx, align 8
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 623
  %call17 = tail call i32 %9(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17)
  %tobool18.not = icmp eq i32 %call17, 0
  br i1 %tobool18.not, label %cond.true.if.end_crit_edge, label %cond.true.if.then_crit_edge

cond.true.if.then_crit_edge:                      ; preds = %cond.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

cond.true.if.end_crit_edge:                       ; preds = %cond.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

cond.false:                                       ; preds = %land.lhs.true6.cond.false_crit_edge, %land.lhs.true4.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %14 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx20, align 8
  %arrayidx22 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx22, align 4
  %add23 = add i32 %17, 623
  %call24 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add23, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24)
  %tobool25.not = icmp eq i32 %call24, 0
  br i1 %tobool25.not, label %cond.false.if.end_crit_edge, label %cond.false.if.then_crit_edge

cond.false.if.then_crit_edge:                     ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then

cond.false.if.end_crit_edge:                      ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %cond.false.if.then_crit_edge, %cond.true.if.then_crit_edge, %entry.if.then_crit_edge
  %call26 = tail call i32 @vcn_v2_0_set_powergating_state(ptr noundef %handle, i32 noundef 0)
  br label %if.end

if.end:                                           ; preds = %if.then, %cond.false.if.end_crit_edge, %cond.true.if.end_crit_edge, %lor.lhs.false.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_suspend(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @vcn_v2_0_hw_fini(ptr noundef %handle)
  %call1 = tail call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  ret i32 %call1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_resume(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %call1 = tail call i32 @vcn_v2_0_hw_init(ptr noundef %handle)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal zeroext i1 @vcn_v2_0_is_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true2

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true2:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg, align 4
  %tobool6.not = icmp eq ptr %5, null
  br i1 %tobool6.not, label %land.lhs.true2.cond.false_crit_edge, label %cond.true

land.lhs.true2.cond.false_crit_edge:              ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 8
  %arrayidx12 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12, align 4
  %add = add i32 %9, 623
  %call = tail call i32 %5(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true2.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx14 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx14, align 8
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %13, 623
  %call18 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add17, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call18, %cond.false ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %cond)
  %cmp = icmp eq i32 %cond, 2
  ret i1 %cmp
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_wait_for_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %0 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %arrayidx, align 8
  %arrayidx3 = getelementptr i32, ptr %1, i32 1
  %2 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %3, 623
  %call = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %4 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end.while.cond_crit_edge, %entry
  %old_.0 = phi i32 [ 0, %entry ], [ %old_.1, %if.end.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call, %entry ], [ %call11, %if.end.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %5, %entry ], [ %dec, %if.end.while.cond_crit_edge ]
  %and = and i32 %tmp_.0, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp.not.not = icmp eq i32 %and, 0
  br i1 %cmp.not.not, label %while.body, label %while.cond.while.end_crit_edge

while.cond.while.end_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp4.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp4.not, label %if.else, label %if.then

if.then:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %6 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %usec_timeout, align 8
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %8 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %8(i32 noundef 214748) #7
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %old_.1 = phi i32 [ %tmp_.0, %if.then ], [ %old_.0, %if.else ]
  %loop.1 = phi i32 [ %7, %if.then ], [ %loop.0, %if.else ]
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %arrayidx, align 8
  %arrayidx9 = getelementptr i32, ptr %10, i32 1
  %11 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %arrayidx9, align 4
  %add10 = add i32 %12, 623
  %call11 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add10, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool.not = icmp eq i32 %dec, 0
  br i1 %tobool.not, label %do.end, label %if.end.while.cond_crit_edge

if.end.while.cond_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %and14 = and i32 %call11, 2
  %call15 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.26, i32 noundef 2, i32 noundef %and14) #10
  br label %while.end

while.end:                                        ; preds = %do.end, %while.cond.while.end_crit_edge
  %ret1.0 = phi i32 [ -110, %do.end ], [ 0, %while.cond.while.end_crit_edge ]
  ret i32 %ret1.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_set_clockgating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp = icmp eq i32 %state, 0
  br i1 %cmp, label %vcn_v2_0_is_idle.exit, label %if.else

vcn_v2_0_is_idle.exit:                            ; preds = %if.end
  %arrayidx14.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx14.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx14.i, align 8
  %arrayidx16.i = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx16.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx16.i, align 4
  %add17.i = add i32 %5, 623
  %call18.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add17.i, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %call18.i)
  %cmp.i = icmp eq i32 %call18.i, 2
  br i1 %cmp.i, label %if.end4, label %vcn_v2_0_is_idle.exit.cleanup_crit_edge

vcn_v2_0_is_idle.exit.cleanup_crit_edge:          ; preds = %vcn_v2_0_is_idle.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end4:                                          ; preds = %vcn_v2_0_is_idle.exit
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v2_0_enable_clock_gating(ptr noundef %handle)
  br label %cleanup

if.else:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v2_0_disable_clock_gating(ptr noundef %handle)
  br label %cleanup

cleanup:                                          ; preds = %if.else, %if.end4, %vcn_v2_0_is_idle.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ -16, %vcn_v2_0_is_idle.exit.cleanup_crit_edge ], [ 0, %if.else ], [ 0, %if.end4 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_set_powergating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %cur_state2 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %2 = ptrtoint ptr %cur_state2 to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 1, ptr %cur_state2, align 8
  br label %cleanup

if.end:                                           ; preds = %entry
  %3 = ptrtoint ptr %cur_state2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %cur_state2, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %state)
  %cmp = icmp eq i32 %4, %state
  br i1 %cmp, label %if.end.cleanup_crit_edge, label %if.end4

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end4:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp5 = icmp eq i32 %state, 0
  br i1 %cmp5, label %if.then6, label %if.else

if.then6:                                         ; preds = %if.end4
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %5 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %pg_flags.i, align 4
  %and.i = and i32 %6, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %7 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx5.i = getelementptr i32, ptr %8, i32 1
  %9 = ptrtoint ptr %arrayidx5.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx5.i, align 4
  br i1 %tobool.not.i, label %if.end3.i, label %if.then.i

if.then.i:                                        ; preds = %if.then6
  %add.i.i = add i32 %10, 4
  %call.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i.i, i32 noundef 0) #7
  %usec_timeout.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %11 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond.i.i

while.cond.i.i:                                   ; preds = %if.end.i.i.while.cond.i.i_crit_edge, %if.then.i
  %loop.0.i.i = phi i32 [ %12, %if.then.i ], [ %dec.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %tmp_.0.i.i = phi i32 [ %call.i.i, %if.then.i ], [ %call10.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %old_.0.i.i = phi i32 [ 0, %if.then.i ], [ %tmp_.0.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %and.i.i = and i32 %tmp_.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and.i.i)
  %cmp.not.i.i = icmp eq i32 %and.i.i, 1
  br i1 %cmp.not.i.i, label %while.cond.i.i.while.end.i.i_crit_edge, label %while.body.i.i

while.cond.i.i.while.end.i.i_crit_edge:           ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end.i.i

while.body.i.i:                                   ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i.i, i32 %tmp_.0.i.i)
  %cmp3.not.i.i = icmp eq i32 %old_.0.i.i, %tmp_.0.i.i
  br i1 %cmp3.not.i.i, label %if.else.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %13 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end.i.i

if.else.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %15 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %15(i32 noundef 214748) #7
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.else.i.i, %if.then.i.i
  %loop.1.i.i = phi i32 [ %14, %if.then.i.i ], [ %loop.0.i.i, %if.else.i.i ]
  %16 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx8.i.i = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx8.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx8.i.i, align 4
  %add9.i.i = add i32 %19, 4
  %call10.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add9.i.i, i32 noundef 0) #7
  %dec.i.i = add i32 %loop.1.i.i, -1
  %tobool.not.i.i = icmp eq i32 %dec.i.i, 0
  br i1 %tobool.not.i.i, label %do.end.i.i, label %if.end.i.i.while.cond.i.i_crit_edge

if.end.i.i.while.cond.i.i_crit_edge:              ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and14.i.i = and i32 %call10.i.i, 3
  %call15.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.14, i32 noundef 1, i32 noundef %and14.i.i) #10
  br label %while.end.i.i

while.end.i.i:                                    ; preds = %do.end.i.i, %while.cond.i.i.while.end.i.i_crit_edge
  %20 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %virt, align 8
  %and20.i.i = and i32 %21, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20.i.i)
  %tobool21.not.i.i = icmp eq i32 %and20.i.i, 0
  br i1 %tobool21.not.i.i, label %while.end.i.i.cond.false.i.i_crit_edge, label %land.lhs.true.i.i

while.end.i.i.cond.false.i.i_crit_edge:           ; preds = %while.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true.i.i:                                ; preds = %while.end.i.i
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %22 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %funcs.i.i, align 4
  %tobool22.not.i.i = icmp eq ptr %23, null
  br i1 %tobool22.not.i.i, label %land.lhs.true.i.i.cond.false.i.i_crit_edge, label %land.lhs.true23.i.i

land.lhs.true.i.i.cond.false.i.i_crit_edge:       ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true23.i.i:                              ; preds = %land.lhs.true.i.i
  %sriov_rreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %23, i32 0, i32 13
  %24 = ptrtoint ptr %sriov_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %sriov_rreg.i.i, align 4
  %tobool27.not.i.i = icmp eq ptr %25, null
  br i1 %tobool27.not.i.i, label %land.lhs.true23.i.i.cond.false.i.i_crit_edge, label %cond.true.i.i

land.lhs.true23.i.i.cond.false.i.i_crit_edge:     ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

cond.true.i.i:                                    ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx35.i.i = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx35.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx35.i.i, align 4
  %add36.i.i = add i32 %29, 1514
  %call37.i.i = tail call i32 %25(ptr noundef %handle, i32 noundef %add36.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i

cond.false.i.i:                                   ; preds = %land.lhs.true23.i.i.cond.false.i.i_crit_edge, %land.lhs.true.i.i.cond.false.i.i_crit_edge, %while.end.i.i.cond.false.i.i_crit_edge
  %30 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx41.i.i = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx41.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx41.i.i, align 4
  %add42.i.i = add i32 %33, 1514
  %call43.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add42.i.i, i32 noundef 0) #7
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %cond.false.i.i, %cond.true.i.i
  %cond.i.i = phi i32 [ %call37.i.i, %cond.true.i.i ], [ %call43.i.i, %cond.false.i.i ]
  %34 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx51.i.i = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx51.i.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx51.i.i, align 4
  %add52.i.i = add i32 %37, 1513
  %call53.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add52.i.i, i32 noundef 0) #7
  %38 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond56.i.i

while.cond56.i.i:                                 ; preds = %if.end64.i.i.while.cond56.i.i_crit_edge, %cond.end.i.i
  %loop54.0.i.i = phi i32 [ %39, %cond.end.i.i ], [ %dec71.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %tmp_47.0.i.i = phi i32 [ %call53.i.i, %cond.end.i.i ], [ %call70.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %old_46.0.i.i = phi i32 [ 0, %cond.end.i.i ], [ %tmp_47.0.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_47.0.i.i, i32 %cond.i.i)
  %cmp58.not.i.i = icmp eq i32 %tmp_47.0.i.i, %cond.i.i
  br i1 %cmp58.not.i.i, label %while.cond56.i.i.while.end81.i.i_crit_edge, label %while.body59.i.i

while.cond56.i.i.while.end81.i.i_crit_edge:       ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end81.i.i

while.body59.i.i:                                 ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_46.0.i.i, i32 %tmp_47.0.i.i)
  %cmp60.not.i.i = icmp eq i32 %old_46.0.i.i, %tmp_47.0.i.i
  br i1 %cmp60.not.i.i, label %if.else63.i.i, label %if.then61.i.i

if.then61.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %40 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end64.i.i

if.else63.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %42 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %42(i32 noundef 214748) #7
  br label %if.end64.i.i

if.end64.i.i:                                     ; preds = %if.else63.i.i, %if.then61.i.i
  %loop54.1.i.i = phi i32 [ %41, %if.then61.i.i ], [ %loop54.0.i.i, %if.else63.i.i ]
  %43 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx68.i.i = getelementptr i32, ptr %44, i32 1
  %45 = ptrtoint ptr %arrayidx68.i.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %arrayidx68.i.i, align 4
  %add69.i.i = add i32 %46, 1513
  %call70.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add69.i.i, i32 noundef 0) #7
  %dec71.i.i = add i32 %loop54.1.i.i, -1
  %tobool72.not.i.i = icmp eq i32 %dec71.i.i, 0
  br i1 %tobool72.not.i.i, label %do.end76.i.i, label %if.end64.i.i.while.cond56.i.i_crit_edge

if.end64.i.i.while.cond56.i.i_crit_edge:          ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond56.i.i

do.end76.i.i:                                     ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call79.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.36, i32 noundef %cond.i.i, i32 noundef %call70.i.i) #10
  br label %while.end81.i.i

while.end81.i.i:                                  ; preds = %do.end76.i.i, %while.cond56.i.i.while.end81.i.i_crit_edge
  %47 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %virt, align 8
  %and87.i.i = and i32 %48, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and87.i.i)
  %tobool88.not.i.i = icmp eq i32 %and87.i.i, 0
  br i1 %tobool88.not.i.i, label %while.end81.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true89.i.i

while.end81.i.i.cond.false111.i.i_crit_edge:      ; preds = %while.end81.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true89.i.i:                              ; preds = %while.end81.i.i
  %funcs92.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %49 = ptrtoint ptr %funcs92.i.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %funcs92.i.i, align 4
  %tobool93.not.i.i = icmp eq ptr %50, null
  br i1 %tobool93.not.i.i, label %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true94.i.i

land.lhs.true89.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true89.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true94.i.i:                              ; preds = %land.lhs.true89.i.i
  %sriov_rreg98.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %50, i32 0, i32 13
  %51 = ptrtoint ptr %sriov_rreg98.i.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %sriov_rreg98.i.i, align 4
  %tobool99.not.i.i = icmp eq ptr %52, null
  br i1 %tobool99.not.i.i, label %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, label %cond.true100.i.i

land.lhs.true94.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

cond.true100.i.i:                                 ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %53 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx108.i.i = getelementptr i32, ptr %54, i32 1
  %55 = ptrtoint ptr %arrayidx108.i.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx108.i.i, align 4
  %add109.i.i = add i32 %56, 1509
  %call110.i.i = tail call i32 %52(ptr noundef %handle, i32 noundef %add109.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end118.i.i

cond.false111.i.i:                                ; preds = %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, %while.end81.i.i.cond.false111.i.i_crit_edge
  %57 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx115.i.i = getelementptr i32, ptr %58, i32 1
  %59 = ptrtoint ptr %arrayidx115.i.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %arrayidx115.i.i, align 4
  %add116.i.i = add i32 %60, 1509
  %call117.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add116.i.i, i32 noundef 0) #7
  br label %cond.end118.i.i

cond.end118.i.i:                                  ; preds = %cond.false111.i.i, %cond.true100.i.i
  %cond119.i.i = phi i32 [ %call110.i.i, %cond.true100.i.i ], [ %call117.i.i, %cond.false111.i.i ]
  %61 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx127.i.i = getelementptr i32, ptr %62, i32 1
  %63 = ptrtoint ptr %arrayidx127.i.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %arrayidx127.i.i, align 4
  %add128.i.i = add i32 %64, 1508
  %call129.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add128.i.i, i32 noundef 0) #7
  %65 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond132.i.i

while.cond132.i.i:                                ; preds = %if.end140.i.i.while.cond132.i.i_crit_edge, %cond.end118.i.i
  %old_122.0.i.i = phi i32 [ 0, %cond.end118.i.i ], [ %old_122.1.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %tmp_123.0.i.i = phi i32 [ %call129.i.i, %cond.end118.i.i ], [ %call146.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %loop130.0.i.i = phi i32 [ %66, %cond.end118.i.i ], [ %dec147.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_123.0.i.i, i32 %cond119.i.i)
  %cmp134.not.i.i = icmp eq i32 %tmp_123.0.i.i, %cond119.i.i
  br i1 %cmp134.not.i.i, label %while.cond132.i.i.while.end157.i.i_crit_edge, label %while.body135.i.i

while.cond132.i.i.while.end157.i.i_crit_edge:     ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end157.i.i

while.body135.i.i:                                ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_122.0.i.i, i32 %tmp_123.0.i.i)
  %cmp136.not.i.i = icmp eq i32 %old_122.0.i.i, %tmp_123.0.i.i
  br i1 %cmp136.not.i.i, label %if.else139.i.i, label %if.then137.i.i

if.then137.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %67 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end140.i.i

if.else139.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %69 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %69(i32 noundef 214748) #7
  br label %if.end140.i.i

if.end140.i.i:                                    ; preds = %if.else139.i.i, %if.then137.i.i
  %old_122.1.i.i = phi i32 [ %tmp_123.0.i.i, %if.then137.i.i ], [ %old_122.0.i.i, %if.else139.i.i ]
  %loop130.1.i.i = phi i32 [ %68, %if.then137.i.i ], [ %loop130.0.i.i, %if.else139.i.i ]
  %70 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx144.i.i = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx144.i.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx144.i.i, align 4
  %add145.i.i = add i32 %73, 1508
  %call146.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add145.i.i, i32 noundef 0) #7
  %dec147.i.i = add i32 %loop130.1.i.i, -1
  %tobool148.not.i.i = icmp eq i32 %dec147.i.i, 0
  br i1 %tobool148.not.i.i, label %do.end152.i.i, label %if.end140.i.i.while.cond132.i.i_crit_edge

if.end140.i.i.while.cond132.i.i_crit_edge:        ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond132.i.i

do.end152.i.i:                                    ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call155.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.39, i32 noundef %cond119.i.i, i32 noundef %call146.i.i) #10
  br label %while.end157.i.i

while.end157.i.i:                                 ; preds = %do.end152.i.i, %while.cond132.i.i.while.end157.i.i_crit_edge
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and163.i.i = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and163.i.i)
  %tobool164.not.i.i = icmp eq i32 %and163.i.i, 0
  br i1 %tobool164.not.i.i, label %while.end157.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true165.i.i

while.end157.i.i.cond.false187.i.i_crit_edge:     ; preds = %while.end157.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true165.i.i:                             ; preds = %while.end157.i.i
  %funcs168.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %76 = ptrtoint ptr %funcs168.i.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %funcs168.i.i, align 4
  %tobool169.not.i.i = icmp eq ptr %77, null
  br i1 %tobool169.not.i.i, label %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true170.i.i

land.lhs.true165.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true165.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true170.i.i:                             ; preds = %land.lhs.true165.i.i
  %sriov_rreg174.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %77, i32 0, i32 13
  %78 = ptrtoint ptr %sriov_rreg174.i.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %sriov_rreg174.i.i, align 4
  %tobool175.not.i.i = icmp eq ptr %79, null
  br i1 %tobool175.not.i.i, label %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, label %cond.true176.i.i

land.lhs.true170.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

cond.true176.i.i:                                 ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %80 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx184.i.i = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx184.i.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx184.i.i, align 4
  %add185.i.i = add i32 %83, 613
  %call186.i.i = tail call i32 %79(ptr noundef %handle, i32 noundef %add185.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end194.i.i

cond.false187.i.i:                                ; preds = %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, %while.end157.i.i.cond.false187.i.i_crit_edge
  %84 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx191.i.i = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx191.i.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx191.i.i, align 4
  %add192.i.i = add i32 %87, 613
  %call193.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add192.i.i, i32 noundef 0) #7
  br label %cond.end194.i.i

cond.end194.i.i:                                  ; preds = %cond.false187.i.i, %cond.true176.i.i
  %cond195.i.i = phi i32 [ %call186.i.i, %cond.true176.i.i ], [ %call193.i.i, %cond.false187.i.i ]
  %and196.i.i = and i32 %cond195.i.i, 2147483647
  %88 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx204.i.i = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx204.i.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx204.i.i, align 4
  %add205.i.i = add i32 %91, 612
  %call206.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add205.i.i, i32 noundef 0) #7
  %92 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond209.i.i

while.cond209.i.i:                                ; preds = %if.end217.i.i.while.cond209.i.i_crit_edge, %cond.end194.i.i
  %old_199.0.i.i = phi i32 [ 0, %cond.end194.i.i ], [ %old_199.1.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  %tmp_200.0.i.i = phi i32 [ %call206.i.i, %cond.end194.i.i ], [ %call223.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  %loop207.0.i.i = phi i32 [ %93, %cond.end194.i.i ], [ %dec224.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_200.0.i.i, i32 %and196.i.i)
  %cmp211.not.i.i = icmp eq i32 %tmp_200.0.i.i, %and196.i.i
  br i1 %cmp211.not.i.i, label %while.cond209.i.i.while.end234.i.i_crit_edge, label %while.body212.i.i

while.cond209.i.i.while.end234.i.i_crit_edge:     ; preds = %while.cond209.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end234.i.i

while.body212.i.i:                                ; preds = %while.cond209.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_199.0.i.i, i32 %tmp_200.0.i.i)
  %cmp213.not.i.i = icmp eq i32 %old_199.0.i.i, %tmp_200.0.i.i
  br i1 %cmp213.not.i.i, label %if.else216.i.i, label %if.then214.i.i

if.then214.i.i:                                   ; preds = %while.body212.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %94 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end217.i.i

if.else216.i.i:                                   ; preds = %while.body212.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %96 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %96(i32 noundef 214748) #7
  br label %if.end217.i.i

if.end217.i.i:                                    ; preds = %if.else216.i.i, %if.then214.i.i
  %old_199.1.i.i = phi i32 [ %tmp_200.0.i.i, %if.then214.i.i ], [ %old_199.0.i.i, %if.else216.i.i ]
  %loop207.1.i.i = phi i32 [ %95, %if.then214.i.i ], [ %loop207.0.i.i, %if.else216.i.i ]
  %97 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx221.i.i = getelementptr i32, ptr %98, i32 1
  %99 = ptrtoint ptr %arrayidx221.i.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %arrayidx221.i.i, align 4
  %add222.i.i = add i32 %100, 612
  %call223.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add222.i.i, i32 noundef 0) #7
  %dec224.i.i = add i32 %loop207.1.i.i, -1
  %tobool225.not.i.i = icmp eq i32 %dec224.i.i, 0
  br i1 %tobool225.not.i.i, label %do.end229.i.i, label %if.end217.i.i.while.cond209.i.i_crit_edge

if.end217.i.i.while.cond209.i.i_crit_edge:        ; preds = %if.end217.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond209.i.i

do.end229.i.i:                                    ; preds = %if.end217.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call232.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.42, i32 noundef %and196.i.i, i32 noundef %call223.i.i) #10
  br label %while.end234.i.i

while.end234.i.i:                                 ; preds = %do.end229.i.i, %while.cond209.i.i.while.end234.i.i_crit_edge
  %101 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx245.i.i = getelementptr i32, ptr %102, i32 1
  %103 = ptrtoint ptr %arrayidx245.i.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx245.i.i, align 4
  %add246.i.i = add i32 %104, 4
  %call247.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add246.i.i, i32 noundef 0) #7
  %105 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond250.i.i

while.cond250.i.i:                                ; preds = %if.end258.i.i.while.cond250.i.i_crit_edge, %while.end234.i.i
  %old_240.0.i.i = phi i32 [ 0, %while.end234.i.i ], [ %old_240.1.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %tmp_241.0.i.i = phi i32 [ %call247.i.i, %while.end234.i.i ], [ %call264.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %loop248.0.i.i = phi i32 [ %106, %while.end234.i.i ], [ %dec265.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %and251.i.i = and i32 %tmp_241.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and251.i.i)
  %cmp252.not.i.i = icmp eq i32 %and251.i.i, 1
  br i1 %cmp252.not.i.i, label %while.cond250.i.i.vcn_v2_0_stop_dpg_mode.exit.i_crit_edge, label %while.body253.i.i

while.cond250.i.i.vcn_v2_0_stop_dpg_mode.exit.i_crit_edge: ; preds = %while.cond250.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_stop_dpg_mode.exit.i

while.body253.i.i:                                ; preds = %while.cond250.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_240.0.i.i, i32 %tmp_241.0.i.i)
  %cmp254.not.i.i = icmp eq i32 %old_240.0.i.i, %tmp_241.0.i.i
  br i1 %cmp254.not.i.i, label %if.else257.i.i, label %if.then255.i.i

if.then255.i.i:                                   ; preds = %while.body253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %107 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end258.i.i

if.else257.i.i:                                   ; preds = %while.body253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %109 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %109(i32 noundef 214748) #7
  br label %if.end258.i.i

if.end258.i.i:                                    ; preds = %if.else257.i.i, %if.then255.i.i
  %old_240.1.i.i = phi i32 [ %tmp_241.0.i.i, %if.then255.i.i ], [ %old_240.0.i.i, %if.else257.i.i ]
  %loop248.1.i.i = phi i32 [ %108, %if.then255.i.i ], [ %loop248.0.i.i, %if.else257.i.i ]
  %110 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx262.i.i = getelementptr i32, ptr %111, i32 1
  %112 = ptrtoint ptr %arrayidx262.i.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %arrayidx262.i.i, align 4
  %add263.i.i = add i32 %113, 4
  %call264.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add263.i.i, i32 noundef 0) #7
  %dec265.i.i = add i32 %loop248.1.i.i, -1
  %tobool266.not.i.i = icmp eq i32 %dec265.i.i, 0
  br i1 %tobool266.not.i.i, label %do.end270.i.i, label %if.end258.i.i.while.cond250.i.i_crit_edge

if.end258.i.i.while.cond250.i.i_crit_edge:        ; preds = %if.end258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond250.i.i

do.end270.i.i:                                    ; preds = %if.end258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and272.i.i = and i32 %call264.i.i, 3
  %call273.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.14, i32 noundef 1, i32 noundef %and272.i.i) #10
  br label %vcn_v2_0_stop_dpg_mode.exit.i

vcn_v2_0_stop_dpg_mode.exit.i:                    ; preds = %do.end270.i.i, %while.cond250.i.i.vcn_v2_0_stop_dpg_mode.exit.i_crit_edge
  %114 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx284.i.i = getelementptr i32, ptr %115, i32 1
  %116 = ptrtoint ptr %arrayidx284.i.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %arrayidx284.i.i, align 4
  %add285.i.i = add i32 %117, 4
  %call286.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add285.i.i, i32 noundef 0) #7
  %and287.i.i = and i32 %call286.i.i, -5
  %118 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx291.i.i = getelementptr i32, ptr %119, i32 1
  %120 = ptrtoint ptr %arrayidx291.i.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %arrayidx291.i.i, align 4
  %add292.i.i = add i32 %121, 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add292.i.i, i32 noundef %and287.i.i, i32 noundef 0) #7
  br label %power_off.i

if.end3.i:                                        ; preds = %if.then6
  %add.i = add i32 %10, 623
  %call6.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i, i32 noundef 0) #7
  %usec_timeout.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %122 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %usec_timeout.i, align 8
  br label %while.cond.i

while.cond.i:                                     ; preds = %if.end11.i.while.cond.i_crit_edge, %if.end3.i
  %loop.0.i = phi i32 [ %123, %if.end3.i ], [ %dec.i, %if.end11.i.while.cond.i_crit_edge ]
  %tmp_.0.i = phi i32 [ %call6.i, %if.end3.i ], [ %call17.i, %if.end11.i.while.cond.i_crit_edge ]
  %old_.0.i = phi i32 [ 0, %if.end3.i ], [ %tmp_.0.i, %if.end11.i.while.cond.i_crit_edge ]
  %and7.i = and i32 %tmp_.0.i, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and7.i)
  %cmp.not.i = icmp eq i32 %and7.i, 2
  br i1 %cmp.not.i, label %if.end30.i, label %while.body.i

while.body.i:                                     ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i, i32 %tmp_.0.i)
  %cmp8.not.i = icmp eq i32 %old_.0.i, %tmp_.0.i
  br i1 %cmp8.not.i, label %if.else.i, label %if.then9.i

if.then9.i:                                       ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #9
  %124 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %usec_timeout.i, align 8
  br label %if.end11.i

if.else.i:                                        ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %126 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %126(i32 noundef 214748) #7
  br label %if.end11.i

if.end11.i:                                       ; preds = %if.else.i, %if.then9.i
  %loop.1.i = phi i32 [ %125, %if.then9.i ], [ %loop.0.i, %if.else.i ]
  %127 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx15.i = getelementptr i32, ptr %128, i32 1
  %129 = ptrtoint ptr %arrayidx15.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %arrayidx15.i, align 4
  %add16.i = add i32 %130, 623
  %call17.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add16.i, i32 noundef 0) #7
  %dec.i = add i32 %loop.1.i, -1
  %tobool18.not.i = icmp eq i32 %dec.i, 0
  br i1 %tobool18.not.i, label %while.end.i, label %if.end11.i.while.cond.i_crit_edge

if.end11.i.while.cond.i_crit_edge:                ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i

while.end.i:                                      ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #9
  %and22.i = and i32 %call17.i, 7
  %call23.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.26, i32 noundef 2, i32 noundef %and22.i) #10
  br label %cleanup

if.end30.i:                                       ; preds = %while.cond.i
  %131 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx38.i = getelementptr i32, ptr %132, i32 1
  %133 = ptrtoint ptr %arrayidx38.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %arrayidx38.i, align 4
  %add39.i = add i32 %134, 551
  %call40.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add39.i, i32 noundef 0) #7
  %135 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %usec_timeout.i, align 8
  br label %while.cond43.i

while.cond43.i:                                   ; preds = %if.end51.i.while.cond43.i_crit_edge, %if.end30.i
  %old_33.0.i = phi i32 [ 0, %if.end30.i ], [ %old_33.1.i, %if.end51.i.while.cond43.i_crit_edge ]
  %tmp_34.0.i = phi i32 [ %call40.i, %if.end30.i ], [ %call57.i, %if.end51.i.while.cond43.i_crit_edge ]
  %loop41.0.i = phi i32 [ %136, %if.end30.i ], [ %dec58.i, %if.end51.i.while.cond43.i_crit_edge ]
  %and44.i = and i32 %tmp_34.0.i, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %and44.i)
  %cmp45.not.i = icmp eq i32 %and44.i, 15
  br i1 %cmp45.not.i, label %if.end74.i, label %while.body46.i

while.body46.i:                                   ; preds = %while.cond43.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_33.0.i, i32 %tmp_34.0.i)
  %cmp47.not.i = icmp eq i32 %old_33.0.i, %tmp_34.0.i
  br i1 %cmp47.not.i, label %if.else50.i, label %if.then48.i

if.then48.i:                                      ; preds = %while.body46.i
  call void @__sanitizer_cov_trace_pc() #9
  %137 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %usec_timeout.i, align 8
  br label %if.end51.i

if.else50.i:                                      ; preds = %while.body46.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %139 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %139(i32 noundef 214748) #7
  br label %if.end51.i

if.end51.i:                                       ; preds = %if.else50.i, %if.then48.i
  %old_33.1.i = phi i32 [ %tmp_34.0.i, %if.then48.i ], [ %old_33.0.i, %if.else50.i ]
  %loop41.1.i = phi i32 [ %138, %if.then48.i ], [ %loop41.0.i, %if.else50.i ]
  %140 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx55.i = getelementptr i32, ptr %141, i32 1
  %142 = ptrtoint ptr %arrayidx55.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx55.i, align 4
  %add56.i = add i32 %143, 551
  %call57.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add56.i, i32 noundef 0) #7
  %dec58.i = add i32 %loop41.1.i, -1
  %tobool59.not.i = icmp eq i32 %dec58.i, 0
  br i1 %tobool59.not.i, label %while.end68.i, label %if.end51.i.while.cond43.i_crit_edge

if.end51.i.while.cond43.i_crit_edge:              ; preds = %if.end51.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond43.i

while.end68.i:                                    ; preds = %if.end51.i
  call void @__sanitizer_cov_trace_pc() #9
  %and65.i = and i32 %call57.i, 15
  %call66.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.30, i32 noundef 15, i32 noundef %and65.i) #10
  br label %cleanup

if.end74.i:                                       ; preds = %while.cond43.i
  %144 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %virt, align 8
  %and75.i = and i32 %145, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and75.i)
  %tobool76.not.i = icmp eq i32 %and75.i, 0
  br i1 %tobool76.not.i, label %if.end74.i.cond.false.i_crit_edge, label %land.lhs.true.i

if.end74.i.cond.false.i_crit_edge:                ; preds = %if.end74.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.end74.i
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %146 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %funcs.i, align 4
  %tobool77.not.i = icmp eq ptr %147, null
  br i1 %tobool77.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true78.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true78.i:                                ; preds = %land.lhs.true.i
  %sriov_rreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %147, i32 0, i32 13
  %148 = ptrtoint ptr %sriov_rreg.i to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %sriov_rreg.i, align 4
  %tobool82.not.i = icmp eq ptr %149, null
  br i1 %tobool82.not.i, label %land.lhs.true78.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true78.i.cond.false.i_crit_edge:         ; preds = %land.lhs.true78.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true78.i
  call void @__sanitizer_cov_trace_pc() #9
  %150 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx90.i = getelementptr i32, ptr %151, i32 1
  %152 = ptrtoint ptr %arrayidx90.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %arrayidx90.i, align 4
  %add91.i = add i32 %153, 509
  %call92.i = tail call i32 %149(ptr noundef %handle, i32 noundef %add91.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true78.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.end74.i.cond.false.i_crit_edge
  %154 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx96.i = getelementptr i32, ptr %155, i32 1
  %156 = ptrtoint ptr %arrayidx96.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %arrayidx96.i, align 4
  %add97.i = add i32 %157, 509
  %call98.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add97.i, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %cond.i = phi i32 [ %call92.i, %cond.true.i ], [ %call98.i, %cond.false.i ]
  %or.i = or i32 %cond.i, 256
  %158 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %virt, align 8
  %and101.i = and i32 %159, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and101.i)
  %tobool102.not.i = icmp eq i32 %and101.i, 0
  br i1 %tobool102.not.i, label %cond.end.i.cond.false123.i_crit_edge, label %land.lhs.true103.i

cond.end.i.cond.false123.i_crit_edge:             ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false123.i

land.lhs.true103.i:                               ; preds = %cond.end.i
  %funcs106.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %160 = ptrtoint ptr %funcs106.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %funcs106.i, align 4
  %tobool107.not.i = icmp eq ptr %161, null
  br i1 %tobool107.not.i, label %land.lhs.true103.i.cond.false123.i_crit_edge, label %land.lhs.true108.i

land.lhs.true103.i.cond.false123.i_crit_edge:     ; preds = %land.lhs.true103.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false123.i

land.lhs.true108.i:                               ; preds = %land.lhs.true103.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %161, i32 0, i32 12
  %162 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool112.not.i = icmp eq ptr %163, null
  br i1 %tobool112.not.i, label %land.lhs.true108.i.cond.false123.i_crit_edge, label %cond.true113.i

land.lhs.true108.i.cond.false123.i_crit_edge:     ; preds = %land.lhs.true108.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false123.i

cond.true113.i:                                   ; preds = %land.lhs.true108.i
  call void @__sanitizer_cov_trace_pc() #9
  %164 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx121.i = getelementptr i32, ptr %165, i32 1
  %166 = ptrtoint ptr %arrayidx121.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %arrayidx121.i, align 4
  %add122.i = add i32 %167, 509
  tail call void %163(ptr noundef %handle, i32 noundef %add122.i, i32 noundef %or.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end129.i

cond.false123.i:                                  ; preds = %land.lhs.true108.i.cond.false123.i_crit_edge, %land.lhs.true103.i.cond.false123.i_crit_edge, %cond.end.i.cond.false123.i_crit_edge
  %168 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx127.i = getelementptr i32, ptr %169, i32 1
  %170 = ptrtoint ptr %arrayidx127.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %arrayidx127.i, align 4
  %add128.i = add i32 %171, 509
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add128.i, i32 noundef %or.i, i32 noundef 0) #7
  br label %cond.end129.i

cond.end129.i:                                    ; preds = %cond.false123.i, %cond.true113.i
  %172 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx137.i = getelementptr i32, ptr %173, i32 1
  %174 = ptrtoint ptr %arrayidx137.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %arrayidx137.i, align 4
  %add138.i = add i32 %175, 551
  %call139.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add138.i, i32 noundef 0) #7
  %176 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %usec_timeout.i, align 8
  br label %while.cond142.i

while.cond142.i:                                  ; preds = %if.end150.i.while.cond142.i_crit_edge, %cond.end129.i
  %old_132.0.i = phi i32 [ 0, %cond.end129.i ], [ %old_132.1.i, %if.end150.i.while.cond142.i_crit_edge ]
  %tmp_133.0.i = phi i32 [ %call139.i, %cond.end129.i ], [ %call156.i, %if.end150.i.while.cond142.i_crit_edge ]
  %loop140.0.i = phi i32 [ %177, %cond.end129.i ], [ %dec157.i, %if.end150.i.while.cond142.i_crit_edge ]
  %and143.i = and i32 %tmp_133.0.i, 576
  call void @__sanitizer_cov_trace_const_cmp4(i32 576, i32 %and143.i)
  %cmp144.not.i = icmp eq i32 %and143.i, 576
  br i1 %cmp144.not.i, label %do.body174.i, label %while.body145.i

while.body145.i:                                  ; preds = %while.cond142.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_132.0.i, i32 %tmp_133.0.i)
  %cmp146.not.i = icmp eq i32 %old_132.0.i, %tmp_133.0.i
  br i1 %cmp146.not.i, label %if.else149.i, label %if.then147.i

if.then147.i:                                     ; preds = %while.body145.i
  call void @__sanitizer_cov_trace_pc() #9
  %178 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %usec_timeout.i, align 8
  br label %if.end150.i

if.else149.i:                                     ; preds = %while.body145.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %180 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %180(i32 noundef 214748) #7
  br label %if.end150.i

if.end150.i:                                      ; preds = %if.else149.i, %if.then147.i
  %old_132.1.i = phi i32 [ %tmp_133.0.i, %if.then147.i ], [ %old_132.0.i, %if.else149.i ]
  %loop140.1.i = phi i32 [ %179, %if.then147.i ], [ %loop140.0.i, %if.else149.i ]
  %181 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx154.i = getelementptr i32, ptr %182, i32 1
  %183 = ptrtoint ptr %arrayidx154.i to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load i32, ptr %arrayidx154.i, align 4
  %add155.i = add i32 %184, 551
  %call156.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add155.i, i32 noundef 0) #7
  %dec157.i = add i32 %loop140.1.i, -1
  %tobool158.not.i = icmp eq i32 %dec157.i, 0
  br i1 %tobool158.not.i, label %while.end167.i, label %if.end150.i.while.cond142.i_crit_edge

if.end150.i.while.cond142.i_crit_edge:            ; preds = %if.end150.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond142.i

while.end167.i:                                   ; preds = %if.end150.i
  call void @__sanitizer_cov_trace_pc() #9
  %and164.i = and i32 %call156.i, 576
  %call165.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.30, i32 noundef 576, i32 noundef %and164.i) #10
  br label %cleanup

do.body174.i:                                     ; preds = %while.cond142.i
  %185 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx179.i = getelementptr i32, ptr %186, i32 1
  %187 = ptrtoint ptr %arrayidx179.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %arrayidx179.i, align 4
  %add180.i = add i32 %188, 600
  %call181.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add180.i, i32 noundef 0) #7
  %and182.i = and i32 %call181.i, -513
  %189 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx187.i = getelementptr i32, ptr %190, i32 1
  %191 = ptrtoint ptr %arrayidx187.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %arrayidx187.i, align 4
  %add188.i = add i32 %192, 600
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add188.i, i32 noundef %and182.i, i32 noundef 0) #7
  %193 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx196.i = getelementptr i32, ptr %194, i32 1
  %195 = ptrtoint ptr %arrayidx196.i to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load i32, ptr %arrayidx196.i, align 4
  %add197.i = add i32 %196, 608
  %call198.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add197.i, i32 noundef 0) #7
  %or200.i = or i32 %call198.i, 8192
  %197 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx204.i = getelementptr i32, ptr %198, i32 1
  %199 = ptrtoint ptr %arrayidx204.i to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load i32, ptr %arrayidx204.i, align 4
  %add205.i = add i32 %200, 608
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add205.i, i32 noundef %or200.i, i32 noundef 0) #7
  %201 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx213.i = getelementptr i32, ptr %202, i32 1
  %203 = ptrtoint ptr %arrayidx213.i to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %arrayidx213.i, align 4
  %add214.i = add i32 %204, 608
  %call215.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add214.i, i32 noundef 0) #7
  %or217.i = or i32 %call215.i, 4
  %205 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx221.i = getelementptr i32, ptr %206, i32 1
  %207 = ptrtoint ptr %arrayidx221.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %arrayidx221.i, align 4
  %add222.i = add i32 %208, 608
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add222.i, i32 noundef %or217.i, i32 noundef 0) #7
  %209 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx230.i = getelementptr i32, ptr %210, i32 1
  %211 = ptrtoint ptr %arrayidx230.i to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load i32, ptr %arrayidx230.i, align 4
  %add231.i = add i32 %212, 608
  %call232.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add231.i, i32 noundef 0) #7
  %or234.i = or i32 %call232.i, 8
  %213 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx238.i = getelementptr i32, ptr %214, i32 1
  %215 = ptrtoint ptr %arrayidx238.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %arrayidx238.i, align 4
  %add239.i = add i32 %216, 608
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add239.i, i32 noundef %or234.i, i32 noundef 0) #7
  %217 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %virt, align 8
  %and244.i = and i32 %218, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and244.i)
  %tobool245.not.i = icmp eq i32 %and244.i, 0
  br i1 %tobool245.not.i, label %do.body174.i.cond.false267.i_crit_edge, label %land.lhs.true246.i

do.body174.i.cond.false267.i_crit_edge:           ; preds = %do.body174.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false267.i

land.lhs.true246.i:                               ; preds = %do.body174.i
  %funcs249.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %219 = ptrtoint ptr %funcs249.i to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %funcs249.i, align 4
  %tobool250.not.i = icmp eq ptr %220, null
  br i1 %tobool250.not.i, label %land.lhs.true246.i.cond.false267.i_crit_edge, label %land.lhs.true251.i

land.lhs.true246.i.cond.false267.i_crit_edge:     ; preds = %land.lhs.true246.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false267.i

land.lhs.true251.i:                               ; preds = %land.lhs.true246.i
  %sriov_wreg255.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %220, i32 0, i32 12
  %221 = ptrtoint ptr %sriov_wreg255.i to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load ptr, ptr %sriov_wreg255.i, align 4
  %tobool256.not.i = icmp eq ptr %222, null
  br i1 %tobool256.not.i, label %land.lhs.true251.i.cond.false267.i_crit_edge, label %cond.true257.i

land.lhs.true251.i.cond.false267.i_crit_edge:     ; preds = %land.lhs.true251.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false267.i

cond.true257.i:                                   ; preds = %land.lhs.true251.i
  call void @__sanitizer_cov_trace_pc() #9
  %223 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx265.i = getelementptr i32, ptr %224, i32 1
  %225 = ptrtoint ptr %arrayidx265.i to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %arrayidx265.i, align 4
  %add266.i = add i32 %226, 623
  tail call void %222(ptr noundef %handle, i32 noundef %add266.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end273.i

cond.false267.i:                                  ; preds = %land.lhs.true251.i.cond.false267.i_crit_edge, %land.lhs.true246.i.cond.false267.i_crit_edge, %do.body174.i.cond.false267.i_crit_edge
  %227 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx271.i = getelementptr i32, ptr %228, i32 1
  %229 = ptrtoint ptr %arrayidx271.i to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load i32, ptr %arrayidx271.i, align 4
  %add272.i = add i32 %230, 623
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add272.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end273.i

cond.end273.i:                                    ; preds = %cond.false267.i, %cond.true257.i
  tail call fastcc void @vcn_v2_0_enable_clock_gating(ptr noundef %handle) #7
  tail call fastcc void @vcn_v2_0_enable_static_power_gating(ptr noundef %handle) #7
  br label %power_off.i

power_off.i:                                      ; preds = %cond.end273.i, %vcn_v2_0_stop_dpg_mode.exit.i
  %dpm_enabled.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 98, i32 13
  %231 = ptrtoint ptr %dpm_enabled.i to i32
  call void @__asan_load1_noabort(i32 %231)
  %232 = load i8, ptr %dpm_enabled.i, align 8, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %232)
  %tobool274.not.i = icmp eq i8 %232, 0
  br i1 %tobool274.not.i, label %power_off.i.if.then10_crit_edge, label %if.then275.i

power_off.i.if.then10_crit_edge:                  ; preds = %power_off.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then10

if.then275.i:                                     ; preds = %power_off.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %handle, i1 noundef zeroext false) #7
  br label %if.then10

if.else:                                          ; preds = %if.end4
  %fw_shared_cpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 15
  %233 = ptrtoint ptr %fw_shared_cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load ptr, ptr %fw_shared_cpu_addr.i, align 8
  %dpm_enabled.i23 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 98, i32 13
  %235 = ptrtoint ptr %dpm_enabled.i23 to i32
  call void @__asan_load1_noabort(i32 %235)
  %236 = load i8, ptr %dpm_enabled.i23, align 8, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %236)
  %tobool.not.i24 = icmp eq i8 %236, 0
  br i1 %tobool.not.i24, label %if.else.if.end.i_crit_edge, label %if.then.i25

if.else.if.end.i_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i

if.then.i25:                                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %handle, i1 noundef zeroext true) #7
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i25, %if.else.if.end.i_crit_edge
  %pg_flags.i26 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %237 = ptrtoint ptr %pg_flags.i26 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load i32, ptr %pg_flags.i26, align 4
  %and.i27 = and i32 %238, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i27)
  %tobool4.not.i = icmp eq i32 %and.i27, 0
  br i1 %tobool4.not.i, label %if.end8.i, label %if.then5.i

if.then5.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %indirect_sram.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 5
  %239 = ptrtoint ptr %indirect_sram.i to i32
  call void @__asan_load1_noabort(i32 %239)
  %240 = load i8, ptr %indirect_sram.i, align 4, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %240)
  %tobool7.i = icmp ne i8 %240, 0
  tail call fastcc void @vcn_v2_0_start_dpg_mode(ptr noundef %handle, i1 noundef zeroext %tobool7.i) #7
  br label %if.then10

if.end8.i:                                        ; preds = %if.end.i
  %241 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %virt, align 8
  %and.i.i29 = and i32 %242, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i29)
  %tobool.not.i.i30 = icmp eq i32 %and.i.i29, 0
  br i1 %tobool.not.i.i30, label %if.end.i.i31, label %if.end8.i.vcn_v2_0_disable_static_power_gating.exit.i_crit_edge

if.end8.i.vcn_v2_0_disable_static_power_gating.exit.i_crit_edge: ; preds = %if.end8.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_disable_static_power_gating.exit.i

if.end.i.i31:                                     ; preds = %if.end8.i
  %and1.i.i = and i32 %238, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %tobool2.not.i.i = icmp eq i32 %and1.i.i, 0
  %arrayidx78.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %243 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx80.i.i = getelementptr i32, ptr %244, i32 1
  %245 = ptrtoint ptr %arrayidx80.i.i to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load i32, ptr %arrayidx80.i.i, align 4
  br i1 %tobool2.not.i.i, label %cond.false76.i.i, label %cond.false.i.i34

cond.false.i.i34:                                 ; preds = %if.end.i.i31
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %246, i32 noundef 699045, i32 noundef 0) #7
  %247 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx28.i.i = getelementptr i32, ptr %248, i32 1
  %249 = ptrtoint ptr %arrayidx28.i.i to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %arrayidx28.i.i, align 4
  %add29.i.i = add i32 %250, 1
  %call.i.i32 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add29.i.i, i32 noundef 0) #7
  %usec_timeout.i.i33 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %251 = ptrtoint ptr %usec_timeout.i.i33 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load i32, ptr %usec_timeout.i.i33, align 8
  br label %while.cond.i.i39

while.cond.i.i39:                                 ; preds = %if.end34.i.i.while.cond.i.i39_crit_edge, %cond.false.i.i34
  %tmp_.0.i.i35 = phi i32 [ %call.i.i32, %cond.false.i.i34 ], [ %call40.i.i, %if.end34.i.i.while.cond.i.i39_crit_edge ]
  %loop.0.i.i36 = phi i32 [ %252, %cond.false.i.i34 ], [ %dec.i.i43, %if.end34.i.i.while.cond.i.i39_crit_edge ]
  %old_.0.i.i37 = phi i32 [ 0, %cond.false.i.i34 ], [ %tmp_.0.i.i35, %if.end34.i.i.while.cond.i.i39_crit_edge ]
  %and30.i.i = and i32 %tmp_.0.i.i35, 1048575
  call void @__sanitizer_cov_trace_const_cmp4(i32 699040, i32 %and30.i.i)
  %cmp.not.i.i38 = icmp eq i32 %and30.i.i, 699040
  br i1 %cmp.not.i.i38, label %while.cond.i.i39.if.end124.i.i_crit_edge, label %while.body.i.i40

while.cond.i.i39.if.end124.i.i_crit_edge:         ; preds = %while.cond.i.i39
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end124.i.i

while.body.i.i40:                                 ; preds = %while.cond.i.i39
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i.i37, i32 %tmp_.0.i.i35)
  %cmp31.not.i.i = icmp eq i32 %old_.0.i.i37, %tmp_.0.i.i35
  br i1 %cmp31.not.i.i, label %if.else.i.i41, label %if.then32.i.i

if.then32.i.i:                                    ; preds = %while.body.i.i40
  call void @__sanitizer_cov_trace_pc() #9
  %253 = ptrtoint ptr %usec_timeout.i.i33 to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load i32, ptr %usec_timeout.i.i33, align 8
  br label %if.end34.i.i

if.else.i.i41:                                    ; preds = %while.body.i.i40
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %255 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %255(i32 noundef 214748) #7
  br label %if.end34.i.i

if.end34.i.i:                                     ; preds = %if.else.i.i41, %if.then32.i.i
  %loop.1.i.i42 = phi i32 [ %254, %if.then32.i.i ], [ %loop.0.i.i36, %if.else.i.i41 ]
  %256 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx38.i.i = getelementptr i32, ptr %257, i32 1
  %258 = ptrtoint ptr %arrayidx38.i.i to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load i32, ptr %arrayidx38.i.i, align 4
  %add39.i.i = add i32 %259, 1
  %call40.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add39.i.i, i32 noundef 0) #7
  %dec.i.i43 = add i32 %loop.1.i.i42, -1
  %tobool41.not.i.i = icmp eq i32 %dec.i.i43, 0
  br i1 %tobool41.not.i.i, label %if.end34.i.i.if.end124.sink.split.i.i_crit_edge, label %if.end34.i.i.while.cond.i.i39_crit_edge

if.end34.i.i.while.cond.i.i39_crit_edge:          ; preds = %if.end34.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i39

if.end34.i.i.if.end124.sink.split.i.i_crit_edge:  ; preds = %if.end34.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end124.sink.split.i.i

cond.false76.i.i:                                 ; preds = %if.end.i.i31
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %246, i32 noundef 349525, i32 noundef 0) #7
  %260 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx90.i.i = getelementptr i32, ptr %261, i32 1
  %262 = ptrtoint ptr %arrayidx90.i.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load i32, ptr %arrayidx90.i.i, align 4
  %add91.i.i = add i32 %263, 1
  %call92.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add91.i.i, i32 noundef 0) #7
  %usec_timeout94.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %264 = ptrtoint ptr %usec_timeout94.i.i to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load i32, ptr %usec_timeout94.i.i, align 8
  br label %while.cond95.i.i

while.cond95.i.i:                                 ; preds = %if.end103.i.i.while.cond95.i.i_crit_edge, %cond.false76.i.i
  %old_85.0.i.i = phi i32 [ 0, %cond.false76.i.i ], [ %old_85.1.i.i, %if.end103.i.i.while.cond95.i.i_crit_edge ]
  %tmp_86.0.i.i = phi i32 [ %call92.i.i, %cond.false76.i.i ], [ %call109.i.i, %if.end103.i.i.while.cond95.i.i_crit_edge ]
  %loop93.0.i.i = phi i32 [ %265, %cond.false76.i.i ], [ %dec110.i.i, %if.end103.i.i.while.cond95.i.i_crit_edge ]
  %and96.i.i = and i32 %tmp_86.0.i.i, 1048575
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and96.i.i)
  %cmp97.not.i.i = icmp eq i32 %and96.i.i, 0
  br i1 %cmp97.not.i.i, label %while.cond95.i.i.if.end124.i.i_crit_edge, label %while.body98.i.i

while.cond95.i.i.if.end124.i.i_crit_edge:         ; preds = %while.cond95.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end124.i.i

while.body98.i.i:                                 ; preds = %while.cond95.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_85.0.i.i, i32 %tmp_86.0.i.i)
  %cmp99.not.i.i = icmp eq i32 %old_85.0.i.i, %tmp_86.0.i.i
  br i1 %cmp99.not.i.i, label %if.else102.i.i, label %if.then100.i.i

if.then100.i.i:                                   ; preds = %while.body98.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %266 = ptrtoint ptr %usec_timeout94.i.i to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %usec_timeout94.i.i, align 8
  br label %if.end103.i.i

if.else102.i.i:                                   ; preds = %while.body98.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %268 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %268(i32 noundef 214748) #7
  br label %if.end103.i.i

if.end103.i.i:                                    ; preds = %if.else102.i.i, %if.then100.i.i
  %old_85.1.i.i = phi i32 [ %tmp_86.0.i.i, %if.then100.i.i ], [ %old_85.0.i.i, %if.else102.i.i ]
  %loop93.1.i.i = phi i32 [ %267, %if.then100.i.i ], [ %loop93.0.i.i, %if.else102.i.i ]
  %269 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx107.i.i = getelementptr i32, ptr %270, i32 1
  %271 = ptrtoint ptr %arrayidx107.i.i to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load i32, ptr %arrayidx107.i.i, align 4
  %add108.i.i = add i32 %272, 1
  %call109.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add108.i.i, i32 noundef 0) #7
  %dec110.i.i = add i32 %loop93.1.i.i, -1
  %tobool111.not.i.i = icmp eq i32 %dec110.i.i, 0
  br i1 %tobool111.not.i.i, label %if.end103.i.i.if.end124.sink.split.i.i_crit_edge, label %if.end103.i.i.while.cond95.i.i_crit_edge

if.end103.i.i.while.cond95.i.i_crit_edge:         ; preds = %if.end103.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond95.i.i

if.end103.i.i.if.end124.sink.split.i.i_crit_edge: ; preds = %if.end103.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end124.sink.split.i.i

if.end124.sink.split.i.i:                         ; preds = %if.end103.i.i.if.end124.sink.split.i.i_crit_edge, %if.end34.i.i.if.end124.sink.split.i.i_crit_edge
  %call109.lcssa.sink.i.i = phi i32 [ %call109.i.i, %if.end103.i.i.if.end124.sink.split.i.i_crit_edge ], [ %call40.i.i, %if.end34.i.i.if.end124.sink.split.i.i_crit_edge ]
  %.sink.i.i = phi i32 [ 0, %if.end103.i.i.if.end124.sink.split.i.i_crit_edge ], [ 699040, %if.end34.i.i.if.end124.sink.split.i.i_crit_edge ]
  %and117.i.i = and i32 %call109.lcssa.sink.i.i, 1048575
  %call118.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.46, i32 noundef %.sink.i.i, i32 noundef %and117.i.i) #10
  br label %if.end124.i.i

if.end124.i.i:                                    ; preds = %if.end124.sink.split.i.i, %while.cond95.i.i.if.end124.i.i_crit_edge, %while.cond.i.i39.if.end124.i.i_crit_edge
  %273 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load i32, ptr %virt, align 8
  %and127.i.i = and i32 %274, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and127.i.i)
  %tobool128.not.i.i = icmp eq i32 %and127.i.i, 0
  br i1 %tobool128.not.i.i, label %if.end124.i.i.cond.false150.i.i_crit_edge, label %land.lhs.true129.i.i

if.end124.i.i.cond.false150.i.i_crit_edge:        ; preds = %if.end124.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false150.i.i

land.lhs.true129.i.i:                             ; preds = %if.end124.i.i
  %funcs132.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %275 = ptrtoint ptr %funcs132.i.i to i32
  call void @__asan_load4_noabort(i32 %275)
  %276 = load ptr, ptr %funcs132.i.i, align 4
  %tobool133.not.i.i = icmp eq ptr %276, null
  br i1 %tobool133.not.i.i, label %land.lhs.true129.i.i.cond.false150.i.i_crit_edge, label %land.lhs.true134.i.i

land.lhs.true129.i.i.cond.false150.i.i_crit_edge: ; preds = %land.lhs.true129.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false150.i.i

land.lhs.true134.i.i:                             ; preds = %land.lhs.true129.i.i
  %sriov_rreg.i.i44 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %276, i32 0, i32 13
  %277 = ptrtoint ptr %sriov_rreg.i.i44 to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load ptr, ptr %sriov_rreg.i.i44, align 4
  %tobool138.not.i.i = icmp eq ptr %278, null
  br i1 %tobool138.not.i.i, label %land.lhs.true134.i.i.cond.false150.i.i_crit_edge, label %cond.true139.i.i

land.lhs.true134.i.i.cond.false150.i.i_crit_edge: ; preds = %land.lhs.true134.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false150.i.i

cond.true139.i.i:                                 ; preds = %land.lhs.true134.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %279 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %279)
  %280 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx147.i.i = getelementptr i32, ptr %280, i32 1
  %281 = ptrtoint ptr %arrayidx147.i.i to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load i32, ptr %arrayidx147.i.i, align 4
  %add148.i.i = add i32 %282, 4
  %call149.i.i = tail call i32 %278(ptr noundef %handle, i32 noundef %add148.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end157.i.i

cond.false150.i.i:                                ; preds = %land.lhs.true134.i.i.cond.false150.i.i_crit_edge, %land.lhs.true129.i.i.cond.false150.i.i_crit_edge, %if.end124.i.i.cond.false150.i.i_crit_edge
  %283 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx154.i.i = getelementptr i32, ptr %284, i32 1
  %285 = ptrtoint ptr %arrayidx154.i.i to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %arrayidx154.i.i, align 4
  %add155.i.i = add i32 %286, 4
  %call156.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add155.i.i, i32 noundef 0) #7
  br label %cond.end157.i.i

cond.end157.i.i:                                  ; preds = %cond.false150.i.i, %cond.true139.i.i
  %cond.i.i45 = phi i32 [ %call149.i.i, %cond.true139.i.i ], [ %call156.i.i, %cond.false150.i.i ]
  %and158.i.i = and i32 %cond.i.i45, -260
  %287 = ptrtoint ptr %pg_flags.i26 to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load i32, ptr %pg_flags.i26, align 4
  %and160.i.i = and i32 %288, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and160.i.i)
  %tobool161.not.i.i = icmp eq i32 %and160.i.i, 0
  %or.i.i = or i32 %and158.i.i, 258
  %spec.select.i.i = select i1 %tobool161.not.i.i, i32 %and158.i.i, i32 %or.i.i
  %289 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load i32, ptr %virt, align 8
  %and166.i.i = and i32 %290, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and166.i.i)
  %tobool167.not.i.i = icmp eq i32 %and166.i.i, 0
  br i1 %tobool167.not.i.i, label %cond.end157.i.i.cond.false189.i.i_crit_edge, label %land.lhs.true168.i.i

cond.end157.i.i.cond.false189.i.i_crit_edge:      ; preds = %cond.end157.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false189.i.i

land.lhs.true168.i.i:                             ; preds = %cond.end157.i.i
  %funcs171.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %291 = ptrtoint ptr %funcs171.i.i to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load ptr, ptr %funcs171.i.i, align 4
  %tobool172.not.i.i = icmp eq ptr %292, null
  br i1 %tobool172.not.i.i, label %land.lhs.true168.i.i.cond.false189.i.i_crit_edge, label %land.lhs.true173.i.i

land.lhs.true168.i.i.cond.false189.i.i_crit_edge: ; preds = %land.lhs.true168.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false189.i.i

land.lhs.true173.i.i:                             ; preds = %land.lhs.true168.i.i
  %sriov_wreg177.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %292, i32 0, i32 12
  %293 = ptrtoint ptr %sriov_wreg177.i.i to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load ptr, ptr %sriov_wreg177.i.i, align 4
  %tobool178.not.i.i = icmp eq ptr %294, null
  br i1 %tobool178.not.i.i, label %land.lhs.true173.i.i.cond.false189.i.i_crit_edge, label %cond.true179.i.i

land.lhs.true173.i.i.cond.false189.i.i_crit_edge: ; preds = %land.lhs.true173.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false189.i.i

cond.true179.i.i:                                 ; preds = %land.lhs.true173.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %295 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx187.i.i = getelementptr i32, ptr %296, i32 1
  %297 = ptrtoint ptr %arrayidx187.i.i to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load i32, ptr %arrayidx187.i.i, align 4
  %add188.i.i = add i32 %298, 4
  tail call void %294(ptr noundef %handle, i32 noundef %add188.i.i, i32 noundef %spec.select.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v2_0_disable_static_power_gating.exit.i

cond.false189.i.i:                                ; preds = %land.lhs.true173.i.i.cond.false189.i.i_crit_edge, %land.lhs.true168.i.i.cond.false189.i.i_crit_edge, %cond.end157.i.i.cond.false189.i.i_crit_edge
  %299 = ptrtoint ptr %arrayidx78.i.i to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load ptr, ptr %arrayidx78.i.i, align 8
  %arrayidx193.i.i = getelementptr i32, ptr %300, i32 1
  %301 = ptrtoint ptr %arrayidx193.i.i to i32
  call void @__asan_load4_noabort(i32 %301)
  %302 = load i32, ptr %arrayidx193.i.i, align 4
  %add194.i.i = add i32 %302, 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add194.i.i, i32 noundef %spec.select.i.i, i32 noundef 0) #7
  br label %vcn_v2_0_disable_static_power_gating.exit.i

vcn_v2_0_disable_static_power_gating.exit.i:      ; preds = %cond.false189.i.i, %cond.true179.i.i, %if.end8.i.vcn_v2_0_disable_static_power_gating.exit.i_crit_edge
  %303 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load i32, ptr %virt, align 8
  %and9.i = and i32 %304, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and9.i)
  %tobool10.not.i = icmp eq i32 %and9.i, 0
  br i1 %tobool10.not.i, label %vcn_v2_0_disable_static_power_gating.exit.i.cond.false.i53_crit_edge, label %land.lhs.true.i47

vcn_v2_0_disable_static_power_gating.exit.i.cond.false.i53_crit_edge: ; preds = %vcn_v2_0_disable_static_power_gating.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i53

land.lhs.true.i47:                                ; preds = %vcn_v2_0_disable_static_power_gating.exit.i
  %funcs.i46 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %305 = ptrtoint ptr %funcs.i46 to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load ptr, ptr %funcs.i46, align 4
  %tobool11.not.i = icmp eq ptr %306, null
  br i1 %tobool11.not.i, label %land.lhs.true.i47.cond.false.i53_crit_edge, label %land.lhs.true12.i

land.lhs.true.i47.cond.false.i53_crit_edge:       ; preds = %land.lhs.true.i47
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i53

land.lhs.true12.i:                                ; preds = %land.lhs.true.i47
  %sriov_rreg.i48 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %306, i32 0, i32 13
  %307 = ptrtoint ptr %sriov_rreg.i48 to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load ptr, ptr %sriov_rreg.i48, align 4
  %tobool16.not.i = icmp eq ptr %308, null
  br i1 %tobool16.not.i, label %land.lhs.true12.i.cond.false.i53_crit_edge, label %cond.true.i52

land.lhs.true12.i.cond.false.i53_crit_edge:       ; preds = %land.lhs.true12.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i53

cond.true.i52:                                    ; preds = %land.lhs.true12.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i49 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %309 = ptrtoint ptr %arrayidx.i49 to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load ptr, ptr %arrayidx.i49, align 8
  %arrayidx22.i = getelementptr i32, ptr %310, i32 1
  %311 = ptrtoint ptr %arrayidx22.i to i32
  call void @__asan_load4_noabort(i32 %311)
  %312 = load i32, ptr %arrayidx22.i, align 4
  %add.i50 = add i32 %312, 623
  %call23.i51 = tail call i32 %308(ptr noundef %handle, i32 noundef %add.i50, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i56

cond.false.i53:                                   ; preds = %land.lhs.true12.i.cond.false.i53_crit_edge, %land.lhs.true.i47.cond.false.i53_crit_edge, %vcn_v2_0_disable_static_power_gating.exit.i.cond.false.i53_crit_edge
  %arrayidx25.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %313 = ptrtoint ptr %arrayidx25.i to i32
  call void @__asan_load4_noabort(i32 %313)
  %314 = load ptr, ptr %arrayidx25.i, align 8
  %arrayidx27.i = getelementptr i32, ptr %314, i32 1
  %315 = ptrtoint ptr %arrayidx27.i to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %arrayidx27.i, align 4
  %add28.i = add i32 %316, 623
  %call29.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add28.i, i32 noundef 0) #7
  br label %cond.end.i56

cond.end.i56:                                     ; preds = %cond.false.i53, %cond.true.i52
  %cond.i54 = phi i32 [ %call23.i51, %cond.true.i52 ], [ %call29.i, %cond.false.i53 ]
  %or.i55 = or i32 %cond.i54, 4
  %317 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load i32, ptr %virt, align 8
  %and32.i = and i32 %318, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and32.i)
  %tobool33.not.i = icmp eq i32 %and32.i, 0
  br i1 %tobool33.not.i, label %cond.end.i56.cond.false54.i_crit_edge, label %land.lhs.true34.i

cond.end.i56.cond.false54.i_crit_edge:            ; preds = %cond.end.i56
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54.i

land.lhs.true34.i:                                ; preds = %cond.end.i56
  %funcs37.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %319 = ptrtoint ptr %funcs37.i to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load ptr, ptr %funcs37.i, align 4
  %tobool38.not.i = icmp eq ptr %320, null
  br i1 %tobool38.not.i, label %land.lhs.true34.i.cond.false54.i_crit_edge, label %land.lhs.true39.i

land.lhs.true34.i.cond.false54.i_crit_edge:       ; preds = %land.lhs.true34.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54.i

land.lhs.true39.i:                                ; preds = %land.lhs.true34.i
  %sriov_wreg.i57 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %320, i32 0, i32 12
  %321 = ptrtoint ptr %sriov_wreg.i57 to i32
  call void @__asan_load4_noabort(i32 %321)
  %322 = load ptr, ptr %sriov_wreg.i57, align 4
  %tobool43.not.i = icmp eq ptr %322, null
  br i1 %tobool43.not.i, label %land.lhs.true39.i.cond.false54.i_crit_edge, label %cond.true44.i

land.lhs.true39.i.cond.false54.i_crit_edge:       ; preds = %land.lhs.true39.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54.i

cond.true44.i:                                    ; preds = %land.lhs.true39.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx50.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %323 = ptrtoint ptr %arrayidx50.i to i32
  call void @__asan_load4_noabort(i32 %323)
  %324 = load ptr, ptr %arrayidx50.i, align 8
  %arrayidx52.i = getelementptr i32, ptr %324, i32 1
  %325 = ptrtoint ptr %arrayidx52.i to i32
  call void @__asan_load4_noabort(i32 %325)
  %326 = load i32, ptr %arrayidx52.i, align 4
  %add53.i = add i32 %326, 623
  tail call void %322(ptr noundef %handle, i32 noundef %add53.i, i32 noundef %or.i55, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end60.i

cond.false54.i:                                   ; preds = %land.lhs.true39.i.cond.false54.i_crit_edge, %land.lhs.true34.i.cond.false54.i_crit_edge, %cond.end.i56.cond.false54.i_crit_edge
  %arrayidx56.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %327 = ptrtoint ptr %arrayidx56.i to i32
  call void @__asan_load4_noabort(i32 %327)
  %328 = load ptr, ptr %arrayidx56.i, align 8
  %arrayidx58.i = getelementptr i32, ptr %328, i32 1
  %329 = ptrtoint ptr %arrayidx58.i to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load i32, ptr %arrayidx58.i, align 4
  %add59.i = add i32 %330, 623
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add59.i, i32 noundef %or.i55, i32 noundef 0) #7
  br label %cond.end60.i

cond.end60.i:                                     ; preds = %cond.false54.i, %cond.true44.i
  tail call fastcc void @vcn_v2_0_disable_clock_gating(ptr noundef %handle) #7
  %arrayidx62.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %331 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx64.i = getelementptr i32, ptr %332, i32 1
  %333 = ptrtoint ptr %arrayidx64.i to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load i32, ptr %arrayidx64.i, align 4
  %add65.i = add i32 %334, 600
  %call66.i58 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add65.i, i32 noundef 0) #7
  %or68.i = or i32 %call66.i58, 512
  %335 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %335)
  %336 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx72.i = getelementptr i32, ptr %336, i32 1
  %337 = ptrtoint ptr %arrayidx72.i to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load i32, ptr %arrayidx72.i, align 4
  %add73.i = add i32 %338, 600
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add73.i, i32 noundef %or68.i, i32 noundef 0) #7
  %339 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx79.i = getelementptr i32, ptr %340, i32 1
  %341 = ptrtoint ptr %arrayidx79.i to i32
  call void @__asan_load4_noabort(i32 %341)
  %342 = load i32, ptr %arrayidx79.i, align 4
  %add80.i = add i32 %342, 512
  %call81.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add80.i, i32 noundef 0) #7
  %and82.i = and i32 %call81.i, -3
  %343 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %343)
  %344 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx87.i = getelementptr i32, ptr %344, i32 1
  %345 = ptrtoint ptr %arrayidx87.i to i32
  call void @__asan_load4_noabort(i32 %345)
  %346 = load i32, ptr %arrayidx87.i, align 4
  %add88.i = add i32 %346, 512
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add88.i, i32 noundef %and82.i, i32 noundef 0) #7
  %347 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %347)
  %348 = load i32, ptr %virt, align 8
  %and93.i = and i32 %348, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and93.i)
  %tobool94.not.i = icmp eq i32 %and93.i, 0
  br i1 %tobool94.not.i, label %cond.end60.i.cond.false117.i_crit_edge, label %land.lhs.true95.i

cond.end60.i.cond.false117.i_crit_edge:           ; preds = %cond.end60.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

land.lhs.true95.i:                                ; preds = %cond.end60.i
  %funcs98.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %349 = ptrtoint ptr %funcs98.i to i32
  call void @__asan_load4_noabort(i32 %349)
  %350 = load ptr, ptr %funcs98.i, align 4
  %tobool99.not.i = icmp eq ptr %350, null
  br i1 %tobool99.not.i, label %land.lhs.true95.i.cond.false117.i_crit_edge, label %land.lhs.true100.i

land.lhs.true95.i.cond.false117.i_crit_edge:      ; preds = %land.lhs.true95.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

land.lhs.true100.i:                               ; preds = %land.lhs.true95.i
  %sriov_rreg104.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %350, i32 0, i32 13
  %351 = ptrtoint ptr %sriov_rreg104.i to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load ptr, ptr %sriov_rreg104.i, align 4
  %tobool105.not.i = icmp eq ptr %352, null
  br i1 %tobool105.not.i, label %land.lhs.true100.i.cond.false117.i_crit_edge, label %cond.true106.i

land.lhs.true100.i.cond.false117.i_crit_edge:     ; preds = %land.lhs.true100.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

cond.true106.i:                                   ; preds = %land.lhs.true100.i
  call void @__sanitizer_cov_trace_pc() #9
  %353 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx114.i = getelementptr i32, ptr %354, i32 1
  %355 = ptrtoint ptr %arrayidx114.i to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load i32, ptr %arrayidx114.i, align 4
  %add115.i = add i32 %356, 550
  %call116.i = tail call i32 %352(ptr noundef %handle, i32 noundef %add115.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end124.i

cond.false117.i:                                  ; preds = %land.lhs.true100.i.cond.false117.i_crit_edge, %land.lhs.true95.i.cond.false117.i_crit_edge, %cond.end60.i.cond.false117.i_crit_edge
  %357 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx121.i59 = getelementptr i32, ptr %358, i32 1
  %359 = ptrtoint ptr %arrayidx121.i59 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load i32, ptr %arrayidx121.i59, align 4
  %add122.i60 = add i32 %360, 550
  %call123.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add122.i60, i32 noundef 0) #7
  br label %cond.end124.i

cond.end124.i:                                    ; preds = %cond.false117.i, %cond.true106.i
  %cond125.i = phi i32 [ %call116.i, %cond.true106.i ], [ %call123.i, %cond.false117.i ]
  %361 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load i32, ptr %virt, align 8
  %and128.i = and i32 %362, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and128.i)
  %tobool129.not.i = icmp eq i32 %and128.i, 0
  br i1 %tobool129.not.i, label %cond.end124.i.cond.false155.i_crit_edge, label %land.lhs.true130.i

cond.end124.i.cond.false155.i_crit_edge:          ; preds = %cond.end124.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155.i

land.lhs.true130.i:                               ; preds = %cond.end124.i
  %funcs133.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %363 = ptrtoint ptr %funcs133.i to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load ptr, ptr %funcs133.i, align 4
  %tobool134.not.i = icmp eq ptr %364, null
  br i1 %tobool134.not.i, label %land.lhs.true130.i.cond.false155.i_crit_edge, label %land.lhs.true135.i

land.lhs.true130.i.cond.false155.i_crit_edge:     ; preds = %land.lhs.true130.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155.i

land.lhs.true135.i:                               ; preds = %land.lhs.true130.i
  %sriov_wreg139.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %364, i32 0, i32 12
  %365 = ptrtoint ptr %sriov_wreg139.i to i32
  call void @__asan_load4_noabort(i32 %365)
  %366 = load ptr, ptr %sriov_wreg139.i, align 4
  %tobool140.not.i = icmp eq ptr %366, null
  br i1 %tobool140.not.i, label %land.lhs.true135.i.cond.false155.i_crit_edge, label %cond.true141.i

land.lhs.true135.i.cond.false155.i_crit_edge:     ; preds = %land.lhs.true135.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155.i

cond.true141.i:                                   ; preds = %land.lhs.true135.i
  call void @__sanitizer_cov_trace_pc() #9
  %367 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %367)
  %368 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx149.i = getelementptr i32, ptr %368, i32 1
  %369 = ptrtoint ptr %arrayidx149.i to i32
  call void @__asan_load4_noabort(i32 %369)
  %370 = load i32, ptr %arrayidx149.i, align 4
  %add150.i = add i32 %370, 550
  %or154.i = or i32 %cond125.i, 2109696
  tail call void %366(ptr noundef %handle, i32 noundef %add150.i, i32 noundef %or154.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end165.i

cond.false155.i:                                  ; preds = %land.lhs.true135.i.cond.false155.i_crit_edge, %land.lhs.true130.i.cond.false155.i_crit_edge, %cond.end124.i.cond.false155.i_crit_edge
  %371 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %371)
  %372 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx159.i = getelementptr i32, ptr %372, i32 1
  %373 = ptrtoint ptr %arrayidx159.i to i32
  call void @__asan_load4_noabort(i32 %373)
  %374 = load i32, ptr %arrayidx159.i, align 4
  %add160.i = add i32 %374, 550
  %or164.i = or i32 %cond125.i, 2109696
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add160.i, i32 noundef %or164.i, i32 noundef 0) #7
  br label %cond.end165.i

cond.end165.i:                                    ; preds = %cond.false155.i, %cond.true141.i
  %375 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %375)
  %376 = load i32, ptr %virt, align 8
  %and168.i = and i32 %376, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and168.i)
  %tobool169.not.i = icmp eq i32 %and168.i, 0
  br i1 %tobool169.not.i, label %cond.end165.i.cond.false192.i_crit_edge, label %land.lhs.true170.i

cond.end165.i.cond.false192.i_crit_edge:          ; preds = %cond.end165.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false192.i

land.lhs.true170.i:                               ; preds = %cond.end165.i
  %funcs173.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %377 = ptrtoint ptr %funcs173.i to i32
  call void @__asan_load4_noabort(i32 %377)
  %378 = load ptr, ptr %funcs173.i, align 4
  %tobool174.not.i = icmp eq ptr %378, null
  br i1 %tobool174.not.i, label %land.lhs.true170.i.cond.false192.i_crit_edge, label %land.lhs.true175.i

land.lhs.true170.i.cond.false192.i_crit_edge:     ; preds = %land.lhs.true170.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false192.i

land.lhs.true175.i:                               ; preds = %land.lhs.true170.i
  %sriov_rreg179.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %378, i32 0, i32 13
  %379 = ptrtoint ptr %sriov_rreg179.i to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load ptr, ptr %sriov_rreg179.i, align 4
  %tobool180.not.i = icmp eq ptr %380, null
  br i1 %tobool180.not.i, label %land.lhs.true175.i.cond.false192.i_crit_edge, label %cond.true181.i

land.lhs.true175.i.cond.false192.i_crit_edge:     ; preds = %land.lhs.true175.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false192.i

cond.true181.i:                                   ; preds = %land.lhs.true175.i
  call void @__sanitizer_cov_trace_pc() #9
  %381 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %381)
  %382 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx189.i = getelementptr i32, ptr %382, i32 1
  %383 = ptrtoint ptr %arrayidx189.i to i32
  call void @__asan_load4_noabort(i32 %383)
  %384 = load i32, ptr %arrayidx189.i, align 4
  %add190.i = add i32 %384, 567
  %call191.i = tail call i32 %380(ptr noundef %handle, i32 noundef %add190.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end199.i

cond.false192.i:                                  ; preds = %land.lhs.true175.i.cond.false192.i_crit_edge, %land.lhs.true170.i.cond.false192.i_crit_edge, %cond.end165.i.cond.false192.i_crit_edge
  %385 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %385)
  %386 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx196.i61 = getelementptr i32, ptr %386, i32 1
  %387 = ptrtoint ptr %arrayidx196.i61 to i32
  call void @__asan_load4_noabort(i32 %387)
  %388 = load i32, ptr %arrayidx196.i61, align 4
  %add197.i62 = add i32 %388, 567
  %call198.i63 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add197.i62, i32 noundef 0) #7
  br label %cond.end199.i

cond.end199.i:                                    ; preds = %cond.false192.i, %cond.true181.i
  %cond200.i = phi i32 [ %call191.i, %cond.true181.i ], [ %call198.i63, %cond.false192.i ]
  %and201.i = and i32 %cond200.i, -57
  %or202.i = or i32 %and201.i, 16
  %389 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load i32, ptr %virt, align 8
  %and205.i = and i32 %390, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and205.i)
  %tobool206.not.i = icmp eq i32 %and205.i, 0
  br i1 %tobool206.not.i, label %cond.end199.i.cond.false228.i_crit_edge, label %land.lhs.true207.i

cond.end199.i.cond.false228.i_crit_edge:          ; preds = %cond.end199.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false228.i

land.lhs.true207.i:                               ; preds = %cond.end199.i
  %funcs210.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %391 = ptrtoint ptr %funcs210.i to i32
  call void @__asan_load4_noabort(i32 %391)
  %392 = load ptr, ptr %funcs210.i, align 4
  %tobool211.not.i = icmp eq ptr %392, null
  br i1 %tobool211.not.i, label %land.lhs.true207.i.cond.false228.i_crit_edge, label %land.lhs.true212.i

land.lhs.true207.i.cond.false228.i_crit_edge:     ; preds = %land.lhs.true207.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false228.i

land.lhs.true212.i:                               ; preds = %land.lhs.true207.i
  %sriov_wreg216.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %392, i32 0, i32 12
  %393 = ptrtoint ptr %sriov_wreg216.i to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load ptr, ptr %sriov_wreg216.i, align 4
  %tobool217.not.i = icmp eq ptr %394, null
  br i1 %tobool217.not.i, label %land.lhs.true212.i.cond.false228.i_crit_edge, label %cond.true218.i

land.lhs.true212.i.cond.false228.i_crit_edge:     ; preds = %land.lhs.true212.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false228.i

cond.true218.i:                                   ; preds = %land.lhs.true212.i
  call void @__sanitizer_cov_trace_pc() #9
  %395 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx226.i = getelementptr i32, ptr %396, i32 1
  %397 = ptrtoint ptr %arrayidx226.i to i32
  call void @__asan_load4_noabort(i32 %397)
  %398 = load i32, ptr %arrayidx226.i, align 4
  %add227.i = add i32 %398, 567
  tail call void %394(ptr noundef %handle, i32 noundef %add227.i, i32 noundef %or202.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end234.i

cond.false228.i:                                  ; preds = %land.lhs.true212.i.cond.false228.i_crit_edge, %land.lhs.true207.i.cond.false228.i_crit_edge, %cond.end199.i.cond.false228.i_crit_edge
  %399 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %399)
  %400 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx232.i = getelementptr i32, ptr %400, i32 1
  %401 = ptrtoint ptr %arrayidx232.i to i32
  call void @__asan_load4_noabort(i32 %401)
  %402 = load i32, ptr %arrayidx232.i, align 4
  %add233.i = add i32 %402, 567
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add233.i, i32 noundef %or202.i, i32 noundef 0) #7
  br label %cond.end234.i

cond.end234.i:                                    ; preds = %cond.false228.i, %cond.true218.i
  %403 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %403)
  %404 = load i32, ptr %virt, align 8
  %and237.i = and i32 %404, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and237.i)
  %tobool238.not.i = icmp eq i32 %and237.i, 0
  br i1 %tobool238.not.i, label %cond.end234.i.cond.false260.i_crit_edge, label %land.lhs.true239.i

cond.end234.i.cond.false260.i_crit_edge:          ; preds = %cond.end234.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260.i

land.lhs.true239.i:                               ; preds = %cond.end234.i
  %funcs242.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %405 = ptrtoint ptr %funcs242.i to i32
  call void @__asan_load4_noabort(i32 %405)
  %406 = load ptr, ptr %funcs242.i, align 4
  %tobool243.not.i = icmp eq ptr %406, null
  br i1 %tobool243.not.i, label %land.lhs.true239.i.cond.false260.i_crit_edge, label %land.lhs.true244.i

land.lhs.true239.i.cond.false260.i_crit_edge:     ; preds = %land.lhs.true239.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260.i

land.lhs.true244.i:                               ; preds = %land.lhs.true239.i
  %sriov_wreg248.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %406, i32 0, i32 12
  %407 = ptrtoint ptr %sriov_wreg248.i to i32
  call void @__asan_load4_noabort(i32 %407)
  %408 = load ptr, ptr %sriov_wreg248.i, align 4
  %tobool249.not.i = icmp eq ptr %408, null
  br i1 %tobool249.not.i, label %land.lhs.true244.i.cond.false260.i_crit_edge, label %cond.true250.i

land.lhs.true244.i.cond.false260.i_crit_edge:     ; preds = %land.lhs.true244.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260.i

cond.true250.i:                                   ; preds = %land.lhs.true244.i
  call void @__sanitizer_cov_trace_pc() #9
  %409 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %409)
  %410 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx258.i = getelementptr i32, ptr %410, i32 1
  %411 = ptrtoint ptr %arrayidx258.i to i32
  call void @__asan_load4_noabort(i32 %411)
  %412 = load i32, ptr %arrayidx258.i, align 4
  %add259.i = add i32 %412, 569
  tail call void %408(ptr noundef %handle, i32 noundef %add259.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end266.i

cond.false260.i:                                  ; preds = %land.lhs.true244.i.cond.false260.i_crit_edge, %land.lhs.true239.i.cond.false260.i_crit_edge, %cond.end234.i.cond.false260.i_crit_edge
  %413 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %413)
  %414 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx264.i = getelementptr i32, ptr %414, i32 1
  %415 = ptrtoint ptr %arrayidx264.i to i32
  call void @__asan_load4_noabort(i32 %415)
  %416 = load i32, ptr %arrayidx264.i, align 4
  %add265.i = add i32 %416, 569
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add265.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end266.i

cond.end266.i:                                    ; preds = %cond.false260.i, %cond.true250.i
  %417 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %417)
  %418 = load i32, ptr %virt, align 8
  %and269.i = and i32 %418, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and269.i)
  %tobool270.not.i = icmp eq i32 %and269.i, 0
  br i1 %tobool270.not.i, label %cond.end266.i.cond.false292.i_crit_edge, label %land.lhs.true271.i

cond.end266.i.cond.false292.i_crit_edge:          ; preds = %cond.end266.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false292.i

land.lhs.true271.i:                               ; preds = %cond.end266.i
  %funcs274.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %419 = ptrtoint ptr %funcs274.i to i32
  call void @__asan_load4_noabort(i32 %419)
  %420 = load ptr, ptr %funcs274.i, align 4
  %tobool275.not.i = icmp eq ptr %420, null
  br i1 %tobool275.not.i, label %land.lhs.true271.i.cond.false292.i_crit_edge, label %land.lhs.true276.i

land.lhs.true271.i.cond.false292.i_crit_edge:     ; preds = %land.lhs.true271.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false292.i

land.lhs.true276.i:                               ; preds = %land.lhs.true271.i
  %sriov_wreg280.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %420, i32 0, i32 12
  %421 = ptrtoint ptr %sriov_wreg280.i to i32
  call void @__asan_load4_noabort(i32 %421)
  %422 = load ptr, ptr %sriov_wreg280.i, align 4
  %tobool281.not.i = icmp eq ptr %422, null
  br i1 %tobool281.not.i, label %land.lhs.true276.i.cond.false292.i_crit_edge, label %cond.true282.i

land.lhs.true276.i.cond.false292.i_crit_edge:     ; preds = %land.lhs.true276.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false292.i

cond.true282.i:                                   ; preds = %land.lhs.true276.i
  call void @__sanitizer_cov_trace_pc() #9
  %423 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %423)
  %424 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx290.i = getelementptr i32, ptr %424, i32 1
  %425 = ptrtoint ptr %arrayidx290.i to i32
  call void @__asan_load4_noabort(i32 %425)
  %426 = load i32, ptr %arrayidx290.i, align 4
  %add291.i = add i32 %426, 571
  tail call void %422(ptr noundef %handle, i32 noundef %add291.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end298.i

cond.false292.i:                                  ; preds = %land.lhs.true276.i.cond.false292.i_crit_edge, %land.lhs.true271.i.cond.false292.i_crit_edge, %cond.end266.i.cond.false292.i_crit_edge
  %427 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %427)
  %428 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx296.i = getelementptr i32, ptr %428, i32 1
  %429 = ptrtoint ptr %arrayidx296.i to i32
  call void @__asan_load4_noabort(i32 %429)
  %430 = load i32, ptr %arrayidx296.i, align 4
  %add297.i = add i32 %430, 571
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add297.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end298.i

cond.end298.i:                                    ; preds = %cond.false292.i, %cond.true282.i
  %431 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %431)
  %432 = load i32, ptr %virt, align 8
  %and301.i = and i32 %432, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and301.i)
  %tobool302.not.i = icmp eq i32 %and301.i, 0
  br i1 %tobool302.not.i, label %cond.end298.i.cond.false324.i_crit_edge, label %land.lhs.true303.i

cond.end298.i.cond.false324.i_crit_edge:          ; preds = %cond.end298.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324.i

land.lhs.true303.i:                               ; preds = %cond.end298.i
  %funcs306.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %433 = ptrtoint ptr %funcs306.i to i32
  call void @__asan_load4_noabort(i32 %433)
  %434 = load ptr, ptr %funcs306.i, align 4
  %tobool307.not.i = icmp eq ptr %434, null
  br i1 %tobool307.not.i, label %land.lhs.true303.i.cond.false324.i_crit_edge, label %land.lhs.true308.i

land.lhs.true303.i.cond.false324.i_crit_edge:     ; preds = %land.lhs.true303.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324.i

land.lhs.true308.i:                               ; preds = %land.lhs.true303.i
  %sriov_wreg312.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %434, i32 0, i32 12
  %435 = ptrtoint ptr %sriov_wreg312.i to i32
  call void @__asan_load4_noabort(i32 %435)
  %436 = load ptr, ptr %sriov_wreg312.i, align 4
  %tobool313.not.i = icmp eq ptr %436, null
  br i1 %tobool313.not.i, label %land.lhs.true308.i.cond.false324.i_crit_edge, label %cond.true314.i

land.lhs.true308.i.cond.false324.i_crit_edge:     ; preds = %land.lhs.true308.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324.i

cond.true314.i:                                   ; preds = %land.lhs.true308.i
  call void @__sanitizer_cov_trace_pc() #9
  %437 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %437)
  %438 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx322.i = getelementptr i32, ptr %438, i32 1
  %439 = ptrtoint ptr %arrayidx322.i to i32
  call void @__asan_load4_noabort(i32 %439)
  %440 = load i32, ptr %arrayidx322.i, align 4
  %add323.i = add i32 %440, 573
  tail call void %436(ptr noundef %handle, i32 noundef %add323.i, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end330.i

cond.false324.i:                                  ; preds = %land.lhs.true308.i.cond.false324.i_crit_edge, %land.lhs.true303.i.cond.false324.i_crit_edge, %cond.end298.i.cond.false324.i_crit_edge
  %441 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %441)
  %442 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx328.i = getelementptr i32, ptr %442, i32 1
  %443 = ptrtoint ptr %arrayidx328.i to i32
  call void @__asan_load4_noabort(i32 %443)
  %444 = load i32, ptr %arrayidx328.i, align 4
  %add329.i = add i32 %444, 573
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add329.i, i32 noundef 136, i32 noundef 0) #7
  br label %cond.end330.i

cond.end330.i:                                    ; preds = %cond.false324.i, %cond.true314.i
  %fw.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 2
  %445 = ptrtoint ptr %fw.i.i to i32
  call void @__asan_load4_noabort(i32 %445)
  %446 = load ptr, ptr %fw.i.i, align 8
  %447 = ptrtoint ptr %446 to i32
  call void @__asan_load4_noabort(i32 %447)
  %448 = load i32, ptr %446, align 4
  %add2.i.i = add i32 %448, 4099
  %and.i1731.i = and i32 %add2.i.i, -4096
  %449 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %449)
  %450 = load i32, ptr %virt, align 8
  %and3.i.i = and i32 %450, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i.i)
  %tobool.not.i1733.i = icmp eq i32 %and3.i.i, 0
  br i1 %tobool.not.i1733.i, label %if.end.i1734.i, label %cond.end330.i.vcn_v2_0_mc_resume.exit.i_crit_edge

cond.end330.i.vcn_v2_0_mc_resume.exit.i_crit_edge: ; preds = %cond.end330.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_mc_resume.exit.i

if.end.i1734.i:                                   ; preds = %cond.end330.i
  %load_type.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %451 = ptrtoint ptr %load_type.i.i to i32
  call void @__asan_load4_noabort(i32 %451)
  %452 = load i32, ptr %load_type.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %452)
  %cmp.i.i = icmp eq i32 %452, 2
  %453 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %453)
  %454 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx27.i.i = getelementptr i32, ptr %454, i32 1
  %455 = ptrtoint ptr %arrayidx27.i.i to i32
  call void @__asan_load4_noabort(i32 %455)
  %456 = load i32, ptr %arrayidx27.i.i, align 4
  %add28.i.i = add i32 %456, 1567
  br i1 %cmp.i.i, label %cond.false.i1735.i, label %cond.false131.i.i

cond.false.i1735.i:                               ; preds = %if.end.i1734.i
  %tmr_mc_addr_lo32.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 5
  %457 = ptrtoint ptr %tmr_mc_addr_lo32.i.i to i32
  call void @__asan_load4_noabort(i32 %457)
  %458 = load i32, ptr %tmr_mc_addr_lo32.i.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add28.i.i, i32 noundef %458, i32 noundef 0) #7
  %459 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %459)
  %460 = load i32, ptr %virt, align 8
  %and35.i.i = and i32 %460, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and35.i.i)
  %tobool36.not.i.i = icmp eq i32 %and35.i.i, 0
  br i1 %tobool36.not.i.i, label %cond.false.i1735.i.cond.false61.i.i_crit_edge, label %land.lhs.true37.i.i

cond.false.i1735.i.cond.false61.i.i_crit_edge:    ; preds = %cond.false.i1735.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false61.i.i

land.lhs.true37.i.i:                              ; preds = %cond.false.i1735.i
  %funcs40.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %461 = ptrtoint ptr %funcs40.i.i to i32
  call void @__asan_load4_noabort(i32 %461)
  %462 = load ptr, ptr %funcs40.i.i, align 4
  %tobool41.not.i1736.i = icmp eq ptr %462, null
  br i1 %tobool41.not.i1736.i, label %land.lhs.true37.i.i.cond.false61.i.i_crit_edge, label %land.lhs.true42.i.i

land.lhs.true37.i.i.cond.false61.i.i_crit_edge:   ; preds = %land.lhs.true37.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false61.i.i

land.lhs.true42.i.i:                              ; preds = %land.lhs.true37.i.i
  %sriov_wreg46.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %462, i32 0, i32 12
  %463 = ptrtoint ptr %sriov_wreg46.i.i to i32
  call void @__asan_load4_noabort(i32 %463)
  %464 = load ptr, ptr %sriov_wreg46.i.i, align 4
  %tobool47.not.i.i = icmp eq ptr %464, null
  br i1 %tobool47.not.i.i, label %land.lhs.true42.i.i.cond.false61.i.i_crit_edge, label %cond.true48.i.i

land.lhs.true42.i.i.cond.false61.i.i_crit_edge:   ; preds = %land.lhs.true42.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false61.i.i

cond.true48.i.i:                                  ; preds = %land.lhs.true42.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %465 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %465)
  %466 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx56.i.i = getelementptr i32, ptr %466, i32 1
  %467 = ptrtoint ptr %arrayidx56.i.i to i32
  call void @__asan_load4_noabort(i32 %467)
  %468 = load i32, ptr %arrayidx56.i.i, align 4
  %add57.i.i = add i32 %468, 1566
  %tmr_mc_addr_hi.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 6
  %469 = ptrtoint ptr %tmr_mc_addr_hi.i.i to i32
  call void @__asan_load4_noabort(i32 %469)
  %470 = load i32, ptr %tmr_mc_addr_hi.i.i, align 4
  tail call void %464(ptr noundef %handle, i32 noundef %add57.i.i, i32 noundef %470, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end71.i.i

cond.false61.i.i:                                 ; preds = %land.lhs.true42.i.i.cond.false61.i.i_crit_edge, %land.lhs.true37.i.i.cond.false61.i.i_crit_edge, %cond.false.i1735.i.cond.false61.i.i_crit_edge
  %471 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %471)
  %472 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx65.i.i = getelementptr i32, ptr %472, i32 1
  %473 = ptrtoint ptr %arrayidx65.i.i to i32
  call void @__asan_load4_noabort(i32 %473)
  %474 = load i32, ptr %arrayidx65.i.i, align 4
  %add66.i.i = add i32 %474, 1566
  %tmr_mc_addr_hi70.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 28, i32 6
  %475 = ptrtoint ptr %tmr_mc_addr_hi70.i.i to i32
  call void @__asan_load4_noabort(i32 %475)
  %476 = load i32, ptr %tmr_mc_addr_hi70.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add66.i.i, i32 noundef %476, i32 noundef 0) #7
  br label %cond.end71.i.i

cond.end71.i.i:                                   ; preds = %cond.false61.i.i, %cond.true48.i.i
  %477 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %477)
  %478 = load i32, ptr %virt, align 8
  %and74.i.i = and i32 %478, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74.i.i)
  %tobool75.not.i.i = icmp eq i32 %and74.i.i, 0
  br i1 %tobool75.not.i.i, label %cond.end71.i.i.cond.false97.i.i_crit_edge, label %land.lhs.true76.i.i

cond.end71.i.i.cond.false97.i.i_crit_edge:        ; preds = %cond.end71.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false97.i.i

land.lhs.true76.i.i:                              ; preds = %cond.end71.i.i
  %funcs79.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %479 = ptrtoint ptr %funcs79.i.i to i32
  call void @__asan_load4_noabort(i32 %479)
  %480 = load ptr, ptr %funcs79.i.i, align 4
  %tobool80.not.i.i = icmp eq ptr %480, null
  br i1 %tobool80.not.i.i, label %land.lhs.true76.i.i.cond.false97.i.i_crit_edge, label %land.lhs.true81.i.i

land.lhs.true76.i.i.cond.false97.i.i_crit_edge:   ; preds = %land.lhs.true76.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false97.i.i

land.lhs.true81.i.i:                              ; preds = %land.lhs.true76.i.i
  %sriov_wreg85.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %480, i32 0, i32 12
  %481 = ptrtoint ptr %sriov_wreg85.i.i to i32
  call void @__asan_load4_noabort(i32 %481)
  %482 = load ptr, ptr %sriov_wreg85.i.i, align 4
  %tobool86.not.i.i = icmp eq ptr %482, null
  br i1 %tobool86.not.i.i, label %land.lhs.true81.i.i.cond.false97.i.i_crit_edge, label %cond.true87.i.i

land.lhs.true81.i.i.cond.false97.i.i_crit_edge:   ; preds = %land.lhs.true81.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false97.i.i

cond.true87.i.i:                                  ; preds = %land.lhs.true81.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %483 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %483)
  %484 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx95.i.i = getelementptr i32, ptr %484, i32 1
  %485 = ptrtoint ptr %arrayidx95.i.i to i32
  call void @__asan_load4_noabort(i32 %485)
  %486 = load i32, ptr %arrayidx95.i.i, align 4
  %add96.i.i = add i32 %486, 578
  tail call void %482(ptr noundef %handle, i32 noundef %add96.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %if.end221.i.i

cond.false97.i.i:                                 ; preds = %land.lhs.true81.i.i.cond.false97.i.i_crit_edge, %land.lhs.true76.i.i.cond.false97.i.i_crit_edge, %cond.end71.i.i.cond.false97.i.i_crit_edge
  %487 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %487)
  %488 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx101.i.i = getelementptr i32, ptr %488, i32 1
  %489 = ptrtoint ptr %arrayidx101.i.i to i32
  call void @__asan_load4_noabort(i32 %489)
  %490 = load i32, ptr %arrayidx101.i.i, align 4
  %add102.i.i = add i32 %490, 578
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add102.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %if.end221.i.i

cond.false131.i.i:                                ; preds = %if.end.i1734.i
  %gpu_addr140.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %491 = ptrtoint ptr %gpu_addr140.i.i to i32
  call void @__asan_load8_noabort(i32 %491)
  %492 = load i64, ptr %gpu_addr140.i.i, align 8
  %conv142.i.i = trunc i64 %492 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add28.i.i, i32 noundef %conv142.i.i, i32 noundef 0) #7
  %493 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %493)
  %494 = load i32, ptr %virt, align 8
  %and146.i.i = and i32 %494, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and146.i.i)
  %tobool147.not.i.i = icmp eq i32 %and146.i.i, 0
  br i1 %tobool147.not.i.i, label %cond.false131.i.i.cond.false175.i.i_crit_edge, label %land.lhs.true148.i.i

cond.false131.i.i.cond.false175.i.i_crit_edge:    ; preds = %cond.false131.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false175.i.i

land.lhs.true148.i.i:                             ; preds = %cond.false131.i.i
  %funcs151.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %495 = ptrtoint ptr %funcs151.i.i to i32
  call void @__asan_load4_noabort(i32 %495)
  %496 = load ptr, ptr %funcs151.i.i, align 4
  %tobool152.not.i.i = icmp eq ptr %496, null
  br i1 %tobool152.not.i.i, label %land.lhs.true148.i.i.cond.false175.i.i_crit_edge, label %land.lhs.true153.i.i

land.lhs.true148.i.i.cond.false175.i.i_crit_edge: ; preds = %land.lhs.true148.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false175.i.i

land.lhs.true153.i.i:                             ; preds = %land.lhs.true148.i.i
  %sriov_wreg157.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %496, i32 0, i32 12
  %497 = ptrtoint ptr %sriov_wreg157.i.i to i32
  call void @__asan_load4_noabort(i32 %497)
  %498 = load ptr, ptr %sriov_wreg157.i.i, align 4
  %tobool158.not.i.i = icmp eq ptr %498, null
  br i1 %tobool158.not.i.i, label %land.lhs.true153.i.i.cond.false175.i.i_crit_edge, label %cond.true159.i.i

land.lhs.true153.i.i.cond.false175.i.i_crit_edge: ; preds = %land.lhs.true153.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false175.i.i

cond.true159.i.i:                                 ; preds = %land.lhs.true153.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %499 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %499)
  %500 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx167.i.i = getelementptr i32, ptr %500, i32 1
  %501 = ptrtoint ptr %arrayidx167.i.i to i32
  call void @__asan_load4_noabort(i32 %501)
  %502 = load i32, ptr %arrayidx167.i.i, align 4
  %add168.i.i = add i32 %502, 1566
  %503 = ptrtoint ptr %gpu_addr140.i.i to i32
  call void @__asan_load8_noabort(i32 %503)
  %504 = load i64, ptr %gpu_addr140.i.i, align 8
  %shr.i.i = lshr i64 %504, 32
  %conv174.i.i = trunc i64 %shr.i.i to i32
  tail call void %498(ptr noundef %handle, i32 noundef %add168.i.i, i32 noundef %conv174.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end188.i.i

cond.false175.i.i:                                ; preds = %land.lhs.true153.i.i.cond.false175.i.i_crit_edge, %land.lhs.true148.i.i.cond.false175.i.i_crit_edge, %cond.false131.i.i.cond.false175.i.i_crit_edge
  %505 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %505)
  %506 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx179.i.i = getelementptr i32, ptr %506, i32 1
  %507 = ptrtoint ptr %arrayidx179.i.i to i32
  call void @__asan_load4_noabort(i32 %507)
  %508 = load i32, ptr %arrayidx179.i.i, align 4
  %add180.i.i = add i32 %508, 1566
  %509 = ptrtoint ptr %gpu_addr140.i.i to i32
  call void @__asan_load8_noabort(i32 %509)
  %510 = load i64, ptr %gpu_addr140.i.i, align 8
  %shr185.i.i = lshr i64 %510, 32
  %conv187.i.i = trunc i64 %shr185.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add180.i.i, i32 noundef %conv187.i.i, i32 noundef 0) #7
  br label %cond.end188.i.i

cond.end188.i.i:                                  ; preds = %cond.false175.i.i, %cond.true159.i.i
  %511 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %511)
  %512 = load i32, ptr %virt, align 8
  %and191.i.i = and i32 %512, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and191.i.i)
  %tobool192.not.i.i = icmp eq i32 %and191.i.i, 0
  br i1 %tobool192.not.i.i, label %cond.end188.i.i.cond.false214.i.i_crit_edge, label %land.lhs.true193.i.i

cond.end188.i.i.cond.false214.i.i_crit_edge:      ; preds = %cond.end188.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false214.i.i

land.lhs.true193.i.i:                             ; preds = %cond.end188.i.i
  %funcs196.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %513 = ptrtoint ptr %funcs196.i.i to i32
  call void @__asan_load4_noabort(i32 %513)
  %514 = load ptr, ptr %funcs196.i.i, align 4
  %tobool197.not.i.i = icmp eq ptr %514, null
  br i1 %tobool197.not.i.i, label %land.lhs.true193.i.i.cond.false214.i.i_crit_edge, label %land.lhs.true198.i.i

land.lhs.true193.i.i.cond.false214.i.i_crit_edge: ; preds = %land.lhs.true193.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false214.i.i

land.lhs.true198.i.i:                             ; preds = %land.lhs.true193.i.i
  %sriov_wreg202.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %514, i32 0, i32 12
  %515 = ptrtoint ptr %sriov_wreg202.i.i to i32
  call void @__asan_load4_noabort(i32 %515)
  %516 = load ptr, ptr %sriov_wreg202.i.i, align 4
  %tobool203.not.i.i = icmp eq ptr %516, null
  br i1 %tobool203.not.i.i, label %land.lhs.true198.i.i.cond.false214.i.i_crit_edge, label %cond.true204.i.i

land.lhs.true198.i.i.cond.false214.i.i_crit_edge: ; preds = %land.lhs.true198.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false214.i.i

cond.true204.i.i:                                 ; preds = %land.lhs.true198.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %517 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %517)
  %518 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx212.i.i = getelementptr i32, ptr %518, i32 1
  %519 = ptrtoint ptr %arrayidx212.i.i to i32
  call void @__asan_load4_noabort(i32 %519)
  %520 = load i32, ptr %arrayidx212.i.i, align 4
  %add213.i.i = add i32 %520, 578
  tail call void %516(ptr noundef %handle, i32 noundef %add213.i.i, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %if.end221.i.i

cond.false214.i.i:                                ; preds = %land.lhs.true198.i.i.cond.false214.i.i_crit_edge, %land.lhs.true193.i.i.cond.false214.i.i_crit_edge, %cond.end188.i.i.cond.false214.i.i_crit_edge
  %521 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %521)
  %522 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx218.i.i = getelementptr i32, ptr %522, i32 1
  %523 = ptrtoint ptr %arrayidx218.i.i to i32
  call void @__asan_load4_noabort(i32 %523)
  %524 = load i32, ptr %arrayidx218.i.i, align 4
  %add219.i.i = add i32 %524, 578
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add219.i.i, i32 noundef 32, i32 noundef 0) #7
  br label %if.end221.i.i

if.end221.i.i:                                    ; preds = %cond.false214.i.i, %cond.true204.i.i, %cond.false97.i.i, %cond.true87.i.i
  %offset.0.i.i = phi i32 [ %and.i1731.i, %cond.true204.i.i ], [ %and.i1731.i, %cond.false214.i.i ], [ 0, %cond.false97.i.i ], [ 0, %cond.true87.i.i ]
  %525 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %525)
  %526 = load i32, ptr %virt, align 8
  %and224.i.i = and i32 %526, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and224.i.i)
  %tobool225.not.i.i64 = icmp eq i32 %and224.i.i, 0
  br i1 %tobool225.not.i.i64, label %if.end221.i.i.cond.false247.i.i_crit_edge, label %land.lhs.true226.i.i

if.end221.i.i.cond.false247.i.i_crit_edge:        ; preds = %if.end221.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false247.i.i

land.lhs.true226.i.i:                             ; preds = %if.end221.i.i
  %funcs229.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %527 = ptrtoint ptr %funcs229.i.i to i32
  call void @__asan_load4_noabort(i32 %527)
  %528 = load ptr, ptr %funcs229.i.i, align 4
  %tobool230.not.i.i = icmp eq ptr %528, null
  br i1 %tobool230.not.i.i, label %land.lhs.true226.i.i.cond.false247.i.i_crit_edge, label %land.lhs.true231.i.i

land.lhs.true226.i.i.cond.false247.i.i_crit_edge: ; preds = %land.lhs.true226.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false247.i.i

land.lhs.true231.i.i:                             ; preds = %land.lhs.true226.i.i
  %sriov_wreg235.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %528, i32 0, i32 12
  %529 = ptrtoint ptr %sriov_wreg235.i.i to i32
  call void @__asan_load4_noabort(i32 %529)
  %530 = load ptr, ptr %sriov_wreg235.i.i, align 4
  %tobool236.not.i.i = icmp eq ptr %530, null
  br i1 %tobool236.not.i.i, label %land.lhs.true231.i.i.cond.false247.i.i_crit_edge, label %cond.true237.i.i

land.lhs.true231.i.i.cond.false247.i.i_crit_edge: ; preds = %land.lhs.true231.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false247.i.i

cond.true237.i.i:                                 ; preds = %land.lhs.true231.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %531 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %531)
  %532 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx245.i.i65 = getelementptr i32, ptr %532, i32 1
  %533 = ptrtoint ptr %arrayidx245.i.i65 to i32
  call void @__asan_load4_noabort(i32 %533)
  %534 = load i32, ptr %arrayidx245.i.i65, align 4
  %add246.i.i66 = add i32 %534, 579
  tail call void %530(ptr noundef %handle, i32 noundef %add246.i.i66, i32 noundef %and.i1731.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end253.i.i

cond.false247.i.i:                                ; preds = %land.lhs.true231.i.i.cond.false247.i.i_crit_edge, %land.lhs.true226.i.i.cond.false247.i.i_crit_edge, %if.end221.i.i.cond.false247.i.i_crit_edge
  %535 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %535)
  %536 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx251.i.i = getelementptr i32, ptr %536, i32 1
  %537 = ptrtoint ptr %arrayidx251.i.i to i32
  call void @__asan_load4_noabort(i32 %537)
  %538 = load i32, ptr %arrayidx251.i.i, align 4
  %add252.i.i = add i32 %538, 579
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add252.i.i, i32 noundef %and.i1731.i, i32 noundef 0) #7
  br label %cond.end253.i.i

cond.end253.i.i:                                  ; preds = %cond.false247.i.i, %cond.true237.i.i
  %539 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %539)
  %540 = load i32, ptr %virt, align 8
  %and256.i.i = and i32 %540, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and256.i.i)
  %tobool257.not.i.i = icmp eq i32 %and256.i.i, 0
  br i1 %tobool257.not.i.i, label %cond.end253.i.i.cond.false287.i.i_crit_edge, label %land.lhs.true258.i.i

cond.end253.i.i.cond.false287.i.i_crit_edge:      ; preds = %cond.end253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false287.i.i

land.lhs.true258.i.i:                             ; preds = %cond.end253.i.i
  %funcs261.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %541 = ptrtoint ptr %funcs261.i.i to i32
  call void @__asan_load4_noabort(i32 %541)
  %542 = load ptr, ptr %funcs261.i.i, align 4
  %tobool262.not.i.i = icmp eq ptr %542, null
  br i1 %tobool262.not.i.i, label %land.lhs.true258.i.i.cond.false287.i.i_crit_edge, label %land.lhs.true263.i.i

land.lhs.true258.i.i.cond.false287.i.i_crit_edge: ; preds = %land.lhs.true258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false287.i.i

land.lhs.true263.i.i:                             ; preds = %land.lhs.true258.i.i
  %sriov_wreg267.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %542, i32 0, i32 12
  %543 = ptrtoint ptr %sriov_wreg267.i.i to i32
  call void @__asan_load4_noabort(i32 %543)
  %544 = load ptr, ptr %sriov_wreg267.i.i, align 4
  %tobool268.not.i.i = icmp eq ptr %544, null
  br i1 %tobool268.not.i.i, label %land.lhs.true263.i.i.cond.false287.i.i_crit_edge, label %cond.true269.i.i

land.lhs.true263.i.i.cond.false287.i.i_crit_edge: ; preds = %land.lhs.true263.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false287.i.i

cond.true269.i.i:                                 ; preds = %land.lhs.true263.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %545 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %545)
  %546 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx277.i.i = getelementptr i32, ptr %546, i32 1
  %547 = ptrtoint ptr %arrayidx277.i.i to i32
  call void @__asan_load4_noabort(i32 %547)
  %548 = load i32, ptr %arrayidx277.i.i, align 4
  %add278.i.i = add i32 %548, 1452
  %gpu_addr282.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %549 = ptrtoint ptr %gpu_addr282.i.i to i32
  call void @__asan_load8_noabort(i32 %549)
  %550 = load i64, ptr %gpu_addr282.i.i, align 8
  %551 = trunc i64 %550 to i32
  %conv286.i.i = add i32 %offset.0.i.i, %551
  tail call void %544(ptr noundef %handle, i32 noundef %add278.i.i, i32 noundef %conv286.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end301.i.i

cond.false287.i.i:                                ; preds = %land.lhs.true263.i.i.cond.false287.i.i_crit_edge, %land.lhs.true258.i.i.cond.false287.i.i_crit_edge, %cond.end253.i.i.cond.false287.i.i_crit_edge
  %552 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx291.i.i67 = getelementptr i32, ptr %553, i32 1
  %554 = ptrtoint ptr %arrayidx291.i.i67 to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load i32, ptr %arrayidx291.i.i67, align 4
  %add292.i.i68 = add i32 %555, 1452
  %gpu_addr296.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %556 = ptrtoint ptr %gpu_addr296.i.i to i32
  call void @__asan_load8_noabort(i32 %556)
  %557 = load i64, ptr %gpu_addr296.i.i, align 8
  %558 = trunc i64 %557 to i32
  %conv300.i.i = add i32 %offset.0.i.i, %558
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add292.i.i68, i32 noundef %conv300.i.i, i32 noundef 0) #7
  br label %cond.end301.i.i

cond.end301.i.i:                                  ; preds = %cond.false287.i.i, %cond.true269.i.i
  %559 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %559)
  %560 = load i32, ptr %virt, align 8
  %and304.i.i = and i32 %560, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and304.i.i)
  %tobool305.not.i.i = icmp eq i32 %and304.i.i, 0
  br i1 %tobool305.not.i.i, label %cond.end301.i.i.cond.false336.i.i_crit_edge, label %land.lhs.true306.i.i

cond.end301.i.i.cond.false336.i.i_crit_edge:      ; preds = %cond.end301.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false336.i.i

land.lhs.true306.i.i:                             ; preds = %cond.end301.i.i
  %funcs309.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %561 = ptrtoint ptr %funcs309.i.i to i32
  call void @__asan_load4_noabort(i32 %561)
  %562 = load ptr, ptr %funcs309.i.i, align 4
  %tobool310.not.i.i = icmp eq ptr %562, null
  br i1 %tobool310.not.i.i, label %land.lhs.true306.i.i.cond.false336.i.i_crit_edge, label %land.lhs.true311.i.i

land.lhs.true306.i.i.cond.false336.i.i_crit_edge: ; preds = %land.lhs.true306.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false336.i.i

land.lhs.true311.i.i:                             ; preds = %land.lhs.true306.i.i
  %sriov_wreg315.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %562, i32 0, i32 12
  %563 = ptrtoint ptr %sriov_wreg315.i.i to i32
  call void @__asan_load4_noabort(i32 %563)
  %564 = load ptr, ptr %sriov_wreg315.i.i, align 4
  %tobool316.not.i.i = icmp eq ptr %564, null
  br i1 %tobool316.not.i.i, label %land.lhs.true311.i.i.cond.false336.i.i_crit_edge, label %cond.true317.i.i

land.lhs.true311.i.i.cond.false336.i.i_crit_edge: ; preds = %land.lhs.true311.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false336.i.i

cond.true317.i.i:                                 ; preds = %land.lhs.true311.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %565 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %565)
  %566 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx325.i.i = getelementptr i32, ptr %566, i32 1
  %567 = ptrtoint ptr %arrayidx325.i.i to i32
  call void @__asan_load4_noabort(i32 %567)
  %568 = load i32, ptr %arrayidx325.i.i, align 4
  %add326.i.i = add i32 %568, 1453
  %gpu_addr330.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %569 = ptrtoint ptr %gpu_addr330.i.i to i32
  call void @__asan_load8_noabort(i32 %569)
  %570 = load i64, ptr %gpu_addr330.i.i, align 8
  %conv331.i.i = zext i32 %offset.0.i.i to i64
  %add332.i.i = add i64 %570, %conv331.i.i
  %shr333.i.i = lshr i64 %add332.i.i, 32
  %conv335.i.i = trunc i64 %shr333.i.i to i32
  tail call void %564(ptr noundef %handle, i32 noundef %add326.i.i, i32 noundef %conv335.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end351.i.i

cond.false336.i.i:                                ; preds = %land.lhs.true311.i.i.cond.false336.i.i_crit_edge, %land.lhs.true306.i.i.cond.false336.i.i_crit_edge, %cond.end301.i.i.cond.false336.i.i_crit_edge
  %571 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %571)
  %572 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx340.i.i = getelementptr i32, ptr %572, i32 1
  %573 = ptrtoint ptr %arrayidx340.i.i to i32
  call void @__asan_load4_noabort(i32 %573)
  %574 = load i32, ptr %arrayidx340.i.i, align 4
  %add341.i.i = add i32 %574, 1453
  %gpu_addr345.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %575 = ptrtoint ptr %gpu_addr345.i.i to i32
  call void @__asan_load8_noabort(i32 %575)
  %576 = load i64, ptr %gpu_addr345.i.i, align 8
  %conv346.i.i = zext i32 %offset.0.i.i to i64
  %add347.i.i = add i64 %576, %conv346.i.i
  %shr348.i.i = lshr i64 %add347.i.i, 32
  %conv350.i.i = trunc i64 %shr348.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add341.i.i, i32 noundef %conv350.i.i, i32 noundef 0) #7
  br label %cond.end351.i.i

cond.end351.i.i:                                  ; preds = %cond.false336.i.i, %cond.true317.i.i
  %577 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %577)
  %578 = load i32, ptr %virt, align 8
  %and354.i.i = and i32 %578, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and354.i.i)
  %tobool355.not.i.i = icmp eq i32 %and354.i.i, 0
  br i1 %tobool355.not.i.i, label %cond.end351.i.i.cond.false377.i.i_crit_edge, label %land.lhs.true356.i.i

cond.end351.i.i.cond.false377.i.i_crit_edge:      ; preds = %cond.end351.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377.i.i

land.lhs.true356.i.i:                             ; preds = %cond.end351.i.i
  %funcs359.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %579 = ptrtoint ptr %funcs359.i.i to i32
  call void @__asan_load4_noabort(i32 %579)
  %580 = load ptr, ptr %funcs359.i.i, align 4
  %tobool360.not.i.i = icmp eq ptr %580, null
  br i1 %tobool360.not.i.i, label %land.lhs.true356.i.i.cond.false377.i.i_crit_edge, label %land.lhs.true361.i.i

land.lhs.true356.i.i.cond.false377.i.i_crit_edge: ; preds = %land.lhs.true356.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377.i.i

land.lhs.true361.i.i:                             ; preds = %land.lhs.true356.i.i
  %sriov_wreg365.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %580, i32 0, i32 12
  %581 = ptrtoint ptr %sriov_wreg365.i.i to i32
  call void @__asan_load4_noabort(i32 %581)
  %582 = load ptr, ptr %sriov_wreg365.i.i, align 4
  %tobool366.not.i.i = icmp eq ptr %582, null
  br i1 %tobool366.not.i.i, label %land.lhs.true361.i.i.cond.false377.i.i_crit_edge, label %cond.true367.i.i

land.lhs.true361.i.i.cond.false377.i.i_crit_edge: ; preds = %land.lhs.true361.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377.i.i

cond.true367.i.i:                                 ; preds = %land.lhs.true361.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %583 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %583)
  %584 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx375.i.i = getelementptr i32, ptr %584, i32 1
  %585 = ptrtoint ptr %arrayidx375.i.i to i32
  call void @__asan_load4_noabort(i32 %585)
  %586 = load i32, ptr %arrayidx375.i.i, align 4
  %add376.i.i = add i32 %586, 580
  tail call void %582(ptr noundef %handle, i32 noundef %add376.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end383.i.i

cond.false377.i.i:                                ; preds = %land.lhs.true361.i.i.cond.false377.i.i_crit_edge, %land.lhs.true356.i.i.cond.false377.i.i_crit_edge, %cond.end351.i.i.cond.false377.i.i_crit_edge
  %587 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %587)
  %588 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx381.i.i = getelementptr i32, ptr %588, i32 1
  %589 = ptrtoint ptr %arrayidx381.i.i to i32
  call void @__asan_load4_noabort(i32 %589)
  %590 = load i32, ptr %arrayidx381.i.i, align 4
  %add382.i.i = add i32 %590, 580
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add382.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end383.i.i

cond.end383.i.i:                                  ; preds = %cond.false377.i.i, %cond.true367.i.i
  %591 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %591)
  %592 = load i32, ptr %virt, align 8
  %and386.i.i = and i32 %592, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and386.i.i)
  %tobool387.not.i.i = icmp eq i32 %and386.i.i, 0
  br i1 %tobool387.not.i.i, label %cond.end383.i.i.cond.false409.i.i_crit_edge, label %land.lhs.true388.i.i

cond.end383.i.i.cond.false409.i.i_crit_edge:      ; preds = %cond.end383.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i.i

land.lhs.true388.i.i:                             ; preds = %cond.end383.i.i
  %funcs391.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %593 = ptrtoint ptr %funcs391.i.i to i32
  call void @__asan_load4_noabort(i32 %593)
  %594 = load ptr, ptr %funcs391.i.i, align 4
  %tobool392.not.i.i = icmp eq ptr %594, null
  br i1 %tobool392.not.i.i, label %land.lhs.true388.i.i.cond.false409.i.i_crit_edge, label %land.lhs.true393.i.i

land.lhs.true388.i.i.cond.false409.i.i_crit_edge: ; preds = %land.lhs.true388.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i.i

land.lhs.true393.i.i:                             ; preds = %land.lhs.true388.i.i
  %sriov_wreg397.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %594, i32 0, i32 12
  %595 = ptrtoint ptr %sriov_wreg397.i.i to i32
  call void @__asan_load4_noabort(i32 %595)
  %596 = load ptr, ptr %sriov_wreg397.i.i, align 4
  %tobool398.not.i.i = icmp eq ptr %596, null
  br i1 %tobool398.not.i.i, label %land.lhs.true393.i.i.cond.false409.i.i_crit_edge, label %cond.true399.i.i

land.lhs.true393.i.i.cond.false409.i.i_crit_edge: ; preds = %land.lhs.true393.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i.i

cond.true399.i.i:                                 ; preds = %land.lhs.true393.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %597 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %597)
  %598 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx407.i.i = getelementptr i32, ptr %598, i32 1
  %599 = ptrtoint ptr %arrayidx407.i.i to i32
  call void @__asan_load4_noabort(i32 %599)
  %600 = load i32, ptr %arrayidx407.i.i, align 4
  %add408.i.i = add i32 %600, 581
  tail call void %596(ptr noundef %handle, i32 noundef %add408.i.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end415.i.i

cond.false409.i.i:                                ; preds = %land.lhs.true393.i.i.cond.false409.i.i_crit_edge, %land.lhs.true388.i.i.cond.false409.i.i_crit_edge, %cond.end383.i.i.cond.false409.i.i_crit_edge
  %601 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %601)
  %602 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx413.i.i = getelementptr i32, ptr %602, i32 1
  %603 = ptrtoint ptr %arrayidx413.i.i to i32
  call void @__asan_load4_noabort(i32 %603)
  %604 = load i32, ptr %arrayidx413.i.i, align 4
  %add414.i.i = add i32 %604, 581
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add414.i.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end415.i.i

cond.end415.i.i:                                  ; preds = %cond.false409.i.i, %cond.true399.i.i
  %605 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %605)
  %606 = load i32, ptr %virt, align 8
  %and418.i.i = and i32 %606, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and418.i.i)
  %tobool419.not.i.i = icmp eq i32 %and418.i.i, 0
  br i1 %tobool419.not.i.i, label %cond.end415.i.i.cond.false450.i.i_crit_edge, label %land.lhs.true420.i.i

cond.end415.i.i.cond.false450.i.i_crit_edge:      ; preds = %cond.end415.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450.i.i

land.lhs.true420.i.i:                             ; preds = %cond.end415.i.i
  %funcs423.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %607 = ptrtoint ptr %funcs423.i.i to i32
  call void @__asan_load4_noabort(i32 %607)
  %608 = load ptr, ptr %funcs423.i.i, align 4
  %tobool424.not.i.i = icmp eq ptr %608, null
  br i1 %tobool424.not.i.i, label %land.lhs.true420.i.i.cond.false450.i.i_crit_edge, label %land.lhs.true425.i.i

land.lhs.true420.i.i.cond.false450.i.i_crit_edge: ; preds = %land.lhs.true420.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450.i.i

land.lhs.true425.i.i:                             ; preds = %land.lhs.true420.i.i
  %sriov_wreg429.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %608, i32 0, i32 12
  %609 = ptrtoint ptr %sriov_wreg429.i.i to i32
  call void @__asan_load4_noabort(i32 %609)
  %610 = load ptr, ptr %sriov_wreg429.i.i, align 4
  %tobool430.not.i.i = icmp eq ptr %610, null
  br i1 %tobool430.not.i.i, label %land.lhs.true425.i.i.cond.false450.i.i_crit_edge, label %cond.true431.i.i

land.lhs.true425.i.i.cond.false450.i.i_crit_edge: ; preds = %land.lhs.true425.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450.i.i

cond.true431.i.i:                                 ; preds = %land.lhs.true425.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %611 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %611)
  %612 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx439.i.i = getelementptr i32, ptr %612, i32 1
  %613 = ptrtoint ptr %arrayidx439.i.i to i32
  call void @__asan_load4_noabort(i32 %613)
  %614 = load i32, ptr %arrayidx439.i.i, align 4
  %add440.i.i = add i32 %614, 1456
  %gpu_addr444.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %615 = ptrtoint ptr %gpu_addr444.i.i to i32
  call void @__asan_load8_noabort(i32 %615)
  %616 = load i64, ptr %gpu_addr444.i.i, align 8
  %617 = trunc i64 %616 to i32
  %618 = add i32 %offset.0.i.i, 131072
  %conv449.i.i = add i32 %618, %617
  tail call void %610(ptr noundef %handle, i32 noundef %add440.i.i, i32 noundef %conv449.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end465.i.i

cond.false450.i.i:                                ; preds = %land.lhs.true425.i.i.cond.false450.i.i_crit_edge, %land.lhs.true420.i.i.cond.false450.i.i_crit_edge, %cond.end415.i.i.cond.false450.i.i_crit_edge
  %619 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %619)
  %620 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx454.i.i = getelementptr i32, ptr %620, i32 1
  %621 = ptrtoint ptr %arrayidx454.i.i to i32
  call void @__asan_load4_noabort(i32 %621)
  %622 = load i32, ptr %arrayidx454.i.i, align 4
  %add455.i.i = add i32 %622, 1456
  %gpu_addr459.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %623 = ptrtoint ptr %gpu_addr459.i.i to i32
  call void @__asan_load8_noabort(i32 %623)
  %624 = load i64, ptr %gpu_addr459.i.i, align 8
  %625 = trunc i64 %624 to i32
  %626 = add i32 %offset.0.i.i, 131072
  %conv464.i.i = add i32 %626, %625
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add455.i.i, i32 noundef %conv464.i.i, i32 noundef 0) #7
  br label %cond.end465.i.i

cond.end465.i.i:                                  ; preds = %cond.false450.i.i, %cond.true431.i.i
  %627 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %627)
  %628 = load i32, ptr %virt, align 8
  %and468.i.i = and i32 %628, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and468.i.i)
  %tobool469.not.i.i = icmp eq i32 %and468.i.i, 0
  br i1 %tobool469.not.i.i, label %cond.end465.i.i.cond.false501.i.i_crit_edge, label %land.lhs.true470.i.i

cond.end465.i.i.cond.false501.i.i_crit_edge:      ; preds = %cond.end465.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false501.i.i

land.lhs.true470.i.i:                             ; preds = %cond.end465.i.i
  %funcs473.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %629 = ptrtoint ptr %funcs473.i.i to i32
  call void @__asan_load4_noabort(i32 %629)
  %630 = load ptr, ptr %funcs473.i.i, align 4
  %tobool474.not.i.i = icmp eq ptr %630, null
  br i1 %tobool474.not.i.i, label %land.lhs.true470.i.i.cond.false501.i.i_crit_edge, label %land.lhs.true475.i.i

land.lhs.true470.i.i.cond.false501.i.i_crit_edge: ; preds = %land.lhs.true470.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false501.i.i

land.lhs.true475.i.i:                             ; preds = %land.lhs.true470.i.i
  %sriov_wreg479.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %630, i32 0, i32 12
  %631 = ptrtoint ptr %sriov_wreg479.i.i to i32
  call void @__asan_load4_noabort(i32 %631)
  %632 = load ptr, ptr %sriov_wreg479.i.i, align 4
  %tobool480.not.i.i = icmp eq ptr %632, null
  br i1 %tobool480.not.i.i, label %land.lhs.true475.i.i.cond.false501.i.i_crit_edge, label %cond.true481.i.i

land.lhs.true475.i.i.cond.false501.i.i_crit_edge: ; preds = %land.lhs.true475.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false501.i.i

cond.true481.i.i:                                 ; preds = %land.lhs.true475.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %633 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %633)
  %634 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx489.i.i = getelementptr i32, ptr %634, i32 1
  %635 = ptrtoint ptr %arrayidx489.i.i to i32
  call void @__asan_load4_noabort(i32 %635)
  %636 = load i32, ptr %arrayidx489.i.i, align 4
  %add490.i.i = add i32 %636, 1457
  %gpu_addr494.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %637 = ptrtoint ptr %gpu_addr494.i.i to i32
  call void @__asan_load8_noabort(i32 %637)
  %638 = load i64, ptr %gpu_addr494.i.i, align 8
  %conv495.i.i = zext i32 %offset.0.i.i to i64
  %add496.i.i = add nuw nsw i64 %conv495.i.i, 131072
  %add497.i.i = add i64 %add496.i.i, %638
  %shr498.i.i = lshr i64 %add497.i.i, 32
  %conv500.i.i = trunc i64 %shr498.i.i to i32
  tail call void %632(ptr noundef %handle, i32 noundef %add490.i.i, i32 noundef %conv500.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end517.i.i

cond.false501.i.i:                                ; preds = %land.lhs.true475.i.i.cond.false501.i.i_crit_edge, %land.lhs.true470.i.i.cond.false501.i.i_crit_edge, %cond.end465.i.i.cond.false501.i.i_crit_edge
  %639 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %639)
  %640 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx505.i.i = getelementptr i32, ptr %640, i32 1
  %641 = ptrtoint ptr %arrayidx505.i.i to i32
  call void @__asan_load4_noabort(i32 %641)
  %642 = load i32, ptr %arrayidx505.i.i, align 4
  %add506.i.i = add i32 %642, 1457
  %gpu_addr510.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 2
  %643 = ptrtoint ptr %gpu_addr510.i.i to i32
  call void @__asan_load8_noabort(i32 %643)
  %644 = load i64, ptr %gpu_addr510.i.i, align 8
  %conv511.i.i = zext i32 %offset.0.i.i to i64
  %add512.i.i = add nuw nsw i64 %conv511.i.i, 131072
  %add513.i.i = add i64 %add512.i.i, %644
  %shr514.i.i = lshr i64 %add513.i.i, 32
  %conv516.i.i = trunc i64 %shr514.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add506.i.i, i32 noundef %conv516.i.i, i32 noundef 0) #7
  br label %cond.end517.i.i

cond.end517.i.i:                                  ; preds = %cond.false501.i.i, %cond.true481.i.i
  %645 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %645)
  %646 = load i32, ptr %virt, align 8
  %and520.i.i = and i32 %646, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and520.i.i)
  %tobool521.not.i.i = icmp eq i32 %and520.i.i, 0
  br i1 %tobool521.not.i.i, label %cond.end517.i.i.cond.false543.i.i_crit_edge, label %land.lhs.true522.i.i

cond.end517.i.i.cond.false543.i.i_crit_edge:      ; preds = %cond.end517.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i.i

land.lhs.true522.i.i:                             ; preds = %cond.end517.i.i
  %funcs525.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %647 = ptrtoint ptr %funcs525.i.i to i32
  call void @__asan_load4_noabort(i32 %647)
  %648 = load ptr, ptr %funcs525.i.i, align 4
  %tobool526.not.i.i = icmp eq ptr %648, null
  br i1 %tobool526.not.i.i, label %land.lhs.true522.i.i.cond.false543.i.i_crit_edge, label %land.lhs.true527.i.i

land.lhs.true522.i.i.cond.false543.i.i_crit_edge: ; preds = %land.lhs.true522.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i.i

land.lhs.true527.i.i:                             ; preds = %land.lhs.true522.i.i
  %sriov_wreg531.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %648, i32 0, i32 12
  %649 = ptrtoint ptr %sriov_wreg531.i.i to i32
  call void @__asan_load4_noabort(i32 %649)
  %650 = load ptr, ptr %sriov_wreg531.i.i, align 4
  %tobool532.not.i.i = icmp eq ptr %650, null
  br i1 %tobool532.not.i.i, label %land.lhs.true527.i.i.cond.false543.i.i_crit_edge, label %cond.true533.i.i

land.lhs.true527.i.i.cond.false543.i.i_crit_edge: ; preds = %land.lhs.true527.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i.i

cond.true533.i.i:                                 ; preds = %land.lhs.true527.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %651 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %651)
  %652 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx541.i.i = getelementptr i32, ptr %652, i32 1
  %653 = ptrtoint ptr %arrayidx541.i.i to i32
  call void @__asan_load4_noabort(i32 %653)
  %654 = load i32, ptr %arrayidx541.i.i, align 4
  %add542.i.i = add i32 %654, 582
  tail call void %650(ptr noundef %handle, i32 noundef %add542.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end549.i.i

cond.false543.i.i:                                ; preds = %land.lhs.true527.i.i.cond.false543.i.i_crit_edge, %land.lhs.true522.i.i.cond.false543.i.i_crit_edge, %cond.end517.i.i.cond.false543.i.i_crit_edge
  %655 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %655)
  %656 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx547.i.i = getelementptr i32, ptr %656, i32 1
  %657 = ptrtoint ptr %arrayidx547.i.i to i32
  call void @__asan_load4_noabort(i32 %657)
  %658 = load i32, ptr %arrayidx547.i.i, align 4
  %add548.i.i = add i32 %658, 582
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add548.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end549.i.i

cond.end549.i.i:                                  ; preds = %cond.false543.i.i, %cond.true533.i.i
  %659 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %659)
  %660 = load i32, ptr %virt, align 8
  %and552.i.i = and i32 %660, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and552.i.i)
  %tobool553.not.i.i = icmp eq i32 %and552.i.i, 0
  br i1 %tobool553.not.i.i, label %cond.end549.i.i.cond.false575.i.i_crit_edge, label %land.lhs.true554.i.i

cond.end549.i.i.cond.false575.i.i_crit_edge:      ; preds = %cond.end549.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false575.i.i

land.lhs.true554.i.i:                             ; preds = %cond.end549.i.i
  %funcs557.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %661 = ptrtoint ptr %funcs557.i.i to i32
  call void @__asan_load4_noabort(i32 %661)
  %662 = load ptr, ptr %funcs557.i.i, align 4
  %tobool558.not.i.i = icmp eq ptr %662, null
  br i1 %tobool558.not.i.i, label %land.lhs.true554.i.i.cond.false575.i.i_crit_edge, label %land.lhs.true559.i.i

land.lhs.true554.i.i.cond.false575.i.i_crit_edge: ; preds = %land.lhs.true554.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false575.i.i

land.lhs.true559.i.i:                             ; preds = %land.lhs.true554.i.i
  %sriov_wreg563.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %662, i32 0, i32 12
  %663 = ptrtoint ptr %sriov_wreg563.i.i to i32
  call void @__asan_load4_noabort(i32 %663)
  %664 = load ptr, ptr %sriov_wreg563.i.i, align 4
  %tobool564.not.i.i = icmp eq ptr %664, null
  br i1 %tobool564.not.i.i, label %land.lhs.true559.i.i.cond.false575.i.i_crit_edge, label %cond.true565.i.i

land.lhs.true559.i.i.cond.false575.i.i_crit_edge: ; preds = %land.lhs.true559.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false575.i.i

cond.true565.i.i:                                 ; preds = %land.lhs.true559.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %665 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %665)
  %666 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx573.i.i = getelementptr i32, ptr %666, i32 1
  %667 = ptrtoint ptr %arrayidx573.i.i to i32
  call void @__asan_load4_noabort(i32 %667)
  %668 = load i32, ptr %arrayidx573.i.i, align 4
  %add574.i.i = add i32 %668, 583
  tail call void %664(ptr noundef %handle, i32 noundef %add574.i.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end581.i.i

cond.false575.i.i:                                ; preds = %land.lhs.true559.i.i.cond.false575.i.i_crit_edge, %land.lhs.true554.i.i.cond.false575.i.i_crit_edge, %cond.end549.i.i.cond.false575.i.i_crit_edge
  %669 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %669)
  %670 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx579.i.i = getelementptr i32, ptr %670, i32 1
  %671 = ptrtoint ptr %arrayidx579.i.i to i32
  call void @__asan_load4_noabort(i32 %671)
  %672 = load i32, ptr %arrayidx579.i.i, align 4
  %add580.i.i = add i32 %672, 583
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add580.i.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end581.i.i

cond.end581.i.i:                                  ; preds = %cond.false575.i.i, %cond.true565.i.i
  %673 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %673)
  %674 = load i32, ptr %virt, align 8
  %and584.i.i = and i32 %674, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and584.i.i)
  %tobool585.not.i.i = icmp eq i32 %and584.i.i, 0
  br i1 %tobool585.not.i.i, label %cond.end581.i.i.cond.false612.i.i_crit_edge, label %land.lhs.true586.i.i

cond.end581.i.i.cond.false612.i.i_crit_edge:      ; preds = %cond.end581.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false612.i.i

land.lhs.true586.i.i:                             ; preds = %cond.end581.i.i
  %funcs589.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %675 = ptrtoint ptr %funcs589.i.i to i32
  call void @__asan_load4_noabort(i32 %675)
  %676 = load ptr, ptr %funcs589.i.i, align 4
  %tobool590.not.i.i = icmp eq ptr %676, null
  br i1 %tobool590.not.i.i, label %land.lhs.true586.i.i.cond.false612.i.i_crit_edge, label %land.lhs.true591.i.i

land.lhs.true586.i.i.cond.false612.i.i_crit_edge: ; preds = %land.lhs.true586.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false612.i.i

land.lhs.true591.i.i:                             ; preds = %land.lhs.true586.i.i
  %sriov_wreg595.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %676, i32 0, i32 12
  %677 = ptrtoint ptr %sriov_wreg595.i.i to i32
  call void @__asan_load4_noabort(i32 %677)
  %678 = load ptr, ptr %sriov_wreg595.i.i, align 4
  %tobool596.not.i.i = icmp eq ptr %678, null
  br i1 %tobool596.not.i.i, label %land.lhs.true591.i.i.cond.false612.i.i_crit_edge, label %cond.true597.i.i

land.lhs.true591.i.i.cond.false612.i.i_crit_edge: ; preds = %land.lhs.true591.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false612.i.i

cond.true597.i.i:                                 ; preds = %land.lhs.true591.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %679 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %679)
  %680 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx605.i.i = getelementptr i32, ptr %680, i32 1
  %681 = ptrtoint ptr %arrayidx605.i.i to i32
  call void @__asan_load4_noabort(i32 %681)
  %682 = load i32, ptr %arrayidx605.i.i, align 4
  %add606.i.i = add i32 %682, 1571
  %fw_shared_gpu_addr.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 16
  %683 = ptrtoint ptr %fw_shared_gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %683)
  %684 = load i64, ptr %fw_shared_gpu_addr.i.i, align 8
  %conv611.i.i = trunc i64 %684 to i32
  tail call void %678(ptr noundef %handle, i32 noundef %add606.i.i, i32 noundef %conv611.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end624.i.i

cond.false612.i.i:                                ; preds = %land.lhs.true591.i.i.cond.false612.i.i_crit_edge, %land.lhs.true586.i.i.cond.false612.i.i_crit_edge, %cond.end581.i.i.cond.false612.i.i_crit_edge
  %685 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %685)
  %686 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx616.i.i = getelementptr i32, ptr %686, i32 1
  %687 = ptrtoint ptr %arrayidx616.i.i to i32
  call void @__asan_load4_noabort(i32 %687)
  %688 = load i32, ptr %arrayidx616.i.i, align 4
  %add617.i.i = add i32 %688, 1571
  %fw_shared_gpu_addr621.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 16
  %689 = ptrtoint ptr %fw_shared_gpu_addr621.i.i to i32
  call void @__asan_load8_noabort(i32 %689)
  %690 = load i64, ptr %fw_shared_gpu_addr621.i.i, align 8
  %conv623.i.i = trunc i64 %690 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add617.i.i, i32 noundef %conv623.i.i, i32 noundef 0) #7
  br label %cond.end624.i.i

cond.end624.i.i:                                  ; preds = %cond.false612.i.i, %cond.true597.i.i
  %691 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %691)
  %692 = load i32, ptr %virt, align 8
  %and627.i.i = and i32 %692, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and627.i.i)
  %tobool628.not.i.i = icmp eq i32 %and627.i.i, 0
  br i1 %tobool628.not.i.i, label %cond.end624.i.i.cond.false657.i.i_crit_edge, label %land.lhs.true629.i.i

cond.end624.i.i.cond.false657.i.i_crit_edge:      ; preds = %cond.end624.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false657.i.i

land.lhs.true629.i.i:                             ; preds = %cond.end624.i.i
  %funcs632.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %693 = ptrtoint ptr %funcs632.i.i to i32
  call void @__asan_load4_noabort(i32 %693)
  %694 = load ptr, ptr %funcs632.i.i, align 4
  %tobool633.not.i.i = icmp eq ptr %694, null
  br i1 %tobool633.not.i.i, label %land.lhs.true629.i.i.cond.false657.i.i_crit_edge, label %land.lhs.true634.i.i

land.lhs.true629.i.i.cond.false657.i.i_crit_edge: ; preds = %land.lhs.true629.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false657.i.i

land.lhs.true634.i.i:                             ; preds = %land.lhs.true629.i.i
  %sriov_wreg638.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %694, i32 0, i32 12
  %695 = ptrtoint ptr %sriov_wreg638.i.i to i32
  call void @__asan_load4_noabort(i32 %695)
  %696 = load ptr, ptr %sriov_wreg638.i.i, align 4
  %tobool639.not.i.i = icmp eq ptr %696, null
  br i1 %tobool639.not.i.i, label %land.lhs.true634.i.i.cond.false657.i.i_crit_edge, label %cond.true640.i.i

land.lhs.true634.i.i.cond.false657.i.i_crit_edge: ; preds = %land.lhs.true634.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false657.i.i

cond.true640.i.i:                                 ; preds = %land.lhs.true634.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %697 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %697)
  %698 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx648.i.i = getelementptr i32, ptr %698, i32 1
  %699 = ptrtoint ptr %arrayidx648.i.i to i32
  call void @__asan_load4_noabort(i32 %699)
  %700 = load i32, ptr %arrayidx648.i.i, align 4
  %add649.i.i = add i32 %700, 1570
  %fw_shared_gpu_addr653.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 16
  %701 = ptrtoint ptr %fw_shared_gpu_addr653.i.i to i32
  call void @__asan_load8_noabort(i32 %701)
  %702 = load i64, ptr %fw_shared_gpu_addr653.i.i, align 8
  %shr654.i.i = lshr i64 %702, 32
  %conv656.i.i = trunc i64 %shr654.i.i to i32
  tail call void %696(ptr noundef %handle, i32 noundef %add649.i.i, i32 noundef %conv656.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end670.i.i

cond.false657.i.i:                                ; preds = %land.lhs.true634.i.i.cond.false657.i.i_crit_edge, %land.lhs.true629.i.i.cond.false657.i.i_crit_edge, %cond.end624.i.i.cond.false657.i.i_crit_edge
  %703 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %703)
  %704 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx661.i.i = getelementptr i32, ptr %704, i32 1
  %705 = ptrtoint ptr %arrayidx661.i.i to i32
  call void @__asan_load4_noabort(i32 %705)
  %706 = load i32, ptr %arrayidx661.i.i, align 4
  %add662.i.i = add i32 %706, 1570
  %fw_shared_gpu_addr666.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 16
  %707 = ptrtoint ptr %fw_shared_gpu_addr666.i.i to i32
  call void @__asan_load8_noabort(i32 %707)
  %708 = load i64, ptr %fw_shared_gpu_addr666.i.i, align 8
  %shr667.i.i = lshr i64 %708, 32
  %conv669.i.i = trunc i64 %shr667.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add662.i.i, i32 noundef %conv669.i.i, i32 noundef 0) #7
  br label %cond.end670.i.i

cond.end670.i.i:                                  ; preds = %cond.false657.i.i, %cond.true640.i.i
  %709 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %709)
  %710 = load i32, ptr %virt, align 8
  %and673.i.i = and i32 %710, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and673.i.i)
  %tobool674.not.i.i = icmp eq i32 %and673.i.i, 0
  br i1 %tobool674.not.i.i, label %cond.end670.i.i.cond.false696.i.i_crit_edge, label %land.lhs.true675.i.i

cond.end670.i.i.cond.false696.i.i_crit_edge:      ; preds = %cond.end670.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696.i.i

land.lhs.true675.i.i:                             ; preds = %cond.end670.i.i
  %funcs678.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %711 = ptrtoint ptr %funcs678.i.i to i32
  call void @__asan_load4_noabort(i32 %711)
  %712 = load ptr, ptr %funcs678.i.i, align 4
  %tobool679.not.i.i = icmp eq ptr %712, null
  br i1 %tobool679.not.i.i, label %land.lhs.true675.i.i.cond.false696.i.i_crit_edge, label %land.lhs.true680.i.i

land.lhs.true675.i.i.cond.false696.i.i_crit_edge: ; preds = %land.lhs.true675.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696.i.i

land.lhs.true680.i.i:                             ; preds = %land.lhs.true675.i.i
  %sriov_wreg684.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %712, i32 0, i32 12
  %713 = ptrtoint ptr %sriov_wreg684.i.i to i32
  call void @__asan_load4_noabort(i32 %713)
  %714 = load ptr, ptr %sriov_wreg684.i.i, align 4
  %tobool685.not.i.i = icmp eq ptr %714, null
  br i1 %tobool685.not.i.i, label %land.lhs.true680.i.i.cond.false696.i.i_crit_edge, label %cond.true686.i.i

land.lhs.true680.i.i.cond.false696.i.i_crit_edge: ; preds = %land.lhs.true680.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696.i.i

cond.true686.i.i:                                 ; preds = %land.lhs.true680.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %715 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %715)
  %716 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx694.i.i = getelementptr i32, ptr %716, i32 1
  %717 = ptrtoint ptr %arrayidx694.i.i to i32
  call void @__asan_load4_noabort(i32 %717)
  %718 = load i32, ptr %arrayidx694.i.i, align 4
  %add695.i.i = add i32 %718, 596
  tail call void %714(ptr noundef %handle, i32 noundef %add695.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end702.i.i

cond.false696.i.i:                                ; preds = %land.lhs.true680.i.i.cond.false696.i.i_crit_edge, %land.lhs.true675.i.i.cond.false696.i.i_crit_edge, %cond.end670.i.i.cond.false696.i.i_crit_edge
  %719 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %719)
  %720 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx700.i.i = getelementptr i32, ptr %720, i32 1
  %721 = ptrtoint ptr %arrayidx700.i.i to i32
  call void @__asan_load4_noabort(i32 %721)
  %722 = load i32, ptr %arrayidx700.i.i, align 4
  %add701.i.i = add i32 %722, 596
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add701.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end702.i.i

cond.end702.i.i:                                  ; preds = %cond.false696.i.i, %cond.true686.i.i
  %723 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %723)
  %724 = load i32, ptr %virt, align 8
  %and705.i.i = and i32 %724, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and705.i.i)
  %tobool706.not.i.i = icmp eq i32 %and705.i.i, 0
  br i1 %tobool706.not.i.i, label %cond.end702.i.i.cond.false728.i.i_crit_edge, label %land.lhs.true707.i.i

cond.end702.i.i.cond.false728.i.i_crit_edge:      ; preds = %cond.end702.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false728.i.i

land.lhs.true707.i.i:                             ; preds = %cond.end702.i.i
  %funcs710.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %725 = ptrtoint ptr %funcs710.i.i to i32
  call void @__asan_load4_noabort(i32 %725)
  %726 = load ptr, ptr %funcs710.i.i, align 4
  %tobool711.not.i.i = icmp eq ptr %726, null
  br i1 %tobool711.not.i.i, label %land.lhs.true707.i.i.cond.false728.i.i_crit_edge, label %land.lhs.true712.i.i

land.lhs.true707.i.i.cond.false728.i.i_crit_edge: ; preds = %land.lhs.true707.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false728.i.i

land.lhs.true712.i.i:                             ; preds = %land.lhs.true707.i.i
  %sriov_wreg716.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %726, i32 0, i32 12
  %727 = ptrtoint ptr %sriov_wreg716.i.i to i32
  call void @__asan_load4_noabort(i32 %727)
  %728 = load ptr, ptr %sriov_wreg716.i.i, align 4
  %tobool717.not.i.i = icmp eq ptr %728, null
  br i1 %tobool717.not.i.i, label %land.lhs.true712.i.i.cond.false728.i.i_crit_edge, label %cond.true718.i.i

land.lhs.true712.i.i.cond.false728.i.i_crit_edge: ; preds = %land.lhs.true712.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false728.i.i

cond.true718.i.i:                                 ; preds = %land.lhs.true712.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %729 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %729)
  %730 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx726.i.i = getelementptr i32, ptr %730, i32 1
  %731 = ptrtoint ptr %arrayidx726.i.i to i32
  call void @__asan_load4_noabort(i32 %731)
  %732 = load i32, ptr %arrayidx726.i.i, align 4
  %add727.i.i = add i32 %732, 597
  tail call void %728(ptr noundef %handle, i32 noundef %add727.i.i, i32 noundef 4096, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end734.i.i

cond.false728.i.i:                                ; preds = %land.lhs.true712.i.i.cond.false728.i.i_crit_edge, %land.lhs.true707.i.i.cond.false728.i.i_crit_edge, %cond.end702.i.i.cond.false728.i.i_crit_edge
  %733 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %733)
  %734 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx732.i.i = getelementptr i32, ptr %734, i32 1
  %735 = ptrtoint ptr %arrayidx732.i.i to i32
  call void @__asan_load4_noabort(i32 %735)
  %736 = load i32, ptr %arrayidx732.i.i, align 4
  %add733.i.i = add i32 %736, 597
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add733.i.i, i32 noundef 4096, i32 noundef 0) #7
  br label %cond.end734.i.i

cond.end734.i.i:                                  ; preds = %cond.false728.i.i, %cond.true718.i.i
  %737 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %737)
  %738 = load i32, ptr %virt, align 8
  %and737.i.i = and i32 %738, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and737.i.i)
  %tobool738.not.i.i = icmp eq i32 %and737.i.i, 0
  br i1 %tobool738.not.i.i, label %cond.end734.i.i.cond.false761.i.i_crit_edge, label %land.lhs.true739.i.i

cond.end734.i.i.cond.false761.i.i_crit_edge:      ; preds = %cond.end734.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false761.i.i

land.lhs.true739.i.i:                             ; preds = %cond.end734.i.i
  %funcs742.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %739 = ptrtoint ptr %funcs742.i.i to i32
  call void @__asan_load4_noabort(i32 %739)
  %740 = load ptr, ptr %funcs742.i.i, align 4
  %tobool743.not.i.i = icmp eq ptr %740, null
  br i1 %tobool743.not.i.i, label %land.lhs.true739.i.i.cond.false761.i.i_crit_edge, label %land.lhs.true744.i.i

land.lhs.true739.i.i.cond.false761.i.i_crit_edge: ; preds = %land.lhs.true739.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false761.i.i

land.lhs.true744.i.i:                             ; preds = %land.lhs.true739.i.i
  %sriov_wreg748.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %740, i32 0, i32 12
  %741 = ptrtoint ptr %sriov_wreg748.i.i to i32
  call void @__asan_load4_noabort(i32 %741)
  %742 = load ptr, ptr %sriov_wreg748.i.i, align 4
  %tobool749.not.i.i = icmp eq ptr %742, null
  br i1 %tobool749.not.i.i, label %land.lhs.true744.i.i.cond.false761.i.i_crit_edge, label %cond.true750.i.i

land.lhs.true744.i.i.cond.false761.i.i_crit_edge: ; preds = %land.lhs.true744.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false761.i.i

cond.true750.i.i:                                 ; preds = %land.lhs.true744.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %743 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %743)
  %744 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx758.i.i = getelementptr i32, ptr %744, i32 1
  %745 = ptrtoint ptr %arrayidx758.i.i to i32
  call void @__asan_load4_noabort(i32 %745)
  %746 = load i32, ptr %arrayidx758.i.i, align 4
  %add759.i.i = add i32 %746, 74
  %gb_addr_config.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %747 = ptrtoint ptr %gb_addr_config.i.i to i32
  call void @__asan_load4_noabort(i32 %747)
  %748 = load i32, ptr %gb_addr_config.i.i, align 4
  tail call void %742(ptr noundef %handle, i32 noundef %add759.i.i, i32 noundef %748, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v2_0_mc_resume.exit.i

cond.false761.i.i:                                ; preds = %land.lhs.true744.i.i.cond.false761.i.i_crit_edge, %land.lhs.true739.i.i.cond.false761.i.i_crit_edge, %cond.end734.i.i.cond.false761.i.i_crit_edge
  %749 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %749)
  %750 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx765.i.i = getelementptr i32, ptr %750, i32 1
  %751 = ptrtoint ptr %arrayidx765.i.i to i32
  call void @__asan_load4_noabort(i32 %751)
  %752 = load i32, ptr %arrayidx765.i.i, align 4
  %add766.i.i = add i32 %752, 74
  %gb_addr_config769.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %753 = ptrtoint ptr %gb_addr_config769.i.i to i32
  call void @__asan_load4_noabort(i32 %753)
  %754 = load i32, ptr %gb_addr_config769.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add766.i.i, i32 noundef %754, i32 noundef 0) #7
  br label %vcn_v2_0_mc_resume.exit.i

vcn_v2_0_mc_resume.exit.i:                        ; preds = %cond.false761.i.i, %cond.true750.i.i, %cond.end330.i.vcn_v2_0_mc_resume.exit.i_crit_edge
  %755 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %755)
  %756 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx336.i = getelementptr i32, ptr %756, i32 1
  %757 = ptrtoint ptr %arrayidx336.i to i32
  call void @__asan_load4_noabort(i32 %757)
  %758 = load i32, ptr %arrayidx336.i, align 4
  %add337.i = add i32 %758, 608
  %call338.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add337.i, i32 noundef 0) #7
  %and339.i = and i32 %call338.i, -9
  %759 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %759)
  %760 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx344.i = getelementptr i32, ptr %760, i32 1
  %761 = ptrtoint ptr %arrayidx344.i to i32
  call void @__asan_load4_noabort(i32 %761)
  %762 = load i32, ptr %arrayidx344.i, align 4
  %add345.i = add i32 %762, 608
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add345.i, i32 noundef %and339.i, i32 noundef 0) #7
  %763 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %763)
  %764 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx353.i = getelementptr i32, ptr %764, i32 1
  %765 = ptrtoint ptr %arrayidx353.i to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load i32, ptr %arrayidx353.i, align 4
  %add354.i = add i32 %766, 509
  %call355.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add354.i, i32 noundef 0) #7
  %and356.i = and i32 %call355.i, -257
  %767 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %767)
  %768 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx361.i = getelementptr i32, ptr %768, i32 1
  %769 = ptrtoint ptr %arrayidx361.i to i32
  call void @__asan_load4_noabort(i32 %769)
  %770 = load i32, ptr %arrayidx361.i, align 4
  %add362.i = add i32 %770, 509
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add362.i, i32 noundef %and356.i, i32 noundef 0) #7
  %771 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %771)
  %772 = load i32, ptr %virt, align 8
  %and367.i = and i32 %772, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and367.i)
  %tobool368.not.i = icmp eq i32 %and367.i, 0
  br i1 %tobool368.not.i, label %vcn_v2_0_mc_resume.exit.i.cond.false391.i_crit_edge, label %land.lhs.true369.i

vcn_v2_0_mc_resume.exit.i.cond.false391.i_crit_edge: ; preds = %vcn_v2_0_mc_resume.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false391.i

land.lhs.true369.i:                               ; preds = %vcn_v2_0_mc_resume.exit.i
  %funcs372.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %773 = ptrtoint ptr %funcs372.i to i32
  call void @__asan_load4_noabort(i32 %773)
  %774 = load ptr, ptr %funcs372.i, align 4
  %tobool373.not.i = icmp eq ptr %774, null
  br i1 %tobool373.not.i, label %land.lhs.true369.i.cond.false391.i_crit_edge, label %land.lhs.true374.i

land.lhs.true369.i.cond.false391.i_crit_edge:     ; preds = %land.lhs.true369.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false391.i

land.lhs.true374.i:                               ; preds = %land.lhs.true369.i
  %sriov_rreg378.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %774, i32 0, i32 13
  %775 = ptrtoint ptr %sriov_rreg378.i to i32
  call void @__asan_load4_noabort(i32 %775)
  %776 = load ptr, ptr %sriov_rreg378.i, align 4
  %tobool379.not.i = icmp eq ptr %776, null
  br i1 %tobool379.not.i, label %land.lhs.true374.i.cond.false391.i_crit_edge, label %cond.true380.i

land.lhs.true374.i.cond.false391.i_crit_edge:     ; preds = %land.lhs.true374.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false391.i

cond.true380.i:                                   ; preds = %land.lhs.true374.i
  call void @__sanitizer_cov_trace_pc() #9
  %777 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %777)
  %778 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx388.i = getelementptr i32, ptr %778, i32 1
  %779 = ptrtoint ptr %arrayidx388.i to i32
  call void @__asan_load4_noabort(i32 %779)
  %780 = load i32, ptr %arrayidx388.i, align 4
  %add389.i = add i32 %780, 608
  %call390.i = tail call i32 %776(ptr noundef %handle, i32 noundef %add389.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end398.i

cond.false391.i:                                  ; preds = %land.lhs.true374.i.cond.false391.i_crit_edge, %land.lhs.true369.i.cond.false391.i_crit_edge, %vcn_v2_0_mc_resume.exit.i.cond.false391.i_crit_edge
  %781 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %781)
  %782 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx395.i = getelementptr i32, ptr %782, i32 1
  %783 = ptrtoint ptr %arrayidx395.i to i32
  call void @__asan_load4_noabort(i32 %783)
  %784 = load i32, ptr %arrayidx395.i, align 4
  %add396.i = add i32 %784, 608
  %call397.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add396.i, i32 noundef 0) #7
  br label %cond.end398.i

cond.end398.i:                                    ; preds = %cond.false391.i, %cond.true380.i
  %cond399.i = phi i32 [ %call390.i, %cond.true380.i ], [ %call397.i, %cond.false391.i ]
  %and401.i = and i32 %cond399.i, -8197
  %785 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %785)
  %786 = load i32, ptr %virt, align 8
  %and404.i = and i32 %786, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and404.i)
  %tobool405.not.i = icmp eq i32 %and404.i, 0
  br i1 %tobool405.not.i, label %cond.end398.i.cond.false427.i_crit_edge, label %land.lhs.true406.i

cond.end398.i.cond.false427.i_crit_edge:          ; preds = %cond.end398.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false427.i

land.lhs.true406.i:                               ; preds = %cond.end398.i
  %funcs409.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %787 = ptrtoint ptr %funcs409.i to i32
  call void @__asan_load4_noabort(i32 %787)
  %788 = load ptr, ptr %funcs409.i, align 4
  %tobool410.not.i = icmp eq ptr %788, null
  br i1 %tobool410.not.i, label %land.lhs.true406.i.cond.false427.i_crit_edge, label %land.lhs.true411.i

land.lhs.true406.i.cond.false427.i_crit_edge:     ; preds = %land.lhs.true406.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false427.i

land.lhs.true411.i:                               ; preds = %land.lhs.true406.i
  %sriov_wreg415.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %788, i32 0, i32 12
  %789 = ptrtoint ptr %sriov_wreg415.i to i32
  call void @__asan_load4_noabort(i32 %789)
  %790 = load ptr, ptr %sriov_wreg415.i, align 4
  %tobool416.not.i = icmp eq ptr %790, null
  br i1 %tobool416.not.i, label %land.lhs.true411.i.cond.false427.i_crit_edge, label %cond.true417.i

land.lhs.true411.i.cond.false427.i_crit_edge:     ; preds = %land.lhs.true411.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false427.i

cond.true417.i:                                   ; preds = %land.lhs.true411.i
  call void @__sanitizer_cov_trace_pc() #9
  %791 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %791)
  %792 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx425.i = getelementptr i32, ptr %792, i32 1
  %793 = ptrtoint ptr %arrayidx425.i to i32
  call void @__asan_load4_noabort(i32 %793)
  %794 = load i32, ptr %arrayidx425.i, align 4
  %add426.i = add i32 %794, 608
  tail call void %790(ptr noundef %handle, i32 noundef %add426.i, i32 noundef %and401.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end433.i

cond.false427.i:                                  ; preds = %land.lhs.true411.i.cond.false427.i_crit_edge, %land.lhs.true406.i.cond.false427.i_crit_edge, %cond.end398.i.cond.false427.i_crit_edge
  %795 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %795)
  %796 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx431.i = getelementptr i32, ptr %796, i32 1
  %797 = ptrtoint ptr %arrayidx431.i to i32
  call void @__asan_load4_noabort(i32 %797)
  %798 = load i32, ptr %arrayidx431.i, align 4
  %add432.i = add i32 %798, 608
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add432.i, i32 noundef %and401.i, i32 noundef 0) #7
  br label %cond.end433.i

cond.end433.i:                                    ; preds = %cond.false427.i, %cond.true417.i
  %799 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %799)
  %800 = load i32, ptr %virt, align 8
  %and436.i = and i32 %800, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and436.i)
  %tobool437.not.i = icmp eq i32 %and436.i, 0
  br i1 %tobool437.not.i, label %cond.end433.i.cond.false459.i_crit_edge, label %land.lhs.true438.i

cond.end433.i.cond.false459.i_crit_edge:          ; preds = %cond.end433.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459.i

land.lhs.true438.i:                               ; preds = %cond.end433.i
  %funcs441.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %801 = ptrtoint ptr %funcs441.i to i32
  call void @__asan_load4_noabort(i32 %801)
  %802 = load ptr, ptr %funcs441.i, align 4
  %tobool442.not.i = icmp eq ptr %802, null
  br i1 %tobool442.not.i, label %land.lhs.true438.i.cond.false459.i_crit_edge, label %land.lhs.true443.i

land.lhs.true438.i.cond.false459.i_crit_edge:     ; preds = %land.lhs.true438.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459.i

land.lhs.true443.i:                               ; preds = %land.lhs.true438.i
  %sriov_wreg447.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %802, i32 0, i32 12
  %803 = ptrtoint ptr %sriov_wreg447.i to i32
  call void @__asan_load4_noabort(i32 %803)
  %804 = load ptr, ptr %sriov_wreg447.i, align 4
  %tobool448.not.i = icmp eq ptr %804, null
  br i1 %tobool448.not.i, label %land.lhs.true443.i.cond.false459.i_crit_edge, label %cond.true449.i

land.lhs.true443.i.cond.false459.i_crit_edge:     ; preds = %land.lhs.true443.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false459.i

cond.true449.i:                                   ; preds = %land.lhs.true443.i
  call void @__sanitizer_cov_trace_pc() #9
  %805 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %805)
  %806 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx457.i = getelementptr i32, ptr %806, i32 1
  %807 = ptrtoint ptr %arrayidx457.i to i32
  call void @__asan_load4_noabort(i32 %807)
  %808 = load i32, ptr %arrayidx457.i, align 4
  %add458.i = add i32 %808, 557
  tail call void %804(ptr noundef %handle, i32 noundef %add458.i, i32 noundef 10, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end465.i

cond.false459.i:                                  ; preds = %land.lhs.true443.i.cond.false459.i_crit_edge, %land.lhs.true438.i.cond.false459.i_crit_edge, %cond.end433.i.cond.false459.i_crit_edge
  %809 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %809)
  %810 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx463.i = getelementptr i32, ptr %810, i32 1
  %811 = ptrtoint ptr %arrayidx463.i to i32
  call void @__asan_load4_noabort(i32 %811)
  %812 = load i32, ptr %arrayidx463.i, align 4
  %add464.i = add i32 %812, 557
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add464.i, i32 noundef 10, i32 noundef 0) #7
  br label %cond.end465.i

cond.end465.i:                                    ; preds = %cond.false459.i, %cond.true449.i
  %funcs476.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.cond466.preheader.i

for.cond466.preheader.i:                          ; preds = %if.end512.i.for.cond466.preheader.i_crit_edge, %cond.end465.i
  %i.01752.i = phi i32 [ 0, %cond.end465.i ], [ %inc560.i, %if.end512.i.for.cond466.preheader.i_crit_edge ]
  br label %for.body468.i

for.body468.i:                                    ; preds = %while.body.preheader.i.for.body468.i_crit_edge, %for.cond466.preheader.i
  %j.01749.i = phi i32 [ 0, %for.cond466.preheader.i ], [ %inc.i, %while.body.preheader.i.for.body468.i_crit_edge ]
  %813 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %813)
  %814 = load i32, ptr %virt, align 8
  %and471.i = and i32 %814, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and471.i)
  %tobool472.not.i = icmp eq i32 %and471.i, 0
  br i1 %tobool472.not.i, label %for.body468.i.cond.false495.i_crit_edge, label %land.lhs.true473.i

for.body468.i.cond.false495.i_crit_edge:          ; preds = %for.body468.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495.i

land.lhs.true473.i:                               ; preds = %for.body468.i
  %815 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %815)
  %816 = load ptr, ptr %funcs476.i, align 4
  %tobool477.not.i = icmp eq ptr %816, null
  br i1 %tobool477.not.i, label %land.lhs.true473.i.cond.false495.i_crit_edge, label %land.lhs.true478.i

land.lhs.true473.i.cond.false495.i_crit_edge:     ; preds = %land.lhs.true473.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495.i

land.lhs.true478.i:                               ; preds = %land.lhs.true473.i
  %sriov_rreg482.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %816, i32 0, i32 13
  %817 = ptrtoint ptr %sriov_rreg482.i to i32
  call void @__asan_load4_noabort(i32 %817)
  %818 = load ptr, ptr %sriov_rreg482.i, align 4
  %tobool483.not.i = icmp eq ptr %818, null
  br i1 %tobool483.not.i, label %land.lhs.true478.i.cond.false495.i_crit_edge, label %cond.true484.i

land.lhs.true478.i.cond.false495.i_crit_edge:     ; preds = %land.lhs.true478.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495.i

cond.true484.i:                                   ; preds = %land.lhs.true478.i
  call void @__sanitizer_cov_trace_pc() #9
  %819 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %819)
  %820 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx492.i = getelementptr i32, ptr %820, i32 1
  %821 = ptrtoint ptr %arrayidx492.i to i32
  call void @__asan_load4_noabort(i32 %821)
  %822 = load i32, ptr %arrayidx492.i, align 4
  %add493.i = add i32 %822, 623
  %call494.i = tail call i32 %818(ptr noundef %handle, i32 noundef %add493.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end502.i

cond.false495.i:                                  ; preds = %land.lhs.true478.i.cond.false495.i_crit_edge, %land.lhs.true473.i.cond.false495.i_crit_edge, %for.body468.i.cond.false495.i_crit_edge
  %823 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %823)
  %824 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx499.i = getelementptr i32, ptr %824, i32 1
  %825 = ptrtoint ptr %arrayidx499.i to i32
  call void @__asan_load4_noabort(i32 %825)
  %826 = load i32, ptr %arrayidx499.i, align 4
  %add500.i = add i32 %826, 623
  %call501.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add500.i, i32 noundef 0) #7
  br label %cond.end502.i

cond.end502.i:                                    ; preds = %cond.false495.i, %cond.true484.i
  %cond503.i = phi i32 [ %call494.i, %cond.true484.i ], [ %call501.i, %cond.false495.i ]
  %and504.i = and i32 %cond503.i, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and504.i)
  %tobool505.not.i = icmp eq i32 %and504.i, 0
  br i1 %tobool505.not.i, label %while.body.preheader.i, label %do.body565.i

while.body.preheader.i:                           ; preds = %cond.end502.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %827 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %827(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %828 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %828(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %829 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %829(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %830 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %830(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %831 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %831(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %832 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %832(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %833 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %833(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %834 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %834(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %835 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %835(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %836 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %836(i32 noundef 214748000) #7
  %inc.i = add nuw nsw i32 %j.01749.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 100
  br i1 %exitcond.not.i, label %if.end512.i, label %while.body.preheader.i.for.body468.i_crit_edge

while.body.preheader.i.for.body468.i_crit_edge:   ; preds = %while.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body468.i

if.end512.i:                                      ; preds = %while.body.preheader.i
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.47) #7
  %837 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %837)
  %838 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx518.i = getelementptr i32, ptr %838, i32 1
  %839 = ptrtoint ptr %arrayidx518.i to i32
  call void @__asan_load4_noabort(i32 %839)
  %840 = load i32, ptr %arrayidx518.i, align 4
  %add519.i = add i32 %840, 608
  %call520.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add519.i, i32 noundef 0) #7
  %or522.i = or i32 %call520.i, 8
  %841 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %841)
  %842 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx526.i = getelementptr i32, ptr %842, i32 1
  %843 = ptrtoint ptr %arrayidx526.i to i32
  call void @__asan_load4_noabort(i32 %843)
  %844 = load i32, ptr %arrayidx526.i, align 4
  %add527.i = add i32 %844, 608
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add527.i, i32 noundef %or522.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %845 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %845(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %846 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %846(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %847 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %847(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %848 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %848(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %849 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %849(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %850 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %850(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %851 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %851(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %852 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %852(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %853 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %853(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %854 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %854(i32 noundef 214748000) #7
  %855 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %855)
  %856 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx541.i = getelementptr i32, ptr %856, i32 1
  %857 = ptrtoint ptr %arrayidx541.i to i32
  call void @__asan_load4_noabort(i32 %857)
  %858 = load i32, ptr %arrayidx541.i, align 4
  %add542.i = add i32 %858, 608
  %call543.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add542.i, i32 noundef 0) #7
  %and544.i = and i32 %call543.i, -9
  %859 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %859)
  %860 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx549.i = getelementptr i32, ptr %860, i32 1
  %861 = ptrtoint ptr %arrayidx549.i to i32
  call void @__asan_load4_noabort(i32 %861)
  %862 = load i32, ptr %arrayidx549.i, align 4
  %add550.i = add i32 %862, 608
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add550.i, i32 noundef %and544.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %863 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %863(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %864 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %864(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %865 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %865(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %866 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %866(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %867 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %867(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %868 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %868(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %869 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %869(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %870 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %870(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %871 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %871(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %872 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %872(i32 noundef 214748000) #7
  %inc560.i = add nuw nsw i32 %i.01752.i, 1
  %exitcond1755.not.i = icmp eq i32 %inc560.i, 10
  br i1 %exitcond1755.not.i, label %if.then563.i, label %if.end512.i.for.cond466.preheader.i_crit_edge

if.end512.i.for.cond466.preheader.i_crit_edge:    ; preds = %if.end512.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.cond466.preheader.i

if.then563.i:                                     ; preds = %if.end512.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.48) #7
  br label %cleanup

do.body565.i:                                     ; preds = %cond.end502.i
  %873 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %873)
  %874 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx570.i = getelementptr i32, ptr %874, i32 1
  %875 = ptrtoint ptr %arrayidx570.i to i32
  call void @__asan_load4_noabort(i32 %875)
  %876 = load i32, ptr %arrayidx570.i, align 4
  %add571.i = add i32 %876, 512
  %call572.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add571.i, i32 noundef 0) #7
  %or574.i = or i32 %call572.i, 2
  %877 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %877)
  %878 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx578.i = getelementptr i32, ptr %878, i32 1
  %879 = ptrtoint ptr %arrayidx578.i to i32
  call void @__asan_load4_noabort(i32 %879)
  %880 = load i32, ptr %arrayidx578.i, align 4
  %add579.i = add i32 %880, 512
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add579.i, i32 noundef %or574.i, i32 noundef 0) #7
  %881 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %881)
  %882 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx587.i = getelementptr i32, ptr %882, i32 1
  %883 = ptrtoint ptr %arrayidx587.i to i32
  call void @__asan_load4_noabort(i32 %883)
  %884 = load i32, ptr %arrayidx587.i, align 4
  %add588.i = add i32 %884, 623
  %call589.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add588.i, i32 noundef 0) #7
  %and590.i = and i32 %call589.i, -5
  %885 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %885)
  %886 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx595.i = getelementptr i32, ptr %886, i32 1
  %887 = ptrtoint ptr %arrayidx595.i to i32
  call void @__asan_load4_noabort(i32 %887)
  %888 = load i32, ptr %arrayidx595.i, align 4
  %add596.i = add i32 %888, 623
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add596.i, i32 noundef %and590.i, i32 noundef 0) #7
  %889 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %889)
  %890 = load i32, ptr %virt, align 8
  %and601.i = and i32 %890, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and601.i)
  %tobool602.not.i = icmp eq i32 %and601.i, 0
  br i1 %tobool602.not.i, label %do.body565.i.cond.false624.i_crit_edge, label %land.lhs.true603.i

do.body565.i.cond.false624.i_crit_edge:           ; preds = %do.body565.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false624.i

land.lhs.true603.i:                               ; preds = %do.body565.i
  %891 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %891)
  %892 = load ptr, ptr %funcs476.i, align 4
  %tobool607.not.i = icmp eq ptr %892, null
  br i1 %tobool607.not.i, label %land.lhs.true603.i.cond.false624.i_crit_edge, label %land.lhs.true608.i

land.lhs.true603.i.cond.false624.i_crit_edge:     ; preds = %land.lhs.true603.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false624.i

land.lhs.true608.i:                               ; preds = %land.lhs.true603.i
  %sriov_wreg612.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %892, i32 0, i32 12
  %893 = ptrtoint ptr %sriov_wreg612.i to i32
  call void @__asan_load4_noabort(i32 %893)
  %894 = load ptr, ptr %sriov_wreg612.i, align 4
  %tobool613.not.i = icmp eq ptr %894, null
  br i1 %tobool613.not.i, label %land.lhs.true608.i.cond.false624.i_crit_edge, label %cond.true614.i

land.lhs.true608.i.cond.false624.i_crit_edge:     ; preds = %land.lhs.true608.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false624.i

cond.true614.i:                                   ; preds = %land.lhs.true608.i
  call void @__sanitizer_cov_trace_pc() #9
  %895 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %895)
  %896 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx622.i = getelementptr i32, ptr %896, i32 1
  %897 = ptrtoint ptr %arrayidx622.i to i32
  call void @__asan_load4_noabort(i32 %897)
  %898 = load i32, ptr %arrayidx622.i, align 4
  %add623.i = add i32 %898, 611
  tail call void %894(ptr noundef %handle, i32 noundef %add623.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end630.i

cond.false624.i:                                  ; preds = %land.lhs.true608.i.cond.false624.i_crit_edge, %land.lhs.true603.i.cond.false624.i_crit_edge, %do.body565.i.cond.false624.i_crit_edge
  %899 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %899)
  %900 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx628.i = getelementptr i32, ptr %900, i32 1
  %901 = ptrtoint ptr %arrayidx628.i to i32
  call void @__asan_load4_noabort(i32 %901)
  %902 = load i32, ptr %arrayidx628.i, align 4
  %add629.i = add i32 %902, 611
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add629.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end630.i

cond.end630.i:                                    ; preds = %cond.false624.i, %cond.true614.i
  %ring_size.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 9
  %903 = ptrtoint ptr %ring_size.i to i32
  call void @__asan_load4_noabort(i32 %903)
  %904 = load i32, ptr %ring_size.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %904)
  %cmp.i1737.i = icmp ugt i32 %904, 1
  %sub.i1738.i = add i32 %904, -1
  %905 = tail call i32 @llvm.ctlz.i32(i32 %sub.i1738.i, i1 false) #7, !range !122
  %add.i.i70 = sub nsw i32 0, %905
  %add.i.i70.op = and i32 %add.i.i70, 31
  %add.i.i70.op.op = or i32 %add.i.i70.op, 285278464
  %or673.i = select i1 %cmp.i1737.i, i32 %add.i.i70.op.op, i32 285278464
  %906 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %906)
  %907 = load i32, ptr %virt, align 8
  %and676.i = and i32 %907, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and676.i)
  %tobool677.not.i = icmp eq i32 %and676.i, 0
  br i1 %tobool677.not.i, label %cond.end630.i.cond.false699.i_crit_edge, label %land.lhs.true678.i

cond.end630.i.cond.false699.i_crit_edge:          ; preds = %cond.end630.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false699.i

land.lhs.true678.i:                               ; preds = %cond.end630.i
  %908 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %908)
  %909 = load ptr, ptr %funcs476.i, align 4
  %tobool682.not.i = icmp eq ptr %909, null
  br i1 %tobool682.not.i, label %land.lhs.true678.i.cond.false699.i_crit_edge, label %land.lhs.true683.i

land.lhs.true678.i.cond.false699.i_crit_edge:     ; preds = %land.lhs.true678.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false699.i

land.lhs.true683.i:                               ; preds = %land.lhs.true678.i
  %sriov_wreg687.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %909, i32 0, i32 12
  %910 = ptrtoint ptr %sriov_wreg687.i to i32
  call void @__asan_load4_noabort(i32 %910)
  %911 = load ptr, ptr %sriov_wreg687.i, align 4
  %tobool688.not.i = icmp eq ptr %911, null
  br i1 %tobool688.not.i, label %land.lhs.true683.i.cond.false699.i_crit_edge, label %cond.true689.i

land.lhs.true683.i.cond.false699.i_crit_edge:     ; preds = %land.lhs.true683.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false699.i

cond.true689.i:                                   ; preds = %land.lhs.true683.i
  call void @__sanitizer_cov_trace_pc() #9
  %912 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %912)
  %913 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx697.i = getelementptr i32, ptr %913, i32 1
  %914 = ptrtoint ptr %arrayidx697.i to i32
  call void @__asan_load4_noabort(i32 %914)
  %915 = load i32, ptr %arrayidx697.i, align 4
  %add698.i = add i32 %915, 617
  tail call void %911(ptr noundef %handle, i32 noundef %add698.i, i32 noundef %or673.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end705.i

cond.false699.i:                                  ; preds = %land.lhs.true683.i.cond.false699.i_crit_edge, %land.lhs.true678.i.cond.false699.i_crit_edge, %cond.end630.i.cond.false699.i_crit_edge
  %916 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %916)
  %917 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx703.i = getelementptr i32, ptr %917, i32 1
  %918 = ptrtoint ptr %arrayidx703.i to i32
  call void @__asan_load4_noabort(i32 %918)
  %919 = load i32, ptr %arrayidx703.i, align 4
  %add704.i = add i32 %919, 617
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add704.i, i32 noundef %or673.i, i32 noundef 0) #7
  br label %cond.end705.i

cond.end705.i:                                    ; preds = %cond.false699.i, %cond.true689.i
  %multi_queue.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %234, i32 0, i32 4
  %920 = ptrtoint ptr %multi_queue.i to i32
  call void @__asan_load1_noabort(i32 %920)
  %921 = load volatile i8, ptr %multi_queue.i, align 1
  %922 = or i8 %921, 1
  store volatile i8 %922, ptr %multi_queue.i, align 1
  %923 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %923)
  %924 = load i32, ptr %virt, align 8
  %and711.i = and i32 %924, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and711.i)
  %tobool712.not.i = icmp eq i32 %and711.i, 0
  br i1 %tobool712.not.i, label %cond.end705.i.cond.false736.i_crit_edge, label %land.lhs.true713.i

cond.end705.i.cond.false736.i_crit_edge:          ; preds = %cond.end705.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false736.i

land.lhs.true713.i:                               ; preds = %cond.end705.i
  %925 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %925)
  %926 = load ptr, ptr %funcs476.i, align 4
  %tobool717.not.i = icmp eq ptr %926, null
  br i1 %tobool717.not.i, label %land.lhs.true713.i.cond.false736.i_crit_edge, label %land.lhs.true718.i

land.lhs.true713.i.cond.false736.i_crit_edge:     ; preds = %land.lhs.true713.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false736.i

land.lhs.true718.i:                               ; preds = %land.lhs.true713.i
  %sriov_wreg722.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %926, i32 0, i32 12
  %927 = ptrtoint ptr %sriov_wreg722.i to i32
  call void @__asan_load4_noabort(i32 %927)
  %928 = load ptr, ptr %sriov_wreg722.i, align 4
  %tobool723.not.i = icmp eq ptr %928, null
  br i1 %tobool723.not.i, label %land.lhs.true718.i.cond.false736.i_crit_edge, label %cond.true724.i

land.lhs.true718.i.cond.false736.i_crit_edge:     ; preds = %land.lhs.true718.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false736.i

cond.true724.i:                                   ; preds = %land.lhs.true718.i
  call void @__sanitizer_cov_trace_pc() #9
  %929 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %929)
  %930 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx732.i = getelementptr i32, ptr %930, i32 1
  %931 = ptrtoint ptr %arrayidx732.i to i32
  call void @__asan_load4_noabort(i32 %931)
  %932 = load i32, ptr %arrayidx732.i, align 4
  %add733.i = add i32 %932, 1577
  %gpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %933 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %933)
  %934 = load i64, ptr %gpu_addr.i, align 8
  %conv735.i = trunc i64 %934 to i32
  tail call void %928(ptr noundef %handle, i32 noundef %add733.i, i32 noundef %conv735.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end745.i

cond.false736.i:                                  ; preds = %land.lhs.true718.i.cond.false736.i_crit_edge, %land.lhs.true713.i.cond.false736.i_crit_edge, %cond.end705.i.cond.false736.i_crit_edge
  %935 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %935)
  %936 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx740.i = getelementptr i32, ptr %936, i32 1
  %937 = ptrtoint ptr %arrayidx740.i to i32
  call void @__asan_load4_noabort(i32 %937)
  %938 = load i32, ptr %arrayidx740.i, align 4
  %add741.i = add i32 %938, 1577
  %gpu_addr742.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %939 = ptrtoint ptr %gpu_addr742.i to i32
  call void @__asan_load8_noabort(i32 %939)
  %940 = load i64, ptr %gpu_addr742.i, align 8
  %conv744.i = trunc i64 %940 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add741.i, i32 noundef %conv744.i, i32 noundef 0) #7
  br label %cond.end745.i

cond.end745.i:                                    ; preds = %cond.false736.i, %cond.true724.i
  %941 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %941)
  %942 = load i32, ptr %virt, align 8
  %and748.i = and i32 %942, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and748.i)
  %tobool749.not.i = icmp eq i32 %and748.i, 0
  br i1 %tobool749.not.i, label %cond.end745.i.cond.false774.i_crit_edge, label %land.lhs.true750.i

cond.end745.i.cond.false774.i_crit_edge:          ; preds = %cond.end745.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false774.i

land.lhs.true750.i:                               ; preds = %cond.end745.i
  %943 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %943)
  %944 = load ptr, ptr %funcs476.i, align 4
  %tobool754.not.i = icmp eq ptr %944, null
  br i1 %tobool754.not.i, label %land.lhs.true750.i.cond.false774.i_crit_edge, label %land.lhs.true755.i

land.lhs.true750.i.cond.false774.i_crit_edge:     ; preds = %land.lhs.true750.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false774.i

land.lhs.true755.i:                               ; preds = %land.lhs.true750.i
  %sriov_wreg759.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %944, i32 0, i32 12
  %945 = ptrtoint ptr %sriov_wreg759.i to i32
  call void @__asan_load4_noabort(i32 %945)
  %946 = load ptr, ptr %sriov_wreg759.i, align 4
  %tobool760.not.i = icmp eq ptr %946, null
  br i1 %tobool760.not.i, label %land.lhs.true755.i.cond.false774.i_crit_edge, label %cond.true761.i

land.lhs.true755.i.cond.false774.i_crit_edge:     ; preds = %land.lhs.true755.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false774.i

cond.true761.i:                                   ; preds = %land.lhs.true755.i
  call void @__sanitizer_cov_trace_pc() #9
  %947 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %947)
  %948 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx769.i = getelementptr i32, ptr %948, i32 1
  %949 = ptrtoint ptr %arrayidx769.i to i32
  call void @__asan_load4_noabort(i32 %949)
  %950 = load i32, ptr %arrayidx769.i, align 4
  %add770.i = add i32 %950, 1576
  %gpu_addr771.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %951 = ptrtoint ptr %gpu_addr771.i to i32
  call void @__asan_load8_noabort(i32 %951)
  %952 = load i64, ptr %gpu_addr771.i, align 8
  %shr.i = lshr i64 %952, 32
  %conv773.i = trunc i64 %shr.i to i32
  tail call void %946(ptr noundef %handle, i32 noundef %add770.i, i32 noundef %conv773.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end784.i

cond.false774.i:                                  ; preds = %land.lhs.true755.i.cond.false774.i_crit_edge, %land.lhs.true750.i.cond.false774.i_crit_edge, %cond.end745.i.cond.false774.i_crit_edge
  %953 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %953)
  %954 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx778.i = getelementptr i32, ptr %954, i32 1
  %955 = ptrtoint ptr %arrayidx778.i to i32
  call void @__asan_load4_noabort(i32 %955)
  %956 = load i32, ptr %arrayidx778.i, align 4
  %add779.i = add i32 %956, 1576
  %gpu_addr780.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %957 = ptrtoint ptr %gpu_addr780.i to i32
  call void @__asan_load8_noabort(i32 %957)
  %958 = load i64, ptr %gpu_addr780.i, align 8
  %shr781.i = lshr i64 %958, 32
  %conv783.i = trunc i64 %shr781.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add779.i, i32 noundef %conv783.i, i32 noundef 0) #7
  br label %cond.end784.i

cond.end784.i:                                    ; preds = %cond.false774.i, %cond.true761.i
  %959 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %959)
  %960 = load i32, ptr %virt, align 8
  %and787.i = and i32 %960, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and787.i)
  %tobool788.not.i = icmp eq i32 %and787.i, 0
  br i1 %tobool788.not.i, label %cond.end784.i.cond.false810.i_crit_edge, label %land.lhs.true789.i

cond.end784.i.cond.false810.i_crit_edge:          ; preds = %cond.end784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false810.i

land.lhs.true789.i:                               ; preds = %cond.end784.i
  %961 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %961)
  %962 = load ptr, ptr %funcs476.i, align 4
  %tobool793.not.i = icmp eq ptr %962, null
  br i1 %tobool793.not.i, label %land.lhs.true789.i.cond.false810.i_crit_edge, label %land.lhs.true794.i

land.lhs.true789.i.cond.false810.i_crit_edge:     ; preds = %land.lhs.true789.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false810.i

land.lhs.true794.i:                               ; preds = %land.lhs.true789.i
  %sriov_wreg798.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %962, i32 0, i32 12
  %963 = ptrtoint ptr %sriov_wreg798.i to i32
  call void @__asan_load4_noabort(i32 %963)
  %964 = load ptr, ptr %sriov_wreg798.i, align 4
  %tobool799.not.i = icmp eq ptr %964, null
  br i1 %tobool799.not.i, label %land.lhs.true794.i.cond.false810.i_crit_edge, label %cond.true800.i

land.lhs.true794.i.cond.false810.i_crit_edge:     ; preds = %land.lhs.true794.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false810.i

cond.true800.i:                                   ; preds = %land.lhs.true794.i
  call void @__sanitizer_cov_trace_pc() #9
  %965 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %965)
  %966 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx808.i = getelementptr i32, ptr %966, i32 1
  %967 = ptrtoint ptr %arrayidx808.i to i32
  call void @__asan_load4_noabort(i32 %967)
  %968 = load i32, ptr %arrayidx808.i, align 4
  %add809.i = add i32 %968, 612
  tail call void %964(ptr noundef %handle, i32 noundef %add809.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end816.i

cond.false810.i:                                  ; preds = %land.lhs.true794.i.cond.false810.i_crit_edge, %land.lhs.true789.i.cond.false810.i_crit_edge, %cond.end784.i.cond.false810.i_crit_edge
  %969 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %969)
  %970 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx814.i = getelementptr i32, ptr %970, i32 1
  %971 = ptrtoint ptr %arrayidx814.i to i32
  call void @__asan_load4_noabort(i32 %971)
  %972 = load i32, ptr %arrayidx814.i, align 4
  %add815.i = add i32 %972, 612
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add815.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end816.i

cond.end816.i:                                    ; preds = %cond.false810.i, %cond.true800.i
  %973 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %973)
  %974 = load i32, ptr %virt, align 8
  %and819.i = and i32 %974, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and819.i)
  %tobool820.not.i = icmp eq i32 %and819.i, 0
  br i1 %tobool820.not.i, label %cond.end816.i.cond.false843.i_crit_edge, label %land.lhs.true821.i

cond.end816.i.cond.false843.i_crit_edge:          ; preds = %cond.end816.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false843.i

land.lhs.true821.i:                               ; preds = %cond.end816.i
  %975 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %975)
  %976 = load ptr, ptr %funcs476.i, align 4
  %tobool825.not.i = icmp eq ptr %976, null
  br i1 %tobool825.not.i, label %land.lhs.true821.i.cond.false843.i_crit_edge, label %land.lhs.true826.i

land.lhs.true821.i.cond.false843.i_crit_edge:     ; preds = %land.lhs.true821.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false843.i

land.lhs.true826.i:                               ; preds = %land.lhs.true821.i
  %sriov_rreg830.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %976, i32 0, i32 13
  %977 = ptrtoint ptr %sriov_rreg830.i to i32
  call void @__asan_load4_noabort(i32 %977)
  %978 = load ptr, ptr %sriov_rreg830.i, align 4
  %tobool831.not.i = icmp eq ptr %978, null
  br i1 %tobool831.not.i, label %land.lhs.true826.i.cond.false843.i_crit_edge, label %cond.true832.i

land.lhs.true826.i.cond.false843.i_crit_edge:     ; preds = %land.lhs.true826.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false843.i

cond.true832.i:                                   ; preds = %land.lhs.true826.i
  call void @__sanitizer_cov_trace_pc() #9
  %979 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %979)
  %980 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx840.i = getelementptr i32, ptr %980, i32 1
  %981 = ptrtoint ptr %arrayidx840.i to i32
  call void @__asan_load4_noabort(i32 %981)
  %982 = load i32, ptr %arrayidx840.i, align 4
  %add841.i = add i32 %982, 612
  %call842.i = tail call i32 %978(ptr noundef %handle, i32 noundef %add841.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end850.i

cond.false843.i:                                  ; preds = %land.lhs.true826.i.cond.false843.i_crit_edge, %land.lhs.true821.i.cond.false843.i_crit_edge, %cond.end816.i.cond.false843.i_crit_edge
  %983 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %983)
  %984 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx847.i = getelementptr i32, ptr %984, i32 1
  %985 = ptrtoint ptr %arrayidx847.i to i32
  call void @__asan_load4_noabort(i32 %985)
  %986 = load i32, ptr %arrayidx847.i, align 4
  %add848.i = add i32 %986, 612
  %call849.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add848.i, i32 noundef 0) #7
  br label %cond.end850.i

cond.end850.i:                                    ; preds = %cond.false843.i, %cond.true832.i
  %cond851.i = phi i32 [ %call842.i, %cond.true832.i ], [ %call849.i, %cond.false843.i ]
  %conv852.i = zext i32 %cond851.i to i64
  %wptr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 4, i32 7
  %987 = ptrtoint ptr %wptr.i to i32
  call void @__asan_store8_noabort(i32 %987)
  store i64 %conv852.i, ptr %wptr.i, align 8
  %988 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %988)
  %989 = load i32, ptr %virt, align 8
  %and855.i = and i32 %989, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and855.i)
  %tobool856.not.i = icmp eq i32 %and855.i, 0
  br i1 %tobool856.not.i, label %cond.end850.i.cond.false881.i_crit_edge, label %land.lhs.true857.i

cond.end850.i.cond.false881.i_crit_edge:          ; preds = %cond.end850.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

land.lhs.true857.i:                               ; preds = %cond.end850.i
  %990 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load ptr, ptr %funcs476.i, align 4
  %tobool861.not.i = icmp eq ptr %991, null
  br i1 %tobool861.not.i, label %land.lhs.true857.i.cond.false881.i_crit_edge, label %land.lhs.true862.i

land.lhs.true857.i.cond.false881.i_crit_edge:     ; preds = %land.lhs.true857.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

land.lhs.true862.i:                               ; preds = %land.lhs.true857.i
  %sriov_wreg866.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %991, i32 0, i32 12
  %992 = ptrtoint ptr %sriov_wreg866.i to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load ptr, ptr %sriov_wreg866.i, align 4
  %tobool867.not.i = icmp eq ptr %993, null
  br i1 %tobool867.not.i, label %land.lhs.true862.i.cond.false881.i_crit_edge, label %cond.true868.i

land.lhs.true862.i.cond.false881.i_crit_edge:     ; preds = %land.lhs.true862.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

cond.true868.i:                                   ; preds = %land.lhs.true862.i
  call void @__sanitizer_cov_trace_pc() #9
  %994 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %994)
  %995 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx876.i = getelementptr i32, ptr %995, i32 1
  %996 = ptrtoint ptr %arrayidx876.i to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load i32, ptr %arrayidx876.i, align 4
  %add877.i = add i32 %997, 613
  tail call void %993(ptr noundef %handle, i32 noundef %add877.i, i32 noundef %cond851.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end890.i

cond.false881.i:                                  ; preds = %land.lhs.true862.i.cond.false881.i_crit_edge, %land.lhs.true857.i.cond.false881.i_crit_edge, %cond.end850.i.cond.false881.i_crit_edge
  %998 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %998)
  %999 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx885.i = getelementptr i32, ptr %999, i32 1
  %1000 = ptrtoint ptr %arrayidx885.i to i32
  call void @__asan_load4_noabort(i32 %1000)
  %1001 = load i32, ptr %arrayidx885.i, align 4
  %add886.i = add i32 %1001, 613
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add886.i, i32 noundef %cond851.i, i32 noundef 0) #7
  br label %cond.end890.i

cond.end890.i:                                    ; preds = %cond.false881.i, %cond.true868.i
  %1002 = ptrtoint ptr %multi_queue.i to i32
  call void @__asan_load1_noabort(i32 %1002)
  %1003 = load volatile i8, ptr %multi_queue.i, align 1
  %1004 = and i8 %1003, -2
  store volatile i8 %1004, ptr %multi_queue.i, align 1
  %encode_generalpurpose_queue_mode.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %234, i32 0, i32 4, i32 1
  %1005 = ptrtoint ptr %encode_generalpurpose_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1005)
  %1006 = load volatile i8, ptr %encode_generalpurpose_queue_mode.i, align 1
  %1007 = or i8 %1006, 1
  store volatile i8 %1007, ptr %encode_generalpurpose_queue_mode.i, align 1
  %1008 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load i32, ptr %virt, align 8
  %and906.i = and i32 %1009, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and906.i)
  %tobool907.not.i = icmp eq i32 %and906.i, 0
  br i1 %tobool907.not.i, label %cond.end890.i.cond.false932.i_crit_edge, label %land.lhs.true908.i

cond.end890.i.cond.false932.i_crit_edge:          ; preds = %cond.end890.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false932.i

land.lhs.true908.i:                               ; preds = %cond.end890.i
  %1010 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load ptr, ptr %funcs476.i, align 4
  %tobool912.not.i = icmp eq ptr %1011, null
  br i1 %tobool912.not.i, label %land.lhs.true908.i.cond.false932.i_crit_edge, label %land.lhs.true913.i

land.lhs.true908.i.cond.false932.i_crit_edge:     ; preds = %land.lhs.true908.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false932.i

land.lhs.true913.i:                               ; preds = %land.lhs.true908.i
  %sriov_wreg917.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1011, i32 0, i32 12
  %1012 = ptrtoint ptr %sriov_wreg917.i to i32
  call void @__asan_load4_noabort(i32 %1012)
  %1013 = load ptr, ptr %sriov_wreg917.i, align 4
  %tobool918.not.i = icmp eq ptr %1013, null
  br i1 %tobool918.not.i, label %land.lhs.true913.i.cond.false932.i_crit_edge, label %cond.true919.i

land.lhs.true913.i.cond.false932.i_crit_edge:     ; preds = %land.lhs.true913.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false932.i

cond.true919.i:                                   ; preds = %land.lhs.true913.i
  call void @__sanitizer_cov_trace_pc() #9
  %1014 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx927.i = getelementptr i32, ptr %1015, i32 1
  %1016 = ptrtoint ptr %arrayidx927.i to i32
  call void @__asan_load4_noabort(i32 %1016)
  %1017 = load i32, ptr %arrayidx927.i, align 4
  %add928.i = add i32 %1017, 1513
  %wptr929.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1018 = ptrtoint ptr %wptr929.i to i32
  call void @__asan_load8_noabort(i32 %1018)
  %1019 = load i64, ptr %wptr929.i, align 8
  %conv931.i = trunc i64 %1019 to i32
  tail call void %1013(ptr noundef %handle, i32 noundef %add928.i, i32 noundef %conv931.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end941.i

cond.false932.i:                                  ; preds = %land.lhs.true913.i.cond.false932.i_crit_edge, %land.lhs.true908.i.cond.false932.i_crit_edge, %cond.end890.i.cond.false932.i_crit_edge
  %1020 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1020)
  %1021 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx936.i = getelementptr i32, ptr %1021, i32 1
  %1022 = ptrtoint ptr %arrayidx936.i to i32
  call void @__asan_load4_noabort(i32 %1022)
  %1023 = load i32, ptr %arrayidx936.i, align 4
  %add937.i = add i32 %1023, 1513
  %wptr938.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1024 = ptrtoint ptr %wptr938.i to i32
  call void @__asan_load8_noabort(i32 %1024)
  %1025 = load i64, ptr %wptr938.i, align 8
  %conv940.i = trunc i64 %1025 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add937.i, i32 noundef %conv940.i, i32 noundef 0) #7
  br label %cond.end941.i

cond.end941.i:                                    ; preds = %cond.false932.i, %cond.true919.i
  %1026 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1026)
  %1027 = load i32, ptr %virt, align 8
  %and944.i = and i32 %1027, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and944.i)
  %tobool945.not.i = icmp eq i32 %and944.i, 0
  br i1 %tobool945.not.i, label %cond.end941.i.cond.false970.i_crit_edge, label %land.lhs.true946.i

cond.end941.i.cond.false970.i_crit_edge:          ; preds = %cond.end941.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false970.i

land.lhs.true946.i:                               ; preds = %cond.end941.i
  %1028 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1028)
  %1029 = load ptr, ptr %funcs476.i, align 4
  %tobool950.not.i = icmp eq ptr %1029, null
  br i1 %tobool950.not.i, label %land.lhs.true946.i.cond.false970.i_crit_edge, label %land.lhs.true951.i

land.lhs.true946.i.cond.false970.i_crit_edge:     ; preds = %land.lhs.true946.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false970.i

land.lhs.true951.i:                               ; preds = %land.lhs.true946.i
  %sriov_wreg955.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1029, i32 0, i32 12
  %1030 = ptrtoint ptr %sriov_wreg955.i to i32
  call void @__asan_load4_noabort(i32 %1030)
  %1031 = load ptr, ptr %sriov_wreg955.i, align 4
  %tobool956.not.i = icmp eq ptr %1031, null
  br i1 %tobool956.not.i, label %land.lhs.true951.i.cond.false970.i_crit_edge, label %cond.true957.i

land.lhs.true951.i.cond.false970.i_crit_edge:     ; preds = %land.lhs.true951.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false970.i

cond.true957.i:                                   ; preds = %land.lhs.true951.i
  call void @__sanitizer_cov_trace_pc() #9
  %1032 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1032)
  %1033 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx965.i = getelementptr i32, ptr %1033, i32 1
  %1034 = ptrtoint ptr %arrayidx965.i to i32
  call void @__asan_load4_noabort(i32 %1034)
  %1035 = load i32, ptr %arrayidx965.i, align 4
  %add966.i = add i32 %1035, 1514
  %wptr967.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1036 = ptrtoint ptr %wptr967.i to i32
  call void @__asan_load8_noabort(i32 %1036)
  %1037 = load i64, ptr %wptr967.i, align 8
  %conv969.i = trunc i64 %1037 to i32
  tail call void %1031(ptr noundef %handle, i32 noundef %add966.i, i32 noundef %conv969.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end979.i

cond.false970.i:                                  ; preds = %land.lhs.true951.i.cond.false970.i_crit_edge, %land.lhs.true946.i.cond.false970.i_crit_edge, %cond.end941.i.cond.false970.i_crit_edge
  %1038 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1038)
  %1039 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx974.i = getelementptr i32, ptr %1039, i32 1
  %1040 = ptrtoint ptr %arrayidx974.i to i32
  call void @__asan_load4_noabort(i32 %1040)
  %1041 = load i32, ptr %arrayidx974.i, align 4
  %add975.i = add i32 %1041, 1514
  %wptr976.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %1042 = ptrtoint ptr %wptr976.i to i32
  call void @__asan_load8_noabort(i32 %1042)
  %1043 = load i64, ptr %wptr976.i, align 8
  %conv978.i = trunc i64 %1043 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add975.i, i32 noundef %conv978.i, i32 noundef 0) #7
  br label %cond.end979.i

cond.end979.i:                                    ; preds = %cond.false970.i, %cond.true957.i
  %1044 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1044)
  %1045 = load i32, ptr %virt, align 8
  %and982.i = and i32 %1045, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and982.i)
  %tobool983.not.i = icmp eq i32 %and982.i, 0
  br i1 %tobool983.not.i, label %cond.end979.i.cond.false1007.i_crit_edge, label %land.lhs.true984.i

cond.end979.i.cond.false1007.i_crit_edge:         ; preds = %cond.end979.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1007.i

land.lhs.true984.i:                               ; preds = %cond.end979.i
  %1046 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load ptr, ptr %funcs476.i, align 4
  %tobool988.not.i = icmp eq ptr %1047, null
  br i1 %tobool988.not.i, label %land.lhs.true984.i.cond.false1007.i_crit_edge, label %land.lhs.true989.i

land.lhs.true984.i.cond.false1007.i_crit_edge:    ; preds = %land.lhs.true984.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1007.i

land.lhs.true989.i:                               ; preds = %land.lhs.true984.i
  %sriov_wreg993.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1047, i32 0, i32 12
  %1048 = ptrtoint ptr %sriov_wreg993.i to i32
  call void @__asan_load4_noabort(i32 %1048)
  %1049 = load ptr, ptr %sriov_wreg993.i, align 4
  %tobool994.not.i = icmp eq ptr %1049, null
  br i1 %tobool994.not.i, label %land.lhs.true989.i.cond.false1007.i_crit_edge, label %cond.true995.i

land.lhs.true989.i.cond.false1007.i_crit_edge:    ; preds = %land.lhs.true989.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1007.i

cond.true995.i:                                   ; preds = %land.lhs.true989.i
  call void @__sanitizer_cov_trace_pc() #9
  %1050 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1050)
  %1051 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1003.i = getelementptr i32, ptr %1051, i32 1
  %1052 = ptrtoint ptr %arrayidx1003.i to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load i32, ptr %arrayidx1003.i, align 4
  %add1004.i = add i32 %1053, 1510
  %gpu_addr1005.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1054 = ptrtoint ptr %gpu_addr1005.i to i32
  call void @__asan_load8_noabort(i32 %1054)
  %1055 = load i64, ptr %gpu_addr1005.i, align 8
  %conv1006.i = trunc i64 %1055 to i32
  tail call void %1049(ptr noundef %handle, i32 noundef %add1004.i, i32 noundef %conv1006.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1015.i

cond.false1007.i:                                 ; preds = %land.lhs.true989.i.cond.false1007.i_crit_edge, %land.lhs.true984.i.cond.false1007.i_crit_edge, %cond.end979.i.cond.false1007.i_crit_edge
  %1056 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1056)
  %1057 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1011.i = getelementptr i32, ptr %1057, i32 1
  %1058 = ptrtoint ptr %arrayidx1011.i to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load i32, ptr %arrayidx1011.i, align 4
  %add1012.i = add i32 %1059, 1510
  %gpu_addr1013.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1060 = ptrtoint ptr %gpu_addr1013.i to i32
  call void @__asan_load8_noabort(i32 %1060)
  %1061 = load i64, ptr %gpu_addr1013.i, align 8
  %conv1014.i = trunc i64 %1061 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1012.i, i32 noundef %conv1014.i, i32 noundef 0) #7
  br label %cond.end1015.i

cond.end1015.i:                                   ; preds = %cond.false1007.i, %cond.true995.i
  %1062 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1062)
  %1063 = load i32, ptr %virt, align 8
  %and1018.i = and i32 %1063, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1018.i)
  %tobool1019.not.i = icmp eq i32 %and1018.i, 0
  br i1 %tobool1019.not.i, label %cond.end1015.i.cond.false1045.i_crit_edge, label %land.lhs.true1020.i

cond.end1015.i.cond.false1045.i_crit_edge:        ; preds = %cond.end1015.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1045.i

land.lhs.true1020.i:                              ; preds = %cond.end1015.i
  %1064 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1064)
  %1065 = load ptr, ptr %funcs476.i, align 4
  %tobool1024.not.i = icmp eq ptr %1065, null
  br i1 %tobool1024.not.i, label %land.lhs.true1020.i.cond.false1045.i_crit_edge, label %land.lhs.true1025.i

land.lhs.true1020.i.cond.false1045.i_crit_edge:   ; preds = %land.lhs.true1020.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1045.i

land.lhs.true1025.i:                              ; preds = %land.lhs.true1020.i
  %sriov_wreg1029.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1065, i32 0, i32 12
  %1066 = ptrtoint ptr %sriov_wreg1029.i to i32
  call void @__asan_load4_noabort(i32 %1066)
  %1067 = load ptr, ptr %sriov_wreg1029.i, align 4
  %tobool1030.not.i = icmp eq ptr %1067, null
  br i1 %tobool1030.not.i, label %land.lhs.true1025.i.cond.false1045.i_crit_edge, label %cond.true1031.i

land.lhs.true1025.i.cond.false1045.i_crit_edge:   ; preds = %land.lhs.true1025.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1045.i

cond.true1031.i:                                  ; preds = %land.lhs.true1025.i
  call void @__sanitizer_cov_trace_pc() #9
  %1068 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1068)
  %1069 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1039.i = getelementptr i32, ptr %1069, i32 1
  %1070 = ptrtoint ptr %arrayidx1039.i to i32
  call void @__asan_load4_noabort(i32 %1070)
  %1071 = load i32, ptr %arrayidx1039.i, align 4
  %add1040.i = add i32 %1071, 1511
  %gpu_addr1041.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1072 = ptrtoint ptr %gpu_addr1041.i to i32
  call void @__asan_load8_noabort(i32 %1072)
  %1073 = load i64, ptr %gpu_addr1041.i, align 8
  %shr1042.i = lshr i64 %1073, 32
  %conv1044.i = trunc i64 %shr1042.i to i32
  tail call void %1067(ptr noundef %handle, i32 noundef %add1040.i, i32 noundef %conv1044.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1055.i

cond.false1045.i:                                 ; preds = %land.lhs.true1025.i.cond.false1045.i_crit_edge, %land.lhs.true1020.i.cond.false1045.i_crit_edge, %cond.end1015.i.cond.false1045.i_crit_edge
  %1074 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1074)
  %1075 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1049.i = getelementptr i32, ptr %1075, i32 1
  %1076 = ptrtoint ptr %arrayidx1049.i to i32
  call void @__asan_load4_noabort(i32 %1076)
  %1077 = load i32, ptr %arrayidx1049.i, align 4
  %add1050.i = add i32 %1077, 1511
  %gpu_addr1051.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %1078 = ptrtoint ptr %gpu_addr1051.i to i32
  call void @__asan_load8_noabort(i32 %1078)
  %1079 = load i64, ptr %gpu_addr1051.i, align 8
  %shr1052.i = lshr i64 %1079, 32
  %conv1054.i = trunc i64 %shr1052.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1050.i, i32 noundef %conv1054.i, i32 noundef 0) #7
  br label %cond.end1055.i

cond.end1055.i:                                   ; preds = %cond.false1045.i, %cond.true1031.i
  %1080 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1080)
  %1081 = load i32, ptr %virt, align 8
  %and1058.i = and i32 %1081, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1058.i)
  %tobool1059.not.i = icmp eq i32 %and1058.i, 0
  br i1 %tobool1059.not.i, label %cond.end1055.i.cond.false1082.i_crit_edge, label %land.lhs.true1060.i

cond.end1055.i.cond.false1082.i_crit_edge:        ; preds = %cond.end1055.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1082.i

land.lhs.true1060.i:                              ; preds = %cond.end1055.i
  %1082 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1082)
  %1083 = load ptr, ptr %funcs476.i, align 4
  %tobool1064.not.i = icmp eq ptr %1083, null
  br i1 %tobool1064.not.i, label %land.lhs.true1060.i.cond.false1082.i_crit_edge, label %land.lhs.true1065.i

land.lhs.true1060.i.cond.false1082.i_crit_edge:   ; preds = %land.lhs.true1060.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1082.i

land.lhs.true1065.i:                              ; preds = %land.lhs.true1060.i
  %sriov_wreg1069.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1083, i32 0, i32 12
  %1084 = ptrtoint ptr %sriov_wreg1069.i to i32
  call void @__asan_load4_noabort(i32 %1084)
  %1085 = load ptr, ptr %sriov_wreg1069.i, align 4
  %tobool1070.not.i = icmp eq ptr %1085, null
  br i1 %tobool1070.not.i, label %land.lhs.true1065.i.cond.false1082.i_crit_edge, label %cond.true1071.i

land.lhs.true1065.i.cond.false1082.i_crit_edge:   ; preds = %land.lhs.true1065.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1082.i

cond.true1071.i:                                  ; preds = %land.lhs.true1065.i
  call void @__sanitizer_cov_trace_pc() #9
  %1086 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1086)
  %1087 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1079.i = getelementptr i32, ptr %1087, i32 1
  %1088 = ptrtoint ptr %arrayidx1079.i to i32
  call void @__asan_load4_noabort(i32 %1088)
  %1089 = load i32, ptr %arrayidx1079.i, align 4
  %add1080.i = add i32 %1089, 1512
  %ring_size1081.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %1090 = ptrtoint ptr %ring_size1081.i to i32
  call void @__asan_load4_noabort(i32 %1090)
  %1091 = load i32, ptr %ring_size1081.i, align 8
  %div1729.i = lshr i32 %1091, 2
  tail call void %1085(ptr noundef %handle, i32 noundef %add1080.i, i32 noundef %div1729.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1090.i

cond.false1082.i:                                 ; preds = %land.lhs.true1065.i.cond.false1082.i_crit_edge, %land.lhs.true1060.i.cond.false1082.i_crit_edge, %cond.end1055.i.cond.false1082.i_crit_edge
  %1092 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1092)
  %1093 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1086.i = getelementptr i32, ptr %1093, i32 1
  %1094 = ptrtoint ptr %arrayidx1086.i to i32
  call void @__asan_load4_noabort(i32 %1094)
  %1095 = load i32, ptr %arrayidx1086.i, align 4
  %add1087.i = add i32 %1095, 1512
  %ring_size1088.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %1096 = ptrtoint ptr %ring_size1088.i to i32
  call void @__asan_load4_noabort(i32 %1096)
  %1097 = load i32, ptr %ring_size1088.i, align 8
  %div10891726.i = lshr i32 %1097, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1087.i, i32 noundef %div10891726.i, i32 noundef 0) #7
  br label %cond.end1090.i

cond.end1090.i:                                   ; preds = %cond.false1082.i, %cond.true1071.i
  %1098 = ptrtoint ptr %encode_generalpurpose_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1098)
  %1099 = load volatile i8, ptr %encode_generalpurpose_queue_mode.i, align 1
  %1100 = and i8 %1099, -2
  store volatile i8 %1100, ptr %encode_generalpurpose_queue_mode.i, align 1
  %encode_lowlatency_queue_mode.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %234, i32 0, i32 4, i32 2
  %1101 = ptrtoint ptr %encode_lowlatency_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1101)
  %1102 = load volatile i8, ptr %encode_lowlatency_queue_mode.i, align 1
  %1103 = or i8 %1102, 1
  store volatile i8 %1103, ptr %encode_lowlatency_queue_mode.i, align 1
  %1104 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1104)
  %1105 = load i32, ptr %virt, align 8
  %and1107.i = and i32 %1105, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1107.i)
  %tobool1108.not.i = icmp eq i32 %and1107.i, 0
  br i1 %tobool1108.not.i, label %cond.end1090.i.cond.false1133.i_crit_edge, label %land.lhs.true1109.i

cond.end1090.i.cond.false1133.i_crit_edge:        ; preds = %cond.end1090.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1133.i

land.lhs.true1109.i:                              ; preds = %cond.end1090.i
  %1106 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1106)
  %1107 = load ptr, ptr %funcs476.i, align 4
  %tobool1113.not.i = icmp eq ptr %1107, null
  br i1 %tobool1113.not.i, label %land.lhs.true1109.i.cond.false1133.i_crit_edge, label %land.lhs.true1114.i

land.lhs.true1109.i.cond.false1133.i_crit_edge:   ; preds = %land.lhs.true1109.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1133.i

land.lhs.true1114.i:                              ; preds = %land.lhs.true1109.i
  %sriov_wreg1118.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1107, i32 0, i32 12
  %1108 = ptrtoint ptr %sriov_wreg1118.i to i32
  call void @__asan_load4_noabort(i32 %1108)
  %1109 = load ptr, ptr %sriov_wreg1118.i, align 4
  %tobool1119.not.i = icmp eq ptr %1109, null
  br i1 %tobool1119.not.i, label %land.lhs.true1114.i.cond.false1133.i_crit_edge, label %cond.true1120.i

land.lhs.true1114.i.cond.false1133.i_crit_edge:   ; preds = %land.lhs.true1114.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1133.i

cond.true1120.i:                                  ; preds = %land.lhs.true1114.i
  call void @__sanitizer_cov_trace_pc() #9
  %1110 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1110)
  %1111 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1128.i = getelementptr i32, ptr %1111, i32 1
  %1112 = ptrtoint ptr %arrayidx1128.i to i32
  call void @__asan_load4_noabort(i32 %1112)
  %1113 = load i32, ptr %arrayidx1128.i, align 4
  %add1129.i = add i32 %1113, 1508
  %wptr1130.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1114 = ptrtoint ptr %wptr1130.i to i32
  call void @__asan_load8_noabort(i32 %1114)
  %1115 = load i64, ptr %wptr1130.i, align 8
  %conv1132.i = trunc i64 %1115 to i32
  tail call void %1109(ptr noundef %handle, i32 noundef %add1129.i, i32 noundef %conv1132.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1142.i

cond.false1133.i:                                 ; preds = %land.lhs.true1114.i.cond.false1133.i_crit_edge, %land.lhs.true1109.i.cond.false1133.i_crit_edge, %cond.end1090.i.cond.false1133.i_crit_edge
  %1116 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1116)
  %1117 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1137.i = getelementptr i32, ptr %1117, i32 1
  %1118 = ptrtoint ptr %arrayidx1137.i to i32
  call void @__asan_load4_noabort(i32 %1118)
  %1119 = load i32, ptr %arrayidx1137.i, align 4
  %add1138.i = add i32 %1119, 1508
  %wptr1139.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1120 = ptrtoint ptr %wptr1139.i to i32
  call void @__asan_load8_noabort(i32 %1120)
  %1121 = load i64, ptr %wptr1139.i, align 8
  %conv1141.i = trunc i64 %1121 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1138.i, i32 noundef %conv1141.i, i32 noundef 0) #7
  br label %cond.end1142.i

cond.end1142.i:                                   ; preds = %cond.false1133.i, %cond.true1120.i
  %1122 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1122)
  %1123 = load i32, ptr %virt, align 8
  %and1145.i = and i32 %1123, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1145.i)
  %tobool1146.not.i = icmp eq i32 %and1145.i, 0
  br i1 %tobool1146.not.i, label %cond.end1142.i.cond.false1171.i_crit_edge, label %land.lhs.true1147.i

cond.end1142.i.cond.false1171.i_crit_edge:        ; preds = %cond.end1142.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1171.i

land.lhs.true1147.i:                              ; preds = %cond.end1142.i
  %1124 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1124)
  %1125 = load ptr, ptr %funcs476.i, align 4
  %tobool1151.not.i = icmp eq ptr %1125, null
  br i1 %tobool1151.not.i, label %land.lhs.true1147.i.cond.false1171.i_crit_edge, label %land.lhs.true1152.i

land.lhs.true1147.i.cond.false1171.i_crit_edge:   ; preds = %land.lhs.true1147.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1171.i

land.lhs.true1152.i:                              ; preds = %land.lhs.true1147.i
  %sriov_wreg1156.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1125, i32 0, i32 12
  %1126 = ptrtoint ptr %sriov_wreg1156.i to i32
  call void @__asan_load4_noabort(i32 %1126)
  %1127 = load ptr, ptr %sriov_wreg1156.i, align 4
  %tobool1157.not.i = icmp eq ptr %1127, null
  br i1 %tobool1157.not.i, label %land.lhs.true1152.i.cond.false1171.i_crit_edge, label %cond.true1158.i

land.lhs.true1152.i.cond.false1171.i_crit_edge:   ; preds = %land.lhs.true1152.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1171.i

cond.true1158.i:                                  ; preds = %land.lhs.true1152.i
  call void @__sanitizer_cov_trace_pc() #9
  %1128 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1128)
  %1129 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1166.i = getelementptr i32, ptr %1129, i32 1
  %1130 = ptrtoint ptr %arrayidx1166.i to i32
  call void @__asan_load4_noabort(i32 %1130)
  %1131 = load i32, ptr %arrayidx1166.i, align 4
  %add1167.i = add i32 %1131, 1509
  %wptr1168.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1132 = ptrtoint ptr %wptr1168.i to i32
  call void @__asan_load8_noabort(i32 %1132)
  %1133 = load i64, ptr %wptr1168.i, align 8
  %conv1170.i = trunc i64 %1133 to i32
  tail call void %1127(ptr noundef %handle, i32 noundef %add1167.i, i32 noundef %conv1170.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1180.i

cond.false1171.i:                                 ; preds = %land.lhs.true1152.i.cond.false1171.i_crit_edge, %land.lhs.true1147.i.cond.false1171.i_crit_edge, %cond.end1142.i.cond.false1171.i_crit_edge
  %1134 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1134)
  %1135 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1175.i = getelementptr i32, ptr %1135, i32 1
  %1136 = ptrtoint ptr %arrayidx1175.i to i32
  call void @__asan_load4_noabort(i32 %1136)
  %1137 = load i32, ptr %arrayidx1175.i, align 4
  %add1176.i = add i32 %1137, 1509
  %wptr1177.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %1138 = ptrtoint ptr %wptr1177.i to i32
  call void @__asan_load8_noabort(i32 %1138)
  %1139 = load i64, ptr %wptr1177.i, align 8
  %conv1179.i = trunc i64 %1139 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1176.i, i32 noundef %conv1179.i, i32 noundef 0) #7
  br label %cond.end1180.i

cond.end1180.i:                                   ; preds = %cond.false1171.i, %cond.true1158.i
  %1140 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1140)
  %1141 = load i32, ptr %virt, align 8
  %and1183.i = and i32 %1141, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1183.i)
  %tobool1184.not.i = icmp eq i32 %and1183.i, 0
  br i1 %tobool1184.not.i, label %cond.end1180.i.cond.false1208.i_crit_edge, label %land.lhs.true1185.i

cond.end1180.i.cond.false1208.i_crit_edge:        ; preds = %cond.end1180.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1208.i

land.lhs.true1185.i:                              ; preds = %cond.end1180.i
  %1142 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1142)
  %1143 = load ptr, ptr %funcs476.i, align 4
  %tobool1189.not.i = icmp eq ptr %1143, null
  br i1 %tobool1189.not.i, label %land.lhs.true1185.i.cond.false1208.i_crit_edge, label %land.lhs.true1190.i

land.lhs.true1185.i.cond.false1208.i_crit_edge:   ; preds = %land.lhs.true1185.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1208.i

land.lhs.true1190.i:                              ; preds = %land.lhs.true1185.i
  %sriov_wreg1194.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1143, i32 0, i32 12
  %1144 = ptrtoint ptr %sriov_wreg1194.i to i32
  call void @__asan_load4_noabort(i32 %1144)
  %1145 = load ptr, ptr %sriov_wreg1194.i, align 4
  %tobool1195.not.i = icmp eq ptr %1145, null
  br i1 %tobool1195.not.i, label %land.lhs.true1190.i.cond.false1208.i_crit_edge, label %cond.true1196.i

land.lhs.true1190.i.cond.false1208.i_crit_edge:   ; preds = %land.lhs.true1190.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1208.i

cond.true1196.i:                                  ; preds = %land.lhs.true1190.i
  call void @__sanitizer_cov_trace_pc() #9
  %1146 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1146)
  %1147 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1204.i = getelementptr i32, ptr %1147, i32 1
  %1148 = ptrtoint ptr %arrayidx1204.i to i32
  call void @__asan_load4_noabort(i32 %1148)
  %1149 = load i32, ptr %arrayidx1204.i, align 4
  %add1205.i = add i32 %1149, 1505
  %gpu_addr1206.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1150 = ptrtoint ptr %gpu_addr1206.i to i32
  call void @__asan_load8_noabort(i32 %1150)
  %1151 = load i64, ptr %gpu_addr1206.i, align 8
  %conv1207.i = trunc i64 %1151 to i32
  tail call void %1145(ptr noundef %handle, i32 noundef %add1205.i, i32 noundef %conv1207.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1216.i

cond.false1208.i:                                 ; preds = %land.lhs.true1190.i.cond.false1208.i_crit_edge, %land.lhs.true1185.i.cond.false1208.i_crit_edge, %cond.end1180.i.cond.false1208.i_crit_edge
  %1152 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1152)
  %1153 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1212.i = getelementptr i32, ptr %1153, i32 1
  %1154 = ptrtoint ptr %arrayidx1212.i to i32
  call void @__asan_load4_noabort(i32 %1154)
  %1155 = load i32, ptr %arrayidx1212.i, align 4
  %add1213.i = add i32 %1155, 1505
  %gpu_addr1214.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1156 = ptrtoint ptr %gpu_addr1214.i to i32
  call void @__asan_load8_noabort(i32 %1156)
  %1157 = load i64, ptr %gpu_addr1214.i, align 8
  %conv1215.i = trunc i64 %1157 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1213.i, i32 noundef %conv1215.i, i32 noundef 0) #7
  br label %cond.end1216.i

cond.end1216.i:                                   ; preds = %cond.false1208.i, %cond.true1196.i
  %1158 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1158)
  %1159 = load i32, ptr %virt, align 8
  %and1219.i = and i32 %1159, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1219.i)
  %tobool1220.not.i = icmp eq i32 %and1219.i, 0
  br i1 %tobool1220.not.i, label %cond.end1216.i.cond.false1246.i_crit_edge, label %land.lhs.true1221.i

cond.end1216.i.cond.false1246.i_crit_edge:        ; preds = %cond.end1216.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1246.i

land.lhs.true1221.i:                              ; preds = %cond.end1216.i
  %1160 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1160)
  %1161 = load ptr, ptr %funcs476.i, align 4
  %tobool1225.not.i = icmp eq ptr %1161, null
  br i1 %tobool1225.not.i, label %land.lhs.true1221.i.cond.false1246.i_crit_edge, label %land.lhs.true1226.i

land.lhs.true1221.i.cond.false1246.i_crit_edge:   ; preds = %land.lhs.true1221.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1246.i

land.lhs.true1226.i:                              ; preds = %land.lhs.true1221.i
  %sriov_wreg1230.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1161, i32 0, i32 12
  %1162 = ptrtoint ptr %sriov_wreg1230.i to i32
  call void @__asan_load4_noabort(i32 %1162)
  %1163 = load ptr, ptr %sriov_wreg1230.i, align 4
  %tobool1231.not.i = icmp eq ptr %1163, null
  br i1 %tobool1231.not.i, label %land.lhs.true1226.i.cond.false1246.i_crit_edge, label %cond.true1232.i

land.lhs.true1226.i.cond.false1246.i_crit_edge:   ; preds = %land.lhs.true1226.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1246.i

cond.true1232.i:                                  ; preds = %land.lhs.true1226.i
  call void @__sanitizer_cov_trace_pc() #9
  %1164 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1164)
  %1165 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1240.i = getelementptr i32, ptr %1165, i32 1
  %1166 = ptrtoint ptr %arrayidx1240.i to i32
  call void @__asan_load4_noabort(i32 %1166)
  %1167 = load i32, ptr %arrayidx1240.i, align 4
  %add1241.i = add i32 %1167, 1506
  %gpu_addr1242.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1168 = ptrtoint ptr %gpu_addr1242.i to i32
  call void @__asan_load8_noabort(i32 %1168)
  %1169 = load i64, ptr %gpu_addr1242.i, align 8
  %shr1243.i = lshr i64 %1169, 32
  %conv1245.i = trunc i64 %shr1243.i to i32
  tail call void %1163(ptr noundef %handle, i32 noundef %add1241.i, i32 noundef %conv1245.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1256.i

cond.false1246.i:                                 ; preds = %land.lhs.true1226.i.cond.false1246.i_crit_edge, %land.lhs.true1221.i.cond.false1246.i_crit_edge, %cond.end1216.i.cond.false1246.i_crit_edge
  %1170 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1170)
  %1171 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1250.i = getelementptr i32, ptr %1171, i32 1
  %1172 = ptrtoint ptr %arrayidx1250.i to i32
  call void @__asan_load4_noabort(i32 %1172)
  %1173 = load i32, ptr %arrayidx1250.i, align 4
  %add1251.i = add i32 %1173, 1506
  %gpu_addr1252.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %1174 = ptrtoint ptr %gpu_addr1252.i to i32
  call void @__asan_load8_noabort(i32 %1174)
  %1175 = load i64, ptr %gpu_addr1252.i, align 8
  %shr1253.i = lshr i64 %1175, 32
  %conv1255.i = trunc i64 %shr1253.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1251.i, i32 noundef %conv1255.i, i32 noundef 0) #7
  br label %cond.end1256.i

cond.end1256.i:                                   ; preds = %cond.false1246.i, %cond.true1232.i
  %1176 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1176)
  %1177 = load i32, ptr %virt, align 8
  %and1259.i = and i32 %1177, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1259.i)
  %tobool1260.not.i = icmp eq i32 %and1259.i, 0
  br i1 %tobool1260.not.i, label %cond.end1256.i.cond.false1284.i_crit_edge, label %land.lhs.true1261.i

cond.end1256.i.cond.false1284.i_crit_edge:        ; preds = %cond.end1256.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1284.i

land.lhs.true1261.i:                              ; preds = %cond.end1256.i
  %1178 = ptrtoint ptr %funcs476.i to i32
  call void @__asan_load4_noabort(i32 %1178)
  %1179 = load ptr, ptr %funcs476.i, align 4
  %tobool1265.not.i = icmp eq ptr %1179, null
  br i1 %tobool1265.not.i, label %land.lhs.true1261.i.cond.false1284.i_crit_edge, label %land.lhs.true1266.i

land.lhs.true1261.i.cond.false1284.i_crit_edge:   ; preds = %land.lhs.true1261.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1284.i

land.lhs.true1266.i:                              ; preds = %land.lhs.true1261.i
  %sriov_wreg1270.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1179, i32 0, i32 12
  %1180 = ptrtoint ptr %sriov_wreg1270.i to i32
  call void @__asan_load4_noabort(i32 %1180)
  %1181 = load ptr, ptr %sriov_wreg1270.i, align 4
  %tobool1271.not.i = icmp eq ptr %1181, null
  br i1 %tobool1271.not.i, label %land.lhs.true1266.i.cond.false1284.i_crit_edge, label %cond.true1272.i

land.lhs.true1266.i.cond.false1284.i_crit_edge:   ; preds = %land.lhs.true1266.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1284.i

cond.true1272.i:                                  ; preds = %land.lhs.true1266.i
  call void @__sanitizer_cov_trace_pc() #9
  %1182 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1182)
  %1183 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1280.i = getelementptr i32, ptr %1183, i32 1
  %1184 = ptrtoint ptr %arrayidx1280.i to i32
  call void @__asan_load4_noabort(i32 %1184)
  %1185 = load i32, ptr %arrayidx1280.i, align 4
  %add1281.i = add i32 %1185, 1507
  %ring_size1282.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %1186 = ptrtoint ptr %ring_size1282.i to i32
  call void @__asan_load4_noabort(i32 %1186)
  %1187 = load i32, ptr %ring_size1282.i, align 8
  %div12831728.i = lshr i32 %1187, 2
  tail call void %1181(ptr noundef %handle, i32 noundef %add1281.i, i32 noundef %div12831728.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1292.i

cond.false1284.i:                                 ; preds = %land.lhs.true1266.i.cond.false1284.i_crit_edge, %land.lhs.true1261.i.cond.false1284.i_crit_edge, %cond.end1256.i.cond.false1284.i_crit_edge
  %1188 = ptrtoint ptr %arrayidx62.i to i32
  call void @__asan_load4_noabort(i32 %1188)
  %1189 = load ptr, ptr %arrayidx62.i, align 8
  %arrayidx1288.i = getelementptr i32, ptr %1189, i32 1
  %1190 = ptrtoint ptr %arrayidx1288.i to i32
  call void @__asan_load4_noabort(i32 %1190)
  %1191 = load i32, ptr %arrayidx1288.i, align 4
  %add1289.i = add i32 %1191, 1507
  %ring_size1290.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %1192 = ptrtoint ptr %ring_size1290.i to i32
  call void @__asan_load4_noabort(i32 %1192)
  %1193 = load i32, ptr %ring_size1290.i, align 8
  %div12911727.i = lshr i32 %1193, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1289.i, i32 noundef %div12911727.i, i32 noundef 0) #7
  br label %cond.end1292.i

cond.end1292.i:                                   ; preds = %cond.false1284.i, %cond.true1272.i
  %1194 = ptrtoint ptr %encode_lowlatency_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1194)
  %1195 = load volatile i8, ptr %encode_lowlatency_queue_mode.i, align 1
  %1196 = and i8 %1195, -2
  store volatile i8 %1196, ptr %encode_lowlatency_queue_mode.i, align 1
  br label %if.then10

if.then10:                                        ; preds = %cond.end1292.i, %if.then5.i, %if.then275.i, %power_off.i.if.then10_crit_edge
  %1197 = ptrtoint ptr %cur_state2 to i32
  call void @__asan_store4_noabort(i32 %1197)
  store i32 %state, ptr %cur_state2, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.then10, %if.then563.i, %while.end167.i, %while.end68.i, %while.end.i, %if.end.cleanup_crit_edge, %if.then
  %retval.0 = phi i32 [ 0, %if.then ], [ 0, %if.end.cleanup_crit_edge ], [ 0, %if.then10 ], [ -110, %while.end.i ], [ -110, %while.end68.i ], [ -110, %while.end167.i ], [ -1, %if.then563.i ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_0_dec_ring_get_rptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 8
  %arrayidx13 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx13, align 4
  %add = add i32 %11, 612
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx15, align 8
  %arrayidx17 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx17, align 4
  %add18 = add i32 %15, 612
  %call19 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add18, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call19, %cond.false ]
  %conv = zext i32 %cond to i64
  ret i64 %conv
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_0_dec_ring_get_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %2 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %use_doorbell, align 4, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %wb2 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %4 = ptrtoint ptr %wb2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %wb2, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %6 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %wptr_offs, align 8
  %arrayidx = getelementptr i32, ptr %5, i32 %7
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %arrayidx, align 4
  br label %cleanup

if.else:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %10 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %virt, align 8
  %and = and i32 %11, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %12 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs, align 4
  %tobool4.not = icmp eq ptr %13, null
  br i1 %tobool4.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true5

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true5:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %13, i32 0, i32 13
  %14 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %sriov_rreg, align 4
  %tobool9.not = icmp eq ptr %15, null
  br i1 %tobool9.not, label %land.lhs.true5.cond.false_crit_edge, label %cond.true

land.lhs.true5.cond.false_crit_edge:              ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx14 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %16 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx14, align 8
  %arrayidx16 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %19, 613
  %call = tail call i32 %15(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true5.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx18, align 8
  %arrayidx20 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %23, 613
  %call22 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add21, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false, %cond.true, %if.then
  %retval.0.in = phi i32 [ %9, %if.then ], [ %call, %cond.true ], [ %call22, %cond.false ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v2_0_dec_ring_set_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 100
  %2 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pg_flags, align 4
  %and = and i32 %3, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and2 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2)
  %tobool3.not = icmp eq i32 %and2, 0
  br i1 %tobool3.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool4.not = icmp eq ptr %7, null
  br i1 %tobool4.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true5

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true5:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 12
  %8 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_wreg, align 4
  %tobool9.not = icmp eq ptr %9, null
  br i1 %tobool9.not, label %land.lhs.true5.cond.false_crit_edge, label %cond.true

land.lhs.true5.cond.false_crit_edge:              ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx, align 8
  %arrayidx15 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx15, align 4
  %add = add i32 %13, 22
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %14 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %15 to i32
  %or = or i32 %conv, -2147483648
  tail call void %9(ptr noundef %1, i32 noundef %add, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %if.end

cond.false:                                       ; preds = %land.lhs.true5.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %16 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx18, align 8
  %arrayidx20 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %19, 22
  %wptr22 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %20 = ptrtoint ptr %wptr22 to i32
  call void @__asan_load8_noabort(i32 %20)
  %21 = load i64, ptr %wptr22, align 8
  %conv24 = trunc i64 %21 to i32
  %or25 = or i32 %conv24, -2147483648
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add21, i32 noundef %or25, i32 noundef 0) #7
  br label %if.end

if.end:                                           ; preds = %cond.false, %cond.true, %entry.if.end_crit_edge
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %22 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %use_doorbell, align 4, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool26.not = icmp eq i8 %23, 0
  br i1 %tobool26.not, label %if.else, label %if.then27

if.then27:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %wptr28 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %24 = ptrtoint ptr %wptr28 to i32
  call void @__asan_load8_noabort(i32 %24)
  %25 = load i64, ptr %wptr28, align 8
  %conv30 = trunc i64 %25 to i32
  %wb31 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %26 = ptrtoint ptr %wb31 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %wb31, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %28 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %wptr_offs, align 8
  %arrayidx32 = getelementptr i32, ptr %27, i32 %29
  %30 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_store4_noabort(i32 %30)
  store volatile i32 %conv30, ptr %arrayidx32, align 4
  %doorbell_index = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %31 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %doorbell_index, align 8
  %33 = load i64, ptr %wptr28, align 8
  %conv35 = trunc i64 %33 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %32, i32 noundef %conv35) #7
  br label %if.end74

if.else:                                          ; preds = %if.end
  %virt36 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %34 = ptrtoint ptr %virt36 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %virt36, align 8
  %and38 = and i32 %35, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and38)
  %tobool39.not = icmp eq i32 %and38, 0
  br i1 %tobool39.not, label %if.else.cond.false64_crit_edge, label %land.lhs.true40

if.else.cond.false64_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false64

land.lhs.true40:                                  ; preds = %if.else
  %funcs43 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %36 = ptrtoint ptr %funcs43 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %funcs43, align 4
  %tobool44.not = icmp eq ptr %37, null
  br i1 %tobool44.not, label %land.lhs.true40.cond.false64_crit_edge, label %land.lhs.true45

land.lhs.true40.cond.false64_crit_edge:           ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false64

land.lhs.true45:                                  ; preds = %land.lhs.true40
  %sriov_wreg49 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %37, i32 0, i32 12
  %38 = ptrtoint ptr %sriov_wreg49 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %sriov_wreg49, align 4
  %tobool50.not = icmp eq ptr %39, null
  br i1 %tobool50.not, label %land.lhs.true45.cond.false64_crit_edge, label %cond.true51

land.lhs.true45.cond.false64_crit_edge:           ; preds = %land.lhs.true45
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false64

cond.true51:                                      ; preds = %land.lhs.true45
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx57 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %40 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx57, align 8
  %arrayidx59 = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx59 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx59, align 4
  %add60 = add i32 %43, 613
  %wptr61 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %44 = ptrtoint ptr %wptr61 to i32
  call void @__asan_load8_noabort(i32 %44)
  %45 = load i64, ptr %wptr61, align 8
  %conv63 = trunc i64 %45 to i32
  tail call void %39(ptr noundef %1, i32 noundef %add60, i32 noundef %conv63, i32 noundef 0, i32 noundef 16) #7
  br label %if.end74

cond.false64:                                     ; preds = %land.lhs.true45.cond.false64_crit_edge, %land.lhs.true40.cond.false64_crit_edge, %if.else.cond.false64_crit_edge
  %arrayidx66 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %46 = ptrtoint ptr %arrayidx66 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %arrayidx66, align 8
  %arrayidx68 = getelementptr i32, ptr %47, i32 1
  %48 = ptrtoint ptr %arrayidx68 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx68, align 4
  %add69 = add i32 %49, 613
  %wptr70 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %50 = ptrtoint ptr %wptr70 to i32
  call void @__asan_load8_noabort(i32 %50)
  %51 = load i64, ptr %wptr70, align 8
  %conv72 = trunc i64 %51 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add69, i32 noundef %conv72, i32 noundef 0) #7
  br label %if.end74

if.end74:                                         ; preds = %cond.false64, %cond.true51, %if.then27
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_dec_ring_test_ib(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_generic_pad_ib(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_ring_begin_use(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_ring_end_use(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_emit_reg_write_reg_wait_helper(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_mm_wdoorbell(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_0_enc_ring_get_rptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 0, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx12, align 8
  %arrayidx14 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx14, align 4
  %add = add i32 %11, 1513
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx16 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx16, align 8
  %arrayidx18 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx18, align 4
  %add19 = add i32 %15, 1513
  %call20 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add19, i32 noundef 0) #7
  br label %cleanup

if.else:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else.cond.false47_crit_edge, label %land.lhs.true25

if.else.cond.false47_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true25:                                  ; preds = %if.else
  %funcs28 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %16 = ptrtoint ptr %funcs28 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %funcs28, align 4
  %tobool29.not = icmp eq ptr %17, null
  br i1 %tobool29.not, label %land.lhs.true25.cond.false47_crit_edge, label %land.lhs.true30

land.lhs.true25.cond.false47_crit_edge:           ; preds = %land.lhs.true25
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true30:                                  ; preds = %land.lhs.true25
  %sriov_rreg34 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %17, i32 0, i32 13
  %18 = ptrtoint ptr %sriov_rreg34 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sriov_rreg34, align 4
  %tobool35.not = icmp eq ptr %19, null
  br i1 %tobool35.not, label %land.lhs.true30.cond.false47_crit_edge, label %cond.true36

land.lhs.true30.cond.false47_crit_edge:           ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

cond.true36:                                      ; preds = %land.lhs.true30
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx42 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx42, align 8
  %arrayidx44 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx44, align 4
  %add45 = add i32 %23, 1508
  %call46 = tail call i32 %19(ptr noundef %1, i32 noundef %add45, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false47:                                     ; preds = %land.lhs.true30.cond.false47_crit_edge, %land.lhs.true25.cond.false47_crit_edge, %if.else.cond.false47_crit_edge
  %arrayidx49 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %24 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx49, align 8
  %arrayidx51 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx51, align 4
  %add52 = add i32 %27, 1508
  %call53 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add52, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false47, %cond.true36, %cond.false, %cond.true
  %retval.0.in = phi i32 [ %call, %cond.true ], [ %call20, %cond.false ], [ %call46, %cond.true36 ], [ %call53, %cond.false47 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v2_0_enc_ring_get_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 0, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %2 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %use_doorbell, align 4, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %cmp, label %if.then, label %if.else26

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else, label %if.then2

if.then2:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %wb3 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %4 = ptrtoint ptr %wb3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %wb3, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %6 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %wptr_offs, align 8
  %arrayidx4 = getelementptr i32, ptr %5, i32 %7
  %8 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %arrayidx4, align 4
  br label %cleanup

if.else:                                          ; preds = %if.then
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %10 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %virt, align 8
  %and = and i32 %11, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool5.not = icmp eq i32 %and, 0
  br i1 %tobool5.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %12 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs, align 4
  %tobool6.not = icmp eq ptr %13, null
  br i1 %tobool6.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true7

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true7:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %13, i32 0, i32 13
  %14 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %sriov_rreg, align 4
  %tobool11.not = icmp eq ptr %15, null
  br i1 %tobool11.not, label %land.lhs.true7.cond.false_crit_edge, label %cond.true

land.lhs.true7.cond.false_crit_edge:              ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx16 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %16 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx16, align 8
  %arrayidx18 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx18, align 4
  %add = add i32 %19, 1514
  %call = tail call i32 %15(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true7.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx20, align 8
  %arrayidx22 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx22, align 4
  %add23 = add i32 %23, 1514
  %call24 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add23, i32 noundef 0) #7
  br label %cleanup

if.else26:                                        ; preds = %entry
  br i1 %tobool.not, label %if.else35, label %if.then29

if.then29:                                        ; preds = %if.else26
  call void @__sanitizer_cov_trace_pc() #9
  %wb31 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %24 = ptrtoint ptr %wb31 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %wb31, align 4
  %wptr_offs32 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %26 = ptrtoint ptr %wptr_offs32 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %wptr_offs32, align 8
  %arrayidx33 = getelementptr i32, ptr %25, i32 %27
  %28 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load volatile i32, ptr %arrayidx33, align 4
  br label %cleanup

if.else35:                                        ; preds = %if.else26
  %virt36 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %30 = ptrtoint ptr %virt36 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %virt36, align 8
  %and38 = and i32 %31, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and38)
  %tobool39.not = icmp eq i32 %and38, 0
  br i1 %tobool39.not, label %if.else35.cond.false62_crit_edge, label %land.lhs.true40

if.else35.cond.false62_crit_edge:                 ; preds = %if.else35
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false62

land.lhs.true40:                                  ; preds = %if.else35
  %funcs43 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %32 = ptrtoint ptr %funcs43 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %funcs43, align 4
  %tobool44.not = icmp eq ptr %33, null
  br i1 %tobool44.not, label %land.lhs.true40.cond.false62_crit_edge, label %land.lhs.true45

land.lhs.true40.cond.false62_crit_edge:           ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false62

land.lhs.true45:                                  ; preds = %land.lhs.true40
  %sriov_rreg49 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %33, i32 0, i32 13
  %34 = ptrtoint ptr %sriov_rreg49 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %sriov_rreg49, align 4
  %tobool50.not = icmp eq ptr %35, null
  br i1 %tobool50.not, label %land.lhs.true45.cond.false62_crit_edge, label %cond.true51

land.lhs.true45.cond.false62_crit_edge:           ; preds = %land.lhs.true45
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false62

cond.true51:                                      ; preds = %land.lhs.true45
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx57 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %36 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx57, align 8
  %arrayidx59 = getelementptr i32, ptr %37, i32 1
  %38 = ptrtoint ptr %arrayidx59 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx59, align 4
  %add60 = add i32 %39, 1509
  %call61 = tail call i32 %35(ptr noundef %1, i32 noundef %add60, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false62:                                     ; preds = %land.lhs.true45.cond.false62_crit_edge, %land.lhs.true40.cond.false62_crit_edge, %if.else35.cond.false62_crit_edge
  %arrayidx64 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %40 = ptrtoint ptr %arrayidx64 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx64, align 8
  %arrayidx66 = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx66 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx66, align 4
  %add67 = add i32 %43, 1509
  %call68 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add67, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false62, %cond.true51, %if.then29, %cond.false, %cond.true, %if.then2
  %retval.0.in = phi i32 [ %9, %if.then2 ], [ %29, %if.then29 ], [ %call, %cond.true ], [ %call24, %cond.false ], [ %call61, %cond.true51 ], [ %call68, %cond.false62 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v2_0_enc_ring_set_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 0, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %2 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %use_doorbell, align 4, !range !121
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %cmp, label %if.then, label %if.else34

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else, label %if.then2

if.then2:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %5 to i32
  %wb3 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %6 = ptrtoint ptr %wb3 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %wb3, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %8 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %wptr_offs, align 8
  %arrayidx4 = getelementptr i32, ptr %7, i32 %9
  %10 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_store4_noabort(i32 %10)
  store volatile i32 %conv, ptr %arrayidx4, align 4
  %doorbell_index = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %11 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %doorbell_index, align 8
  %13 = load i64, ptr %wptr, align 8
  %conv7 = trunc i64 %13 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %12, i32 noundef %conv7) #7
  br label %if.end89

if.else:                                          ; preds = %if.then
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %14 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %virt, align 8
  %and8 = and i32 %15, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8)
  %tobool9.not = icmp eq i32 %and8, 0
  br i1 %tobool9.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %16 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %funcs, align 4
  %tobool10.not = icmp eq ptr %17, null
  br i1 %tobool10.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true11

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true11:                                  ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %17, i32 0, i32 12
  %18 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sriov_wreg, align 4
  %tobool15.not = icmp eq ptr %19, null
  br i1 %tobool15.not, label %land.lhs.true11.cond.false_crit_edge, label %cond.true

land.lhs.true11.cond.false_crit_edge:             ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx20, align 8
  %arrayidx22 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx22, align 4
  %add = add i32 %23, 1514
  %wptr23 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %24 = ptrtoint ptr %wptr23 to i32
  call void @__asan_load8_noabort(i32 %24)
  %25 = load i64, ptr %wptr23, align 8
  %conv25 = trunc i64 %25 to i32
  tail call void %19(ptr noundef %1, i32 noundef %add, i32 noundef %conv25, i32 noundef 0, i32 noundef 16) #7
  br label %if.end89

cond.false:                                       ; preds = %land.lhs.true11.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %arrayidx27 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %26 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx27, align 8
  %arrayidx29 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx29, align 4
  %add30 = add i32 %29, 1514
  %wptr31 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %30 = ptrtoint ptr %wptr31 to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %wptr31, align 8
  %conv33 = trunc i64 %31 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add30, i32 noundef %conv33, i32 noundef 0) #7
  br label %if.end89

if.else34:                                        ; preds = %entry
  br i1 %tobool.not, label %if.else49, label %if.then37

if.then37:                                        ; preds = %if.else34
  call void @__sanitizer_cov_trace_pc() #9
  %wptr38 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %32 = ptrtoint ptr %wptr38 to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %wptr38, align 8
  %conv40 = trunc i64 %33 to i32
  %wb42 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %34 = ptrtoint ptr %wb42 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %wb42, align 4
  %wptr_offs43 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %36 = ptrtoint ptr %wptr_offs43 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %wptr_offs43, align 8
  %arrayidx44 = getelementptr i32, ptr %35, i32 %37
  %38 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_store4_noabort(i32 %38)
  store volatile i32 %conv40, ptr %arrayidx44, align 4
  %doorbell_index45 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %39 = ptrtoint ptr %doorbell_index45 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %doorbell_index45, align 8
  %41 = load i64, ptr %wptr38, align 8
  %conv48 = trunc i64 %41 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %40, i32 noundef %conv48) #7
  br label %if.end89

if.else49:                                        ; preds = %if.else34
  %virt50 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %42 = ptrtoint ptr %virt50 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %virt50, align 8
  %and52 = and i32 %43, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and52)
  %tobool53.not = icmp eq i32 %and52, 0
  br i1 %tobool53.not, label %if.else49.cond.false78_crit_edge, label %land.lhs.true54

if.else49.cond.false78_crit_edge:                 ; preds = %if.else49
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

land.lhs.true54:                                  ; preds = %if.else49
  %funcs57 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %44 = ptrtoint ptr %funcs57 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %funcs57, align 4
  %tobool58.not = icmp eq ptr %45, null
  br i1 %tobool58.not, label %land.lhs.true54.cond.false78_crit_edge, label %land.lhs.true59

land.lhs.true54.cond.false78_crit_edge:           ; preds = %land.lhs.true54
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

land.lhs.true59:                                  ; preds = %land.lhs.true54
  %sriov_wreg63 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %45, i32 0, i32 12
  %46 = ptrtoint ptr %sriov_wreg63 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %sriov_wreg63, align 4
  %tobool64.not = icmp eq ptr %47, null
  br i1 %tobool64.not, label %land.lhs.true59.cond.false78_crit_edge, label %cond.true65

land.lhs.true59.cond.false78_crit_edge:           ; preds = %land.lhs.true59
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78

cond.true65:                                      ; preds = %land.lhs.true59
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx71 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %48 = ptrtoint ptr %arrayidx71 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx71, align 8
  %arrayidx73 = getelementptr i32, ptr %49, i32 1
  %50 = ptrtoint ptr %arrayidx73 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx73, align 4
  %add74 = add i32 %51, 1509
  %wptr75 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %52 = ptrtoint ptr %wptr75 to i32
  call void @__asan_load8_noabort(i32 %52)
  %53 = load i64, ptr %wptr75, align 8
  %conv77 = trunc i64 %53 to i32
  tail call void %47(ptr noundef %1, i32 noundef %add74, i32 noundef %conv77, i32 noundef 0, i32 noundef 16) #7
  br label %if.end89

cond.false78:                                     ; preds = %land.lhs.true59.cond.false78_crit_edge, %land.lhs.true54.cond.false78_crit_edge, %if.else49.cond.false78_crit_edge
  %arrayidx80 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16
  %54 = ptrtoint ptr %arrayidx80 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx80, align 8
  %arrayidx82 = getelementptr i32, ptr %55, i32 1
  %56 = ptrtoint ptr %arrayidx82 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx82, align 4
  %add83 = add i32 %57, 1509
  %wptr84 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %58 = ptrtoint ptr %wptr84 to i32
  call void @__asan_load8_noabort(i32 %58)
  %59 = load i64, ptr %wptr84, align 8
  %conv86 = trunc i64 %59 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add83, i32 noundef %conv86, i32 noundef 0) #7
  br label %if.end89

if.end89:                                         ; preds = %cond.false78, %cond.true65, %if.then37, %cond.false, %cond.true, %if.then2
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ring(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ib(ptr noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_insert_nop(ptr noundef, i32 noundef) #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vcn_v2_0_set_interrupt_state(ptr nocapture noundef readnone %adev, ptr nocapture noundef readnone %source, i32 noundef %type, i32 noundef %state) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_process_interrupt(ptr noundef %adev, ptr nocapture noundef readnone %source, ptr nocapture noundef readonly %entry1) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.7) #7
  %src_id = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 2
  %0 = ptrtoint ptr %src_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %src_id, align 8
  %2 = zext i32 %1 to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values)
  switch i32 %1, label %sw.default [
    i32 124, label %sw.bb
    i32 119, label %sw.bb2
    i32 120, label %sw.bb7
  ]

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %ring_dec = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4
  %call = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_dec) #7
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %ring_enc = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5
  %call6 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_enc) #7
  br label %sw.epilog

sw.bb7:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1
  %call13 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %arrayidx12) #7
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %src_data = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 10
  %3 = ptrtoint ptr %src_data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %src_data, align 4
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.8, i32 noundef %1, i32 noundef %4) #7
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb7, %sw.bb2, %sw.bb
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_dbg(i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_fence_process(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_add_id(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_setup_ucode(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @sprintf(ptr noalias nocapture noundef writeonly, ptr nocapture noundef readonly, ...) local_unnamed_addr #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_init(ptr noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v2_0_pause_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, ptr nocapture noundef readonly %new_state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pause_state = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 10
  %0 = ptrtoint ptr %pause_state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pause_state, align 8
  %2 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %3)
  %cmp.not = icmp eq i32 %1, %3
  br i1 %cmp.not, label %entry.if.end763_crit_edge, label %if.then

entry.if.end763_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end763

if.then:                                          ; preds = %entry
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.11, i32 noundef %1, i32 noundef %3) #7
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool8.not = icmp eq ptr %7, null
  br i1 %tobool8.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true9

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true9:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool13.not = icmp eq ptr %9, null
  br i1 %tobool13.not, label %land.lhs.true9.cond.false_crit_edge, label %cond.true

land.lhs.true9.cond.false_crit_edge:              ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %10 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx18, align 8
  %arrayidx20 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx20, align 4
  %add = add i32 %13, 20
  %call = tail call i32 %9(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true9.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx22 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %14 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx22, align 8
  %arrayidx24 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx24, align 4
  %add25 = add i32 %17, 20
  %call26 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add25, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call26, %cond.false ]
  %and27 = and i32 %cond, -13
  %18 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %19)
  %cmp29 = icmp eq i32 %19, 1
  br i1 %cmp29, label %if.then30, label %if.else722

if.then30:                                        ; preds = %cond.end
  %arrayidx32 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %20 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx32, align 8
  %arrayidx34 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx34, align 4
  %add35 = add i32 %23, 4
  %call36 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add35, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %24 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end.while.cond_crit_edge, %if.then30
  %loop.0 = phi i32 [ %25, %if.then30 ], [ %dec, %if.end.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call36, %if.then30 ], [ %call47, %if.end.while.cond_crit_edge ]
  %old_.0 = phi i32 [ 0, %if.then30 ], [ %tmp_.0, %if.end.while.cond_crit_edge ]
  %and37 = and i32 %tmp_.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and37)
  %cmp38.not = icmp eq i32 %and37, 1
  br i1 %cmp38.not, label %if.then58.critedge, label %while.body

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp39.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp39.not, label %if.else, label %if.then40

if.then40:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %usec_timeout, align 8
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %28 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %28(i32 noundef 214748) #7
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then40
  %loop.1 = phi i32 [ %27, %if.then40 ], [ %loop.0, %if.else ]
  %29 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %arrayidx32, align 8
  %arrayidx45 = getelementptr i32, ptr %30, i32 1
  %31 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx45, align 4
  %add46 = add i32 %32, 4
  %call47 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add46, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool48.not = icmp eq i32 %dec, 0
  br i1 %tobool48.not, label %do.end, label %if.end.while.cond_crit_edge

if.end.while.cond_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %and51 = and i32 %call47, 3
  %call52 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.14, i32 noundef 1, i32 noundef %and51) #10
  br label %if.end756

if.then58.critedge:                               ; preds = %while.cond
  %fw_shared_cpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 15
  %33 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %or = or i32 %and27, 4
  %35 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %virt, align 8
  %and63 = and i32 %36, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and63)
  %tobool64.not = icmp eq i32 %and63, 0
  br i1 %tobool64.not, label %if.then58.critedge.cond.false85_crit_edge, label %land.lhs.true65

if.then58.critedge.cond.false85_crit_edge:        ; preds = %if.then58.critedge
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false85

land.lhs.true65:                                  ; preds = %if.then58.critedge
  %funcs68 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %37 = ptrtoint ptr %funcs68 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %funcs68, align 4
  %tobool69.not = icmp eq ptr %38, null
  br i1 %tobool69.not, label %land.lhs.true65.cond.false85_crit_edge, label %land.lhs.true70

land.lhs.true65.cond.false85_crit_edge:           ; preds = %land.lhs.true65
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false85

land.lhs.true70:                                  ; preds = %land.lhs.true65
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %38, i32 0, i32 12
  %39 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %sriov_wreg, align 4
  %tobool74.not = icmp eq ptr %40, null
  br i1 %tobool74.not, label %land.lhs.true70.cond.false85_crit_edge, label %cond.true75

land.lhs.true70.cond.false85_crit_edge:           ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false85

cond.true75:                                      ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  %41 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %arrayidx32, align 8
  %arrayidx83 = getelementptr i32, ptr %42, i32 1
  %43 = ptrtoint ptr %arrayidx83 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx83, align 4
  %add84 = add i32 %44, 20
  tail call void %40(ptr noundef %adev, i32 noundef %add84, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end91

cond.false85:                                     ; preds = %land.lhs.true70.cond.false85_crit_edge, %land.lhs.true65.cond.false85_crit_edge, %if.then58.critedge.cond.false85_crit_edge
  %45 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %arrayidx32, align 8
  %arrayidx89 = getelementptr i32, ptr %46, i32 1
  %47 = ptrtoint ptr %arrayidx89 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx89, align 4
  %add90 = add i32 %48, 20
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add90, i32 noundef %or, i32 noundef 0) #7
  br label %cond.end91

cond.end91:                                       ; preds = %cond.false85, %cond.true75
  %49 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %arrayidx32, align 8
  %arrayidx99 = getelementptr i32, ptr %50, i32 1
  %51 = ptrtoint ptr %arrayidx99 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %arrayidx99, align 4
  %add100 = add i32 %52, 20
  %call101 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add100, i32 noundef 0) #7
  %53 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %usec_timeout, align 8
  br label %while.cond104

while.cond104:                                    ; preds = %if.end112.while.cond104_crit_edge, %cond.end91
  %old_94.0 = phi i32 [ 0, %cond.end91 ], [ %old_94.1, %if.end112.while.cond104_crit_edge ]
  %tmp_95.0 = phi i32 [ %call101, %cond.end91 ], [ %call118, %if.end112.while.cond104_crit_edge ]
  %loop102.0 = phi i32 [ %54, %cond.end91 ], [ %dec119, %if.end112.while.cond104_crit_edge ]
  %and105 = and i32 %tmp_95.0, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and105)
  %cmp106.not.not = icmp eq i32 %and105, 0
  br i1 %cmp106.not.not, label %while.body107, label %while.cond104.while.end129_crit_edge

while.cond104.while.end129_crit_edge:             ; preds = %while.cond104
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end129

while.body107:                                    ; preds = %while.cond104
  call void @__sanitizer_cov_trace_cmp4(i32 %old_94.0, i32 %tmp_95.0)
  %cmp108.not = icmp eq i32 %old_94.0, %tmp_95.0
  br i1 %cmp108.not, label %if.else111, label %if.then109

if.then109:                                       ; preds = %while.body107
  call void @__sanitizer_cov_trace_pc() #9
  %55 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %usec_timeout, align 8
  br label %if.end112

if.else111:                                       ; preds = %while.body107
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %57 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %57(i32 noundef 214748) #7
  br label %if.end112

if.end112:                                        ; preds = %if.else111, %if.then109
  %old_94.1 = phi i32 [ %tmp_95.0, %if.then109 ], [ %old_94.0, %if.else111 ]
  %loop102.1 = phi i32 [ %56, %if.then109 ], [ %loop102.0, %if.else111 ]
  %58 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx32, align 8
  %arrayidx116 = getelementptr i32, ptr %59, i32 1
  %60 = ptrtoint ptr %arrayidx116 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx116, align 4
  %add117 = add i32 %61, 20
  %call118 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add117, i32 noundef 0) #7
  %dec119 = add i32 %loop102.1, -1
  %tobool120.not = icmp eq i32 %dec119, 0
  br i1 %tobool120.not, label %do.end124, label %if.end112.while.cond104_crit_edge

if.end112.while.cond104_crit_edge:                ; preds = %if.end112
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond104

do.end124:                                        ; preds = %if.end112
  call void @__sanitizer_cov_trace_pc() #9
  %and126 = and i32 %call118, 8
  %call127 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.17, i32 noundef 8, i32 noundef %and126) #10
  br label %while.end129

while.end129:                                     ; preds = %do.end124, %while.cond104.while.end129_crit_edge
  %62 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %arrayidx32, align 8
  %arrayidx138 = getelementptr i32, ptr %63, i32 1
  %64 = ptrtoint ptr %arrayidx138 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx138, align 4
  %add139 = add i32 %65, 4
  %call140 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add139, i32 noundef 0) #7
  %or142 = or i32 %call140, -2147483648
  %66 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx32, align 8
  %arrayidx146 = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx146 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx146, align 4
  %add147 = add i32 %69, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add147, i32 noundef %or142, i32 noundef 0) #7
  %multi_queue = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %34, i32 0, i32 4
  %encode_generalpurpose_queue_mode = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %34, i32 0, i32 4, i32 1
  %70 = ptrtoint ptr %encode_generalpurpose_queue_mode to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load volatile i8, ptr %encode_generalpurpose_queue_mode, align 1
  %72 = or i8 %71, 1
  store volatile i8 %72, ptr %encode_generalpurpose_queue_mode, align 1
  %wptr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 7
  %73 = ptrtoint ptr %wptr to i32
  call void @__asan_store8_noabort(i32 %73)
  store i64 0, ptr %wptr, align 8
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and158 = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and158)
  %tobool159.not = icmp eq i32 %and158, 0
  br i1 %tobool159.not, label %while.end129.cond.false182_crit_edge, label %land.lhs.true160

while.end129.cond.false182_crit_edge:             ; preds = %while.end129
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false182

land.lhs.true160:                                 ; preds = %while.end129
  %funcs163 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %76 = ptrtoint ptr %funcs163 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %funcs163, align 4
  %tobool164.not = icmp eq ptr %77, null
  br i1 %tobool164.not, label %land.lhs.true160.cond.false182_crit_edge, label %land.lhs.true165

land.lhs.true160.cond.false182_crit_edge:         ; preds = %land.lhs.true160
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false182

land.lhs.true165:                                 ; preds = %land.lhs.true160
  %sriov_wreg169 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %77, i32 0, i32 12
  %78 = ptrtoint ptr %sriov_wreg169 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %sriov_wreg169, align 4
  %tobool170.not = icmp eq ptr %79, null
  br i1 %tobool170.not, label %land.lhs.true165.cond.false182_crit_edge, label %cond.true171

land.lhs.true165.cond.false182_crit_edge:         ; preds = %land.lhs.true165
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false182

cond.true171:                                     ; preds = %land.lhs.true165
  call void @__sanitizer_cov_trace_pc() #9
  %80 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx32, align 8
  %arrayidx179 = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx179 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx179, align 4
  %add180 = add i32 %83, 1510
  %gpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %84 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %84)
  %85 = load i64, ptr %gpu_addr, align 8
  %conv181 = trunc i64 %85 to i32
  tail call void %79(ptr noundef %adev, i32 noundef %add180, i32 noundef %conv181, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end190

cond.false182:                                    ; preds = %land.lhs.true165.cond.false182_crit_edge, %land.lhs.true160.cond.false182_crit_edge, %while.end129.cond.false182_crit_edge
  %86 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %arrayidx32, align 8
  %arrayidx186 = getelementptr i32, ptr %87, i32 1
  %88 = ptrtoint ptr %arrayidx186 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %arrayidx186, align 4
  %add187 = add i32 %89, 1510
  %gpu_addr188 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %90 = ptrtoint ptr %gpu_addr188 to i32
  call void @__asan_load8_noabort(i32 %90)
  %91 = load i64, ptr %gpu_addr188, align 8
  %conv189 = trunc i64 %91 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add187, i32 noundef %conv189, i32 noundef 0) #7
  br label %cond.end190

cond.end190:                                      ; preds = %cond.false182, %cond.true171
  %92 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %virt, align 8
  %and193 = and i32 %93, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and193)
  %tobool194.not = icmp eq i32 %and193, 0
  br i1 %tobool194.not, label %cond.end190.cond.false219_crit_edge, label %land.lhs.true195

cond.end190.cond.false219_crit_edge:              ; preds = %cond.end190
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false219

land.lhs.true195:                                 ; preds = %cond.end190
  %funcs198 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %94 = ptrtoint ptr %funcs198 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %funcs198, align 4
  %tobool199.not = icmp eq ptr %95, null
  br i1 %tobool199.not, label %land.lhs.true195.cond.false219_crit_edge, label %land.lhs.true200

land.lhs.true195.cond.false219_crit_edge:         ; preds = %land.lhs.true195
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false219

land.lhs.true200:                                 ; preds = %land.lhs.true195
  %sriov_wreg204 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %95, i32 0, i32 12
  %96 = ptrtoint ptr %sriov_wreg204 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %sriov_wreg204, align 4
  %tobool205.not = icmp eq ptr %97, null
  br i1 %tobool205.not, label %land.lhs.true200.cond.false219_crit_edge, label %cond.true206

land.lhs.true200.cond.false219_crit_edge:         ; preds = %land.lhs.true200
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false219

cond.true206:                                     ; preds = %land.lhs.true200
  call void @__sanitizer_cov_trace_pc() #9
  %98 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %arrayidx32, align 8
  %arrayidx214 = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx214 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx214, align 4
  %add215 = add i32 %101, 1511
  %gpu_addr216 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %102 = ptrtoint ptr %gpu_addr216 to i32
  call void @__asan_load8_noabort(i32 %102)
  %103 = load i64, ptr %gpu_addr216, align 8
  %shr = lshr i64 %103, 32
  %conv218 = trunc i64 %shr to i32
  tail call void %97(ptr noundef %adev, i32 noundef %add215, i32 noundef %conv218, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end229

cond.false219:                                    ; preds = %land.lhs.true200.cond.false219_crit_edge, %land.lhs.true195.cond.false219_crit_edge, %cond.end190.cond.false219_crit_edge
  %104 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %arrayidx32, align 8
  %arrayidx223 = getelementptr i32, ptr %105, i32 1
  %106 = ptrtoint ptr %arrayidx223 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %arrayidx223, align 4
  %add224 = add i32 %107, 1511
  %gpu_addr225 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 12
  %108 = ptrtoint ptr %gpu_addr225 to i32
  call void @__asan_load8_noabort(i32 %108)
  %109 = load i64, ptr %gpu_addr225, align 8
  %shr226 = lshr i64 %109, 32
  %conv228 = trunc i64 %shr226 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add224, i32 noundef %conv228, i32 noundef 0) #7
  br label %cond.end229

cond.end229:                                      ; preds = %cond.false219, %cond.true206
  %110 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %virt, align 8
  %and232 = and i32 %111, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and232)
  %tobool233.not = icmp eq i32 %and232, 0
  br i1 %tobool233.not, label %cond.end229.cond.false255_crit_edge, label %land.lhs.true234

cond.end229.cond.false255_crit_edge:              ; preds = %cond.end229
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false255

land.lhs.true234:                                 ; preds = %cond.end229
  %funcs237 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %112 = ptrtoint ptr %funcs237 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %funcs237, align 4
  %tobool238.not = icmp eq ptr %113, null
  br i1 %tobool238.not, label %land.lhs.true234.cond.false255_crit_edge, label %land.lhs.true239

land.lhs.true234.cond.false255_crit_edge:         ; preds = %land.lhs.true234
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false255

land.lhs.true239:                                 ; preds = %land.lhs.true234
  %sriov_wreg243 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %113, i32 0, i32 12
  %114 = ptrtoint ptr %sriov_wreg243 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %sriov_wreg243, align 4
  %tobool244.not = icmp eq ptr %115, null
  br i1 %tobool244.not, label %land.lhs.true239.cond.false255_crit_edge, label %cond.true245

land.lhs.true239.cond.false255_crit_edge:         ; preds = %land.lhs.true239
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false255

cond.true245:                                     ; preds = %land.lhs.true239
  call void @__sanitizer_cov_trace_pc() #9
  %116 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %arrayidx32, align 8
  %arrayidx253 = getelementptr i32, ptr %117, i32 1
  %118 = ptrtoint ptr %arrayidx253 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %arrayidx253, align 4
  %add254 = add i32 %119, 1512
  %ring_size = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %120 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %ring_size, align 8
  %div1010 = lshr i32 %121, 2
  tail call void %115(ptr noundef %adev, i32 noundef %add254, i32 noundef %div1010, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end263

cond.false255:                                    ; preds = %land.lhs.true239.cond.false255_crit_edge, %land.lhs.true234.cond.false255_crit_edge, %cond.end229.cond.false255_crit_edge
  %122 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %arrayidx32, align 8
  %arrayidx259 = getelementptr i32, ptr %123, i32 1
  %124 = ptrtoint ptr %arrayidx259 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx259, align 4
  %add260 = add i32 %125, 1512
  %ring_size261 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 0, i32 9
  %126 = ptrtoint ptr %ring_size261 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %ring_size261, align 8
  %div2621007 = lshr i32 %127, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add260, i32 noundef %div2621007, i32 noundef 0) #7
  br label %cond.end263

cond.end263:                                      ; preds = %cond.false255, %cond.true245
  %128 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %virt, align 8
  %and266 = and i32 %129, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and266)
  %tobool267.not = icmp eq i32 %and266, 0
  br i1 %tobool267.not, label %cond.end263.cond.false292_crit_edge, label %land.lhs.true268

cond.end263.cond.false292_crit_edge:              ; preds = %cond.end263
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false292

land.lhs.true268:                                 ; preds = %cond.end263
  %funcs271 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %130 = ptrtoint ptr %funcs271 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %funcs271, align 4
  %tobool272.not = icmp eq ptr %131, null
  br i1 %tobool272.not, label %land.lhs.true268.cond.false292_crit_edge, label %land.lhs.true273

land.lhs.true268.cond.false292_crit_edge:         ; preds = %land.lhs.true268
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false292

land.lhs.true273:                                 ; preds = %land.lhs.true268
  %sriov_wreg277 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %131, i32 0, i32 12
  %132 = ptrtoint ptr %sriov_wreg277 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %sriov_wreg277, align 4
  %tobool278.not = icmp eq ptr %133, null
  br i1 %tobool278.not, label %land.lhs.true273.cond.false292_crit_edge, label %cond.true279

land.lhs.true273.cond.false292_crit_edge:         ; preds = %land.lhs.true273
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false292

cond.true279:                                     ; preds = %land.lhs.true273
  call void @__sanitizer_cov_trace_pc() #9
  %134 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %arrayidx32, align 8
  %arrayidx287 = getelementptr i32, ptr %135, i32 1
  %136 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %arrayidx287, align 4
  %add288 = add i32 %137, 1513
  %138 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %138)
  %139 = load i64, ptr %wptr, align 8
  %conv291 = trunc i64 %139 to i32
  tail call void %133(ptr noundef %adev, i32 noundef %add288, i32 noundef %conv291, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end301

cond.false292:                                    ; preds = %land.lhs.true273.cond.false292_crit_edge, %land.lhs.true268.cond.false292_crit_edge, %cond.end263.cond.false292_crit_edge
  %140 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx32, align 8
  %arrayidx296 = getelementptr i32, ptr %141, i32 1
  %142 = ptrtoint ptr %arrayidx296 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %arrayidx296, align 4
  %add297 = add i32 %143, 1513
  %144 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %144)
  %145 = load i64, ptr %wptr, align 8
  %conv300 = trunc i64 %145 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add297, i32 noundef %conv300, i32 noundef 0) #7
  br label %cond.end301

cond.end301:                                      ; preds = %cond.false292, %cond.true279
  %146 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %virt, align 8
  %and304 = and i32 %147, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and304)
  %tobool305.not = icmp eq i32 %and304, 0
  br i1 %tobool305.not, label %cond.end301.cond.false330_crit_edge, label %land.lhs.true306

cond.end301.cond.false330_crit_edge:              ; preds = %cond.end301
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false330

land.lhs.true306:                                 ; preds = %cond.end301
  %funcs309 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %148 = ptrtoint ptr %funcs309 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %funcs309, align 4
  %tobool310.not = icmp eq ptr %149, null
  br i1 %tobool310.not, label %land.lhs.true306.cond.false330_crit_edge, label %land.lhs.true311

land.lhs.true306.cond.false330_crit_edge:         ; preds = %land.lhs.true306
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false330

land.lhs.true311:                                 ; preds = %land.lhs.true306
  %sriov_wreg315 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %149, i32 0, i32 12
  %150 = ptrtoint ptr %sriov_wreg315 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %sriov_wreg315, align 4
  %tobool316.not = icmp eq ptr %151, null
  br i1 %tobool316.not, label %land.lhs.true311.cond.false330_crit_edge, label %cond.true317

land.lhs.true311.cond.false330_crit_edge:         ; preds = %land.lhs.true311
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false330

cond.true317:                                     ; preds = %land.lhs.true311
  call void @__sanitizer_cov_trace_pc() #9
  %152 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %arrayidx32, align 8
  %arrayidx325 = getelementptr i32, ptr %153, i32 1
  %154 = ptrtoint ptr %arrayidx325 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %arrayidx325, align 4
  %add326 = add i32 %155, 1514
  %156 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %156)
  %157 = load i64, ptr %wptr, align 8
  %conv329 = trunc i64 %157 to i32
  tail call void %151(ptr noundef %adev, i32 noundef %add326, i32 noundef %conv329, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end339

cond.false330:                                    ; preds = %land.lhs.true311.cond.false330_crit_edge, %land.lhs.true306.cond.false330_crit_edge, %cond.end301.cond.false330_crit_edge
  %158 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %arrayidx32, align 8
  %arrayidx334 = getelementptr i32, ptr %159, i32 1
  %160 = ptrtoint ptr %arrayidx334 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %arrayidx334, align 4
  %add335 = add i32 %161, 1514
  %162 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %162)
  %163 = load i64, ptr %wptr, align 8
  %conv338 = trunc i64 %163 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add335, i32 noundef %conv338, i32 noundef 0) #7
  br label %cond.end339

cond.end339:                                      ; preds = %cond.false330, %cond.true317
  %164 = ptrtoint ptr %encode_generalpurpose_queue_mode to i32
  call void @__asan_load1_noabort(i32 %164)
  %165 = load volatile i8, ptr %encode_generalpurpose_queue_mode, align 1
  %166 = and i8 %165, -2
  store volatile i8 %166, ptr %encode_generalpurpose_queue_mode, align 1
  %encode_lowlatency_queue_mode = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %34, i32 0, i32 4, i32 2
  %167 = ptrtoint ptr %encode_lowlatency_queue_mode to i32
  call void @__asan_load1_noabort(i32 %167)
  %168 = load volatile i8, ptr %encode_lowlatency_queue_mode, align 1
  %169 = or i8 %168, 1
  store volatile i8 %169, ptr %encode_lowlatency_queue_mode, align 1
  %wptr354 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 7
  %170 = ptrtoint ptr %wptr354 to i32
  call void @__asan_store8_noabort(i32 %170)
  store i64 0, ptr %wptr354, align 8
  %171 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %virt, align 8
  %and357 = and i32 %172, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and357)
  %tobool358.not = icmp eq i32 %and357, 0
  br i1 %tobool358.not, label %cond.end339.cond.false382_crit_edge, label %land.lhs.true359

cond.end339.cond.false382_crit_edge:              ; preds = %cond.end339
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false382

land.lhs.true359:                                 ; preds = %cond.end339
  %funcs362 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %173 = ptrtoint ptr %funcs362 to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %funcs362, align 4
  %tobool363.not = icmp eq ptr %174, null
  br i1 %tobool363.not, label %land.lhs.true359.cond.false382_crit_edge, label %land.lhs.true364

land.lhs.true359.cond.false382_crit_edge:         ; preds = %land.lhs.true359
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false382

land.lhs.true364:                                 ; preds = %land.lhs.true359
  %sriov_wreg368 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %174, i32 0, i32 12
  %175 = ptrtoint ptr %sriov_wreg368 to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %sriov_wreg368, align 4
  %tobool369.not = icmp eq ptr %176, null
  br i1 %tobool369.not, label %land.lhs.true364.cond.false382_crit_edge, label %cond.true370

land.lhs.true364.cond.false382_crit_edge:         ; preds = %land.lhs.true364
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false382

cond.true370:                                     ; preds = %land.lhs.true364
  call void @__sanitizer_cov_trace_pc() #9
  %177 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load ptr, ptr %arrayidx32, align 8
  %arrayidx378 = getelementptr i32, ptr %178, i32 1
  %179 = ptrtoint ptr %arrayidx378 to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %arrayidx378, align 4
  %add379 = add i32 %180, 1505
  %gpu_addr380 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %181 = ptrtoint ptr %gpu_addr380 to i32
  call void @__asan_load8_noabort(i32 %181)
  %182 = load i64, ptr %gpu_addr380, align 8
  %conv381 = trunc i64 %182 to i32
  tail call void %176(ptr noundef %adev, i32 noundef %add379, i32 noundef %conv381, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end390

cond.false382:                                    ; preds = %land.lhs.true364.cond.false382_crit_edge, %land.lhs.true359.cond.false382_crit_edge, %cond.end339.cond.false382_crit_edge
  %183 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load ptr, ptr %arrayidx32, align 8
  %arrayidx386 = getelementptr i32, ptr %184, i32 1
  %185 = ptrtoint ptr %arrayidx386 to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %arrayidx386, align 4
  %add387 = add i32 %186, 1505
  %gpu_addr388 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %187 = ptrtoint ptr %gpu_addr388 to i32
  call void @__asan_load8_noabort(i32 %187)
  %188 = load i64, ptr %gpu_addr388, align 8
  %conv389 = trunc i64 %188 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add387, i32 noundef %conv389, i32 noundef 0) #7
  br label %cond.end390

cond.end390:                                      ; preds = %cond.false382, %cond.true370
  %189 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load i32, ptr %virt, align 8
  %and393 = and i32 %190, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and393)
  %tobool394.not = icmp eq i32 %and393, 0
  br i1 %tobool394.not, label %cond.end390.cond.false420_crit_edge, label %land.lhs.true395

cond.end390.cond.false420_crit_edge:              ; preds = %cond.end390
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false420

land.lhs.true395:                                 ; preds = %cond.end390
  %funcs398 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %191 = ptrtoint ptr %funcs398 to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load ptr, ptr %funcs398, align 4
  %tobool399.not = icmp eq ptr %192, null
  br i1 %tobool399.not, label %land.lhs.true395.cond.false420_crit_edge, label %land.lhs.true400

land.lhs.true395.cond.false420_crit_edge:         ; preds = %land.lhs.true395
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false420

land.lhs.true400:                                 ; preds = %land.lhs.true395
  %sriov_wreg404 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %192, i32 0, i32 12
  %193 = ptrtoint ptr %sriov_wreg404 to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %sriov_wreg404, align 4
  %tobool405.not = icmp eq ptr %194, null
  br i1 %tobool405.not, label %land.lhs.true400.cond.false420_crit_edge, label %cond.true406

land.lhs.true400.cond.false420_crit_edge:         ; preds = %land.lhs.true400
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false420

cond.true406:                                     ; preds = %land.lhs.true400
  call void @__sanitizer_cov_trace_pc() #9
  %195 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %arrayidx32, align 8
  %arrayidx414 = getelementptr i32, ptr %196, i32 1
  %197 = ptrtoint ptr %arrayidx414 to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load i32, ptr %arrayidx414, align 4
  %add415 = add i32 %198, 1506
  %gpu_addr416 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %199 = ptrtoint ptr %gpu_addr416 to i32
  call void @__asan_load8_noabort(i32 %199)
  %200 = load i64, ptr %gpu_addr416, align 8
  %shr417 = lshr i64 %200, 32
  %conv419 = trunc i64 %shr417 to i32
  tail call void %194(ptr noundef %adev, i32 noundef %add415, i32 noundef %conv419, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end430

cond.false420:                                    ; preds = %land.lhs.true400.cond.false420_crit_edge, %land.lhs.true395.cond.false420_crit_edge, %cond.end390.cond.false420_crit_edge
  %201 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %arrayidx32, align 8
  %arrayidx424 = getelementptr i32, ptr %202, i32 1
  %203 = ptrtoint ptr %arrayidx424 to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %arrayidx424, align 4
  %add425 = add i32 %204, 1506
  %gpu_addr426 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 12
  %205 = ptrtoint ptr %gpu_addr426 to i32
  call void @__asan_load8_noabort(i32 %205)
  %206 = load i64, ptr %gpu_addr426, align 8
  %shr427 = lshr i64 %206, 32
  %conv429 = trunc i64 %shr427 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add425, i32 noundef %conv429, i32 noundef 0) #7
  br label %cond.end430

cond.end430:                                      ; preds = %cond.false420, %cond.true406
  %207 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %virt, align 8
  %and433 = and i32 %208, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and433)
  %tobool434.not = icmp eq i32 %and433, 0
  br i1 %tobool434.not, label %cond.end430.cond.false458_crit_edge, label %land.lhs.true435

cond.end430.cond.false458_crit_edge:              ; preds = %cond.end430
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false458

land.lhs.true435:                                 ; preds = %cond.end430
  %funcs438 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %209 = ptrtoint ptr %funcs438 to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load ptr, ptr %funcs438, align 4
  %tobool439.not = icmp eq ptr %210, null
  br i1 %tobool439.not, label %land.lhs.true435.cond.false458_crit_edge, label %land.lhs.true440

land.lhs.true435.cond.false458_crit_edge:         ; preds = %land.lhs.true435
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false458

land.lhs.true440:                                 ; preds = %land.lhs.true435
  %sriov_wreg444 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %210, i32 0, i32 12
  %211 = ptrtoint ptr %sriov_wreg444 to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load ptr, ptr %sriov_wreg444, align 4
  %tobool445.not = icmp eq ptr %212, null
  br i1 %tobool445.not, label %land.lhs.true440.cond.false458_crit_edge, label %cond.true446

land.lhs.true440.cond.false458_crit_edge:         ; preds = %land.lhs.true440
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false458

cond.true446:                                     ; preds = %land.lhs.true440
  call void @__sanitizer_cov_trace_pc() #9
  %213 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %arrayidx32, align 8
  %arrayidx454 = getelementptr i32, ptr %214, i32 1
  %215 = ptrtoint ptr %arrayidx454 to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %arrayidx454, align 4
  %add455 = add i32 %216, 1507
  %ring_size456 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %217 = ptrtoint ptr %ring_size456 to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %ring_size456, align 8
  %div4571009 = lshr i32 %218, 2
  tail call void %212(ptr noundef %adev, i32 noundef %add455, i32 noundef %div4571009, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end466

cond.false458:                                    ; preds = %land.lhs.true440.cond.false458_crit_edge, %land.lhs.true435.cond.false458_crit_edge, %cond.end430.cond.false458_crit_edge
  %219 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %arrayidx32, align 8
  %arrayidx462 = getelementptr i32, ptr %220, i32 1
  %221 = ptrtoint ptr %arrayidx462 to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %arrayidx462, align 4
  %add463 = add i32 %222, 1507
  %ring_size464 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 5, i32 1, i32 9
  %223 = ptrtoint ptr %ring_size464 to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load i32, ptr %ring_size464, align 8
  %div4651008 = lshr i32 %224, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add463, i32 noundef %div4651008, i32 noundef 0) #7
  br label %cond.end466

cond.end466:                                      ; preds = %cond.false458, %cond.true446
  %225 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %virt, align 8
  %and469 = and i32 %226, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and469)
  %tobool470.not = icmp eq i32 %and469, 0
  br i1 %tobool470.not, label %cond.end466.cond.false495_crit_edge, label %land.lhs.true471

cond.end466.cond.false495_crit_edge:              ; preds = %cond.end466
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495

land.lhs.true471:                                 ; preds = %cond.end466
  %funcs474 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %227 = ptrtoint ptr %funcs474 to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load ptr, ptr %funcs474, align 4
  %tobool475.not = icmp eq ptr %228, null
  br i1 %tobool475.not, label %land.lhs.true471.cond.false495_crit_edge, label %land.lhs.true476

land.lhs.true471.cond.false495_crit_edge:         ; preds = %land.lhs.true471
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495

land.lhs.true476:                                 ; preds = %land.lhs.true471
  %sriov_wreg480 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %228, i32 0, i32 12
  %229 = ptrtoint ptr %sriov_wreg480 to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load ptr, ptr %sriov_wreg480, align 4
  %tobool481.not = icmp eq ptr %230, null
  br i1 %tobool481.not, label %land.lhs.true476.cond.false495_crit_edge, label %cond.true482

land.lhs.true476.cond.false495_crit_edge:         ; preds = %land.lhs.true476
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false495

cond.true482:                                     ; preds = %land.lhs.true476
  call void @__sanitizer_cov_trace_pc() #9
  %231 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %arrayidx32, align 8
  %arrayidx490 = getelementptr i32, ptr %232, i32 1
  %233 = ptrtoint ptr %arrayidx490 to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load i32, ptr %arrayidx490, align 4
  %add491 = add i32 %234, 1508
  %235 = ptrtoint ptr %wptr354 to i32
  call void @__asan_load8_noabort(i32 %235)
  %236 = load i64, ptr %wptr354, align 8
  %conv494 = trunc i64 %236 to i32
  tail call void %230(ptr noundef %adev, i32 noundef %add491, i32 noundef %conv494, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end504

cond.false495:                                    ; preds = %land.lhs.true476.cond.false495_crit_edge, %land.lhs.true471.cond.false495_crit_edge, %cond.end466.cond.false495_crit_edge
  %237 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx32, align 8
  %arrayidx499 = getelementptr i32, ptr %238, i32 1
  %239 = ptrtoint ptr %arrayidx499 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %arrayidx499, align 4
  %add500 = add i32 %240, 1508
  %241 = ptrtoint ptr %wptr354 to i32
  call void @__asan_load8_noabort(i32 %241)
  %242 = load i64, ptr %wptr354, align 8
  %conv503 = trunc i64 %242 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add500, i32 noundef %conv503, i32 noundef 0) #7
  br label %cond.end504

cond.end504:                                      ; preds = %cond.false495, %cond.true482
  %243 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load i32, ptr %virt, align 8
  %and507 = and i32 %244, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and507)
  %tobool508.not = icmp eq i32 %and507, 0
  br i1 %tobool508.not, label %cond.end504.cond.false533_crit_edge, label %land.lhs.true509

cond.end504.cond.false533_crit_edge:              ; preds = %cond.end504
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false533

land.lhs.true509:                                 ; preds = %cond.end504
  %funcs512 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %245 = ptrtoint ptr %funcs512 to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %funcs512, align 4
  %tobool513.not = icmp eq ptr %246, null
  br i1 %tobool513.not, label %land.lhs.true509.cond.false533_crit_edge, label %land.lhs.true514

land.lhs.true509.cond.false533_crit_edge:         ; preds = %land.lhs.true509
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false533

land.lhs.true514:                                 ; preds = %land.lhs.true509
  %sriov_wreg518 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %246, i32 0, i32 12
  %247 = ptrtoint ptr %sriov_wreg518 to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %sriov_wreg518, align 4
  %tobool519.not = icmp eq ptr %248, null
  br i1 %tobool519.not, label %land.lhs.true514.cond.false533_crit_edge, label %cond.true520

land.lhs.true514.cond.false533_crit_edge:         ; preds = %land.lhs.true514
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false533

cond.true520:                                     ; preds = %land.lhs.true514
  call void @__sanitizer_cov_trace_pc() #9
  %249 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load ptr, ptr %arrayidx32, align 8
  %arrayidx528 = getelementptr i32, ptr %250, i32 1
  %251 = ptrtoint ptr %arrayidx528 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load i32, ptr %arrayidx528, align 4
  %add529 = add i32 %252, 1509
  %253 = ptrtoint ptr %wptr354 to i32
  call void @__asan_load8_noabort(i32 %253)
  %254 = load i64, ptr %wptr354, align 8
  %conv532 = trunc i64 %254 to i32
  tail call void %248(ptr noundef %adev, i32 noundef %add529, i32 noundef %conv532, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end542

cond.false533:                                    ; preds = %land.lhs.true514.cond.false533_crit_edge, %land.lhs.true509.cond.false533_crit_edge, %cond.end504.cond.false533_crit_edge
  %255 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load ptr, ptr %arrayidx32, align 8
  %arrayidx537 = getelementptr i32, ptr %256, i32 1
  %257 = ptrtoint ptr %arrayidx537 to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load i32, ptr %arrayidx537, align 4
  %add538 = add i32 %258, 1509
  %259 = ptrtoint ptr %wptr354 to i32
  call void @__asan_load8_noabort(i32 %259)
  %260 = load i64, ptr %wptr354, align 8
  %conv541 = trunc i64 %260 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add538, i32 noundef %conv541, i32 noundef 0) #7
  br label %cond.end542

cond.end542:                                      ; preds = %cond.false533, %cond.true520
  %261 = ptrtoint ptr %encode_lowlatency_queue_mode to i32
  call void @__asan_load1_noabort(i32 %261)
  %262 = load volatile i8, ptr %encode_lowlatency_queue_mode, align 1
  %263 = and i8 %262, -2
  store volatile i8 %263, ptr %encode_lowlatency_queue_mode, align 1
  %264 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %264)
  %265 = load volatile i8, ptr %multi_queue, align 1
  %266 = or i8 %265, 1
  store volatile i8 %266, ptr %multi_queue, align 1
  %267 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %267)
  %268 = load i32, ptr %virt, align 8
  %and554 = and i32 %268, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and554)
  %tobool555.not = icmp eq i32 %and554, 0
  br i1 %tobool555.not, label %cond.false613, label %land.lhs.true556

land.lhs.true556:                                 ; preds = %cond.end542
  %funcs559 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %269 = ptrtoint ptr %funcs559 to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load ptr, ptr %funcs559, align 4
  %tobool560.not = icmp eq ptr %270, null
  br i1 %tobool560.not, label %land.lhs.true623.thread, label %land.lhs.true561

land.lhs.true623.thread:                          ; preds = %land.lhs.true556
  call void @__sanitizer_cov_trace_pc() #9
  %271 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load ptr, ptr %arrayidx32, align 8
  %arrayidx61710111016 = getelementptr i32, ptr %272, i32 1
  %273 = ptrtoint ptr %arrayidx61710111016 to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load i32, ptr %arrayidx61710111016, align 4
  %add61810121017 = add i32 %274, 613
  br label %cond.false645

land.lhs.true561:                                 ; preds = %land.lhs.true556
  %sriov_wreg565 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %270, i32 0, i32 12
  %275 = ptrtoint ptr %sriov_wreg565 to i32
  call void @__asan_load4_noabort(i32 %275)
  %276 = load ptr, ptr %sriov_wreg565, align 4
  %tobool566.not = icmp eq ptr %276, null
  br i1 %tobool566.not, label %land.lhs.true623, label %cond.true567

cond.true567:                                     ; preds = %land.lhs.true561
  %277 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load ptr, ptr %arrayidx32, align 8
  %arrayidx575 = getelementptr i32, ptr %278, i32 1
  %279 = ptrtoint ptr %arrayidx575 to i32
  call void @__asan_load4_noabort(i32 %279)
  %280 = load i32, ptr %arrayidx575, align 4
  %add576 = add i32 %280, 613
  %sriov_rreg590 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %270, i32 0, i32 13
  %281 = ptrtoint ptr %sriov_rreg590 to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load ptr, ptr %sriov_rreg590, align 4
  %tobool591.not = icmp eq ptr %282, null
  %add608 = add i32 %280, 22
  br i1 %tobool591.not, label %cond.false603, label %cond.true592

cond.true592:                                     ; preds = %cond.true567
  call void @__sanitizer_cov_trace_pc() #9
  %call602 = tail call i32 %282(ptr noundef %adev, i32 noundef %add608, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end610

cond.false603:                                    ; preds = %cond.true567
  call void @__sanitizer_cov_trace_pc() #9
  %call609 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add608, i32 noundef 0) #7
  br label %cond.end610

cond.end610:                                      ; preds = %cond.false603, %cond.true592
  %cond611 = phi i32 [ %call602, %cond.true592 ], [ %call609, %cond.false603 ]
  %and612 = and i32 %cond611, 2147483647
  tail call void %276(ptr noundef %adev, i32 noundef %add576, i32 noundef %and612, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end655

cond.false613:                                    ; preds = %cond.end542
  call void @__sanitizer_cov_trace_pc() #9
  %283 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load ptr, ptr %arrayidx32, align 8
  %arrayidx617 = getelementptr i32, ptr %284, i32 1
  %285 = ptrtoint ptr %arrayidx617 to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %arrayidx617, align 4
  %add618 = add i32 %286, 613
  br label %cond.false645

land.lhs.true623:                                 ; preds = %land.lhs.true561
  %287 = ptrtoint ptr %funcs559 to i32
  call void @__asan_load4_noabort(i32 %287)
  %.pr = load ptr, ptr %funcs559, align 4
  %288 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load ptr, ptr %arrayidx32, align 8
  %arrayidx6171011 = getelementptr i32, ptr %289, i32 1
  %290 = ptrtoint ptr %arrayidx6171011 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %arrayidx6171011, align 4
  %add6181012 = add i32 %291, 613
  %tobool627.not = icmp eq ptr %.pr, null
  br i1 %tobool627.not, label %land.lhs.true623.cond.false645_crit_edge, label %land.lhs.true628

land.lhs.true623.cond.false645_crit_edge:         ; preds = %land.lhs.true623
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false645

land.lhs.true628:                                 ; preds = %land.lhs.true623
  %sriov_rreg632 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %.pr, i32 0, i32 13
  %292 = ptrtoint ptr %sriov_rreg632 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load ptr, ptr %sriov_rreg632, align 4
  %tobool633.not = icmp eq ptr %293, null
  br i1 %tobool633.not, label %land.lhs.true628.cond.false645_crit_edge, label %cond.true634

land.lhs.true628.cond.false645_crit_edge:         ; preds = %land.lhs.true628
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false645

cond.true634:                                     ; preds = %land.lhs.true628
  call void @__sanitizer_cov_trace_pc() #9
  %add643 = add i32 %291, 22
  %call644 = tail call i32 %293(ptr noundef %adev, i32 noundef %add643, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end652

cond.false645:                                    ; preds = %land.lhs.true628.cond.false645_crit_edge, %land.lhs.true623.cond.false645_crit_edge, %cond.false613, %land.lhs.true623.thread
  %add6181015 = phi i32 [ %add6181012, %land.lhs.true628.cond.false645_crit_edge ], [ %add6181012, %land.lhs.true623.cond.false645_crit_edge ], [ %add618, %cond.false613 ], [ %add61810121017, %land.lhs.true623.thread ]
  %294 = phi i32 [ %291, %land.lhs.true628.cond.false645_crit_edge ], [ %291, %land.lhs.true623.cond.false645_crit_edge ], [ %286, %cond.false613 ], [ %274, %land.lhs.true623.thread ]
  %add650 = add i32 %294, 22
  %call651 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add650, i32 noundef 0) #7
  br label %cond.end652

cond.end652:                                      ; preds = %cond.false645, %cond.true634
  %add6181013 = phi i32 [ %add6181012, %cond.true634 ], [ %add6181015, %cond.false645 ]
  %cond653 = phi i32 [ %call644, %cond.true634 ], [ %call651, %cond.false645 ]
  %and654 = and i32 %cond653, 2147483647
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6181013, i32 noundef %and654, i32 noundef 0) #7
  br label %cond.end655

cond.end655:                                      ; preds = %cond.end652, %cond.end610
  %295 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %295)
  %296 = load volatile i8, ptr %multi_queue, align 1
  %297 = and i8 %296, -2
  store volatile i8 %297, ptr %multi_queue, align 1
  %298 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %arrayidx32, align 8
  %arrayidx666 = getelementptr i32, ptr %299, i32 1
  %300 = ptrtoint ptr %arrayidx666 to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load i32, ptr %arrayidx666, align 4
  %add667 = add i32 %301, 4
  %call668 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add667, i32 noundef 0) #7
  %and669 = and i32 %call668, 2147483647
  %302 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %arrayidx32, align 8
  %arrayidx674 = getelementptr i32, ptr %303, i32 1
  %304 = ptrtoint ptr %arrayidx674 to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %arrayidx674, align 4
  %add675 = add i32 %305, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add675, i32 noundef %and669, i32 noundef 0) #7
  %306 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load ptr, ptr %arrayidx32, align 8
  %arrayidx685 = getelementptr i32, ptr %307, i32 1
  %308 = ptrtoint ptr %arrayidx685 to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load i32, ptr %arrayidx685, align 4
  %add686 = add i32 %309, 4
  %call687 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add686, i32 noundef 0) #7
  %310 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load i32, ptr %usec_timeout, align 8
  br label %while.cond690

while.cond690:                                    ; preds = %if.end700.while.cond690_crit_edge, %cond.end655
  %old_680.0 = phi i32 [ 0, %cond.end655 ], [ %old_680.1, %if.end700.while.cond690_crit_edge ]
  %tmp_681.0 = phi i32 [ %call687, %cond.end655 ], [ %call706, %if.end700.while.cond690_crit_edge ]
  %loop688.0 = phi i32 [ %311, %cond.end655 ], [ %dec707, %if.end700.while.cond690_crit_edge ]
  %and691 = and i32 %tmp_681.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and691)
  %cmp692.not = icmp eq i32 %and691, 2
  br i1 %cmp692.not, label %while.cond690.if.end756_crit_edge, label %while.body694

while.cond690.if.end756_crit_edge:                ; preds = %while.cond690
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end756

while.body694:                                    ; preds = %while.cond690
  call void @__sanitizer_cov_trace_cmp4(i32 %old_680.0, i32 %tmp_681.0)
  %cmp695.not = icmp eq i32 %old_680.0, %tmp_681.0
  br i1 %cmp695.not, label %if.else699, label %if.then697

if.then697:                                       ; preds = %while.body694
  call void @__sanitizer_cov_trace_pc() #9
  %312 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load i32, ptr %usec_timeout, align 8
  br label %if.end700

if.else699:                                       ; preds = %while.body694
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %314 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %314(i32 noundef 214748) #7
  br label %if.end700

if.end700:                                        ; preds = %if.else699, %if.then697
  %old_680.1 = phi i32 [ %tmp_681.0, %if.then697 ], [ %old_680.0, %if.else699 ]
  %loop688.1 = phi i32 [ %313, %if.then697 ], [ %loop688.0, %if.else699 ]
  %315 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load ptr, ptr %arrayidx32, align 8
  %arrayidx704 = getelementptr i32, ptr %316, i32 1
  %317 = ptrtoint ptr %arrayidx704 to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load i32, ptr %arrayidx704, align 4
  %add705 = add i32 %318, 4
  %call706 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add705, i32 noundef 0) #7
  %dec707 = add i32 %loop688.1, -1
  %tobool708.not = icmp eq i32 %dec707, 0
  br i1 %tobool708.not, label %do.end712, label %if.end700.while.cond690_crit_edge

if.end700.while.cond690_crit_edge:                ; preds = %if.end700
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond690

do.end712:                                        ; preds = %if.end700
  call void @__sanitizer_cov_trace_pc() #9
  %and714 = and i32 %call706, 3
  %call715 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.14, i32 noundef 2, i32 noundef %and714) #10
  br label %if.end756

if.else722:                                       ; preds = %cond.end
  %319 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load i32, ptr %virt, align 8
  %and726 = and i32 %320, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and726)
  %tobool727.not = icmp eq i32 %and726, 0
  br i1 %tobool727.not, label %if.else722.cond.false749_crit_edge, label %land.lhs.true728

if.else722.cond.false749_crit_edge:               ; preds = %if.else722
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false749

land.lhs.true728:                                 ; preds = %if.else722
  %funcs731 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %321 = ptrtoint ptr %funcs731 to i32
  call void @__asan_load4_noabort(i32 %321)
  %322 = load ptr, ptr %funcs731, align 4
  %tobool732.not = icmp eq ptr %322, null
  br i1 %tobool732.not, label %land.lhs.true728.cond.false749_crit_edge, label %land.lhs.true733

land.lhs.true728.cond.false749_crit_edge:         ; preds = %land.lhs.true728
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false749

land.lhs.true733:                                 ; preds = %land.lhs.true728
  %sriov_wreg737 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %322, i32 0, i32 12
  %323 = ptrtoint ptr %sriov_wreg737 to i32
  call void @__asan_load4_noabort(i32 %323)
  %324 = load ptr, ptr %sriov_wreg737, align 4
  %tobool738.not = icmp eq ptr %324, null
  br i1 %tobool738.not, label %land.lhs.true733.cond.false749_crit_edge, label %cond.true739

land.lhs.true733.cond.false749_crit_edge:         ; preds = %land.lhs.true733
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false749

cond.true739:                                     ; preds = %land.lhs.true733
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx745 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %325 = ptrtoint ptr %arrayidx745 to i32
  call void @__asan_load4_noabort(i32 %325)
  %326 = load ptr, ptr %arrayidx745, align 8
  %arrayidx747 = getelementptr i32, ptr %326, i32 1
  %327 = ptrtoint ptr %arrayidx747 to i32
  call void @__asan_load4_noabort(i32 %327)
  %328 = load i32, ptr %arrayidx747, align 4
  %add748 = add i32 %328, 20
  tail call void %324(ptr noundef %adev, i32 noundef %add748, i32 noundef %and27, i32 noundef 0, i32 noundef 16) #7
  br label %if.end756

cond.false749:                                    ; preds = %land.lhs.true733.cond.false749_crit_edge, %land.lhs.true728.cond.false749_crit_edge, %if.else722.cond.false749_crit_edge
  %arrayidx751 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %329 = ptrtoint ptr %arrayidx751 to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load ptr, ptr %arrayidx751, align 8
  %arrayidx753 = getelementptr i32, ptr %330, i32 1
  %331 = ptrtoint ptr %arrayidx753 to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load i32, ptr %arrayidx753, align 4
  %add754 = add i32 %332, 20
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add754, i32 noundef %and27, i32 noundef 0) #7
  br label %if.end756

if.end756:                                        ; preds = %cond.false749, %cond.true739, %do.end712, %while.cond690.if.end756_crit_edge, %do.end
  %333 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load i32, ptr %new_state, align 4
  %335 = ptrtoint ptr %pause_state to i32
  call void @__asan_store4_noabort(i32 %335)
  store i32 %334, ptr %pause_state, align 8
  br label %if.end763

if.end763:                                        ; preds = %if.end756, %entry.if.end763_crit_edge
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_virt_alloc_mm_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_dev_enter(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dev_exit(i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_virt_free_mm_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_test_helper(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #6

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_delayed_work_sync(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_0_enable_clock_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %cond.false, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

cond.false:                                       ; preds = %entry
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx18, align 8
  %arrayidx20 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %5, 492
  %call22 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add21, i32 noundef 0) #7
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %6 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %cg_flags, align 8
  %and23 = lshr i32 %7, 24
  %8 = and i32 %and23, 1
  %9 = or i32 %call22, %8
  %or29 = or i32 %9, 260
  %10 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %virt, align 8
  %and32 = and i32 %11, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and32)
  %tobool33.not = icmp eq i32 %and32, 0
  br i1 %tobool33.not, label %cond.false.cond.false54_crit_edge, label %land.lhs.true34

cond.false.cond.false54_crit_edge:                ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true34:                                  ; preds = %cond.false
  %funcs37 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %12 = ptrtoint ptr %funcs37 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs37, align 4
  %tobool38.not = icmp eq ptr %13, null
  br i1 %tobool38.not, label %land.lhs.true34.cond.false54_crit_edge, label %land.lhs.true39

land.lhs.true34.cond.false54_crit_edge:           ; preds = %land.lhs.true34
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true39:                                  ; preds = %land.lhs.true34
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %13, i32 0, i32 12
  %14 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %sriov_wreg, align 4
  %tobool43.not = icmp eq ptr %15, null
  br i1 %tobool43.not, label %land.lhs.true39.cond.false54_crit_edge, label %cond.true44

land.lhs.true39.cond.false54_crit_edge:           ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

cond.true44:                                      ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  %16 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx18, align 8
  %arrayidx52 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %19, 492
  tail call void %15(ptr noundef %adev, i32 noundef %add53, i32 noundef %or29, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end60

cond.false54:                                     ; preds = %land.lhs.true39.cond.false54_crit_edge, %land.lhs.true34.cond.false54_crit_edge, %cond.false.cond.false54_crit_edge
  %20 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx18, align 8
  %arrayidx58 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx58, align 4
  %add59 = add i32 %23, 492
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add59, i32 noundef %or29, i32 noundef 0) #7
  br label %cond.end60

cond.end60:                                       ; preds = %cond.false54, %cond.true44
  %24 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %virt, align 8
  %and63 = and i32 %25, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and63)
  %tobool64.not = icmp eq i32 %and63, 0
  br i1 %tobool64.not, label %cond.end60.cond.false87_crit_edge, label %land.lhs.true65

cond.end60.cond.false87_crit_edge:                ; preds = %cond.end60
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true65:                                  ; preds = %cond.end60
  %funcs68 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %26 = ptrtoint ptr %funcs68 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %funcs68, align 4
  %tobool69.not = icmp eq ptr %27, null
  br i1 %tobool69.not, label %land.lhs.true65.cond.false87_crit_edge, label %land.lhs.true70

land.lhs.true65.cond.false87_crit_edge:           ; preds = %land.lhs.true65
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true70:                                  ; preds = %land.lhs.true65
  %sriov_rreg74 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %27, i32 0, i32 13
  %28 = ptrtoint ptr %sriov_rreg74 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %sriov_rreg74, align 4
  %tobool75.not = icmp eq ptr %29, null
  br i1 %tobool75.not, label %land.lhs.true70.cond.false87_crit_edge, label %cond.true76

land.lhs.true70.cond.false87_crit_edge:           ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

cond.true76:                                      ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  %30 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx18, align 8
  %arrayidx84 = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx84, align 4
  %add85 = add i32 %33, 492
  %call86 = tail call i32 %29(ptr noundef %adev, i32 noundef %add85, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end94

cond.false87:                                     ; preds = %land.lhs.true70.cond.false87_crit_edge, %land.lhs.true65.cond.false87_crit_edge, %cond.end60.cond.false87_crit_edge
  %34 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx18, align 8
  %arrayidx91 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx91 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx91, align 4
  %add92 = add i32 %37, 492
  %call93 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add92, i32 noundef 0) #7
  br label %cond.end94

cond.end94:                                       ; preds = %cond.false87, %cond.true76
  %cond95 = phi i32 [ %call86, %cond.true76 ], [ %call93, %cond.false87 ]
  %or96 = or i32 %cond95, 2147481600
  %38 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %virt, align 8
  %and99 = and i32 %39, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and99)
  %tobool100.not = icmp eq i32 %and99, 0
  br i1 %tobool100.not, label %cond.end94.cond.false122_crit_edge, label %land.lhs.true101

cond.end94.cond.false122_crit_edge:               ; preds = %cond.end94
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true101:                                 ; preds = %cond.end94
  %funcs104 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %40 = ptrtoint ptr %funcs104 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %funcs104, align 4
  %tobool105.not = icmp eq ptr %41, null
  br i1 %tobool105.not, label %land.lhs.true101.cond.false122_crit_edge, label %land.lhs.true106

land.lhs.true101.cond.false122_crit_edge:         ; preds = %land.lhs.true101
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true106:                                 ; preds = %land.lhs.true101
  %sriov_wreg110 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %41, i32 0, i32 12
  %42 = ptrtoint ptr %sriov_wreg110 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %sriov_wreg110, align 4
  %tobool111.not = icmp eq ptr %43, null
  br i1 %tobool111.not, label %land.lhs.true106.cond.false122_crit_edge, label %cond.true112

land.lhs.true106.cond.false122_crit_edge:         ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

cond.true112:                                     ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  %44 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %arrayidx18, align 8
  %arrayidx120 = getelementptr i32, ptr %45, i32 1
  %46 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %47, 492
  tail call void %43(ptr noundef %adev, i32 noundef %add121, i32 noundef %or96, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end128

cond.false122:                                    ; preds = %land.lhs.true106.cond.false122_crit_edge, %land.lhs.true101.cond.false122_crit_edge, %cond.end94.cond.false122_crit_edge
  %48 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx18, align 8
  %arrayidx126 = getelementptr i32, ptr %49, i32 1
  %50 = ptrtoint ptr %arrayidx126 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx126, align 4
  %add127 = add i32 %51, 492
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add127, i32 noundef %or96, i32 noundef 0) #7
  br label %cond.end128

cond.end128:                                      ; preds = %cond.false122, %cond.true112
  %52 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %virt, align 8
  %and131 = and i32 %53, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and131)
  %tobool132.not = icmp eq i32 %and131, 0
  br i1 %tobool132.not, label %cond.end128.cond.false155_crit_edge, label %land.lhs.true133

cond.end128.cond.false155_crit_edge:              ; preds = %cond.end128
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

land.lhs.true133:                                 ; preds = %cond.end128
  %funcs136 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %54 = ptrtoint ptr %funcs136 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %funcs136, align 4
  %tobool137.not = icmp eq ptr %55, null
  br i1 %tobool137.not, label %land.lhs.true133.cond.false155_crit_edge, label %land.lhs.true138

land.lhs.true133.cond.false155_crit_edge:         ; preds = %land.lhs.true133
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

land.lhs.true138:                                 ; preds = %land.lhs.true133
  %sriov_rreg142 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %55, i32 0, i32 13
  %56 = ptrtoint ptr %sriov_rreg142 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %sriov_rreg142, align 4
  %tobool143.not = icmp eq ptr %57, null
  br i1 %tobool143.not, label %land.lhs.true138.cond.false155_crit_edge, label %cond.true144

land.lhs.true138.cond.false155_crit_edge:         ; preds = %land.lhs.true138
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

cond.true144:                                     ; preds = %land.lhs.true138
  call void @__sanitizer_cov_trace_pc() #9
  %58 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx18, align 8
  %arrayidx152 = getelementptr i32, ptr %59, i32 1
  %60 = ptrtoint ptr %arrayidx152 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx152, align 4
  %add153 = add i32 %61, 1446
  %call154 = tail call i32 %57(ptr noundef %adev, i32 noundef %add153, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end162

cond.false155:                                    ; preds = %land.lhs.true138.cond.false155_crit_edge, %land.lhs.true133.cond.false155_crit_edge, %cond.end128.cond.false155_crit_edge
  %62 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %arrayidx18, align 8
  %arrayidx159 = getelementptr i32, ptr %63, i32 1
  %64 = ptrtoint ptr %arrayidx159 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx159, align 4
  %add160 = add i32 %65, 1446
  %call161 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add160, i32 noundef 0) #7
  br label %cond.end162

cond.end162:                                      ; preds = %cond.false155, %cond.true144
  %cond163 = phi i32 [ %call154, %cond.true144 ], [ %call161, %cond.false155 ]
  %or164 = or i32 %cond163, 1023
  %66 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %virt, align 8
  %and167 = and i32 %67, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and167)
  %tobool168.not = icmp eq i32 %and167, 0
  br i1 %tobool168.not, label %cond.end162.cond.false190_crit_edge, label %land.lhs.true169

cond.end162.cond.false190_crit_edge:              ; preds = %cond.end162
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true169:                                 ; preds = %cond.end162
  %funcs172 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %68 = ptrtoint ptr %funcs172 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %funcs172, align 4
  %tobool173.not = icmp eq ptr %69, null
  br i1 %tobool173.not, label %land.lhs.true169.cond.false190_crit_edge, label %land.lhs.true174

land.lhs.true169.cond.false190_crit_edge:         ; preds = %land.lhs.true169
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true174:                                 ; preds = %land.lhs.true169
  %sriov_wreg178 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %69, i32 0, i32 12
  %70 = ptrtoint ptr %sriov_wreg178 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %sriov_wreg178, align 4
  %tobool179.not = icmp eq ptr %71, null
  br i1 %tobool179.not, label %land.lhs.true174.cond.false190_crit_edge, label %cond.true180

land.lhs.true174.cond.false190_crit_edge:         ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

cond.true180:                                     ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  %72 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %arrayidx18, align 8
  %arrayidx188 = getelementptr i32, ptr %73, i32 1
  %74 = ptrtoint ptr %arrayidx188 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %arrayidx188, align 4
  %add189 = add i32 %75, 1446
  tail call void %71(ptr noundef %adev, i32 noundef %add189, i32 noundef %or164, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false190:                                    ; preds = %land.lhs.true174.cond.false190_crit_edge, %land.lhs.true169.cond.false190_crit_edge, %cond.end162.cond.false190_crit_edge
  %76 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %arrayidx18, align 8
  %arrayidx194 = getelementptr i32, ptr %77, i32 1
  %78 = ptrtoint ptr %arrayidx194 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx194, align 4
  %add195 = add i32 %79, 1446
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add195, i32 noundef %or164, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false190, %cond.true180, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_0_disable_clock_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %cond.false, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

cond.false:                                       ; preds = %entry
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx18, align 8
  %arrayidx20 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %5, 492
  %call22 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add21, i32 noundef 0) #7
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %6 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %cg_flags, align 8
  %and26 = and i32 %call22, -262
  %and23 = lshr i32 %7, 24
  %and23.lobit = and i32 %and23, 1
  %data.0 = or i32 %and26, %and23.lobit
  %or29 = or i32 %data.0, 260
  %8 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %virt, align 8
  %and32 = and i32 %9, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and32)
  %tobool33.not = icmp eq i32 %and32, 0
  br i1 %tobool33.not, label %cond.false.cond.false54_crit_edge, label %land.lhs.true34

cond.false.cond.false54_crit_edge:                ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true34:                                  ; preds = %cond.false
  %funcs37 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %10 = ptrtoint ptr %funcs37 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %funcs37, align 4
  %tobool38.not = icmp eq ptr %11, null
  br i1 %tobool38.not, label %land.lhs.true34.cond.false54_crit_edge, label %land.lhs.true39

land.lhs.true34.cond.false54_crit_edge:           ; preds = %land.lhs.true34
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

land.lhs.true39:                                  ; preds = %land.lhs.true34
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %11, i32 0, i32 12
  %12 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %sriov_wreg, align 4
  %tobool43.not = icmp eq ptr %13, null
  br i1 %tobool43.not, label %land.lhs.true39.cond.false54_crit_edge, label %cond.true44

land.lhs.true39.cond.false54_crit_edge:           ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false54

cond.true44:                                      ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #9
  %14 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx18, align 8
  %arrayidx52 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %17, 492
  tail call void %13(ptr noundef %adev, i32 noundef %add53, i32 noundef %or29, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end60

cond.false54:                                     ; preds = %land.lhs.true39.cond.false54_crit_edge, %land.lhs.true34.cond.false54_crit_edge, %cond.false.cond.false54_crit_edge
  %18 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx18, align 8
  %arrayidx58 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx58, align 4
  %add59 = add i32 %21, 492
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add59, i32 noundef %or29, i32 noundef 0) #7
  br label %cond.end60

cond.end60:                                       ; preds = %cond.false54, %cond.true44
  %22 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %virt, align 8
  %and63 = and i32 %23, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and63)
  %tobool64.not = icmp eq i32 %and63, 0
  br i1 %tobool64.not, label %cond.end60.cond.false87_crit_edge, label %land.lhs.true65

cond.end60.cond.false87_crit_edge:                ; preds = %cond.end60
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true65:                                  ; preds = %cond.end60
  %funcs68 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %24 = ptrtoint ptr %funcs68 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %funcs68, align 4
  %tobool69.not = icmp eq ptr %25, null
  br i1 %tobool69.not, label %land.lhs.true65.cond.false87_crit_edge, label %land.lhs.true70

land.lhs.true65.cond.false87_crit_edge:           ; preds = %land.lhs.true65
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

land.lhs.true70:                                  ; preds = %land.lhs.true65
  %sriov_rreg74 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %25, i32 0, i32 13
  %26 = ptrtoint ptr %sriov_rreg74 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %sriov_rreg74, align 4
  %tobool75.not = icmp eq ptr %27, null
  br i1 %tobool75.not, label %land.lhs.true70.cond.false87_crit_edge, label %cond.true76

land.lhs.true70.cond.false87_crit_edge:           ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false87

cond.true76:                                      ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  %28 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx18, align 8
  %arrayidx84 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx84, align 4
  %add85 = add i32 %31, 490
  %call86 = tail call i32 %27(ptr noundef %adev, i32 noundef %add85, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end94

cond.false87:                                     ; preds = %land.lhs.true70.cond.false87_crit_edge, %land.lhs.true65.cond.false87_crit_edge, %cond.end60.cond.false87_crit_edge
  %32 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %arrayidx18, align 8
  %arrayidx91 = getelementptr i32, ptr %33, i32 1
  %34 = ptrtoint ptr %arrayidx91 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx91, align 4
  %add92 = add i32 %35, 490
  %call93 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add92, i32 noundef 0) #7
  br label %cond.end94

cond.end94:                                       ; preds = %cond.false87, %cond.true76
  %cond95 = phi i32 [ %call86, %cond.true76 ], [ %call93, %cond.false87 ]
  %and96 = and i32 %cond95, -1048576
  %36 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %virt, align 8
  %and99 = and i32 %37, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and99)
  %tobool100.not = icmp eq i32 %and99, 0
  br i1 %tobool100.not, label %cond.end94.cond.false122_crit_edge, label %land.lhs.true101

cond.end94.cond.false122_crit_edge:               ; preds = %cond.end94
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true101:                                 ; preds = %cond.end94
  %funcs104 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %38 = ptrtoint ptr %funcs104 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %funcs104, align 4
  %tobool105.not = icmp eq ptr %39, null
  br i1 %tobool105.not, label %land.lhs.true101.cond.false122_crit_edge, label %land.lhs.true106

land.lhs.true101.cond.false122_crit_edge:         ; preds = %land.lhs.true101
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

land.lhs.true106:                                 ; preds = %land.lhs.true101
  %sriov_wreg110 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %39, i32 0, i32 12
  %40 = ptrtoint ptr %sriov_wreg110 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %sriov_wreg110, align 4
  %tobool111.not = icmp eq ptr %41, null
  br i1 %tobool111.not, label %land.lhs.true106.cond.false122_crit_edge, label %cond.true112

land.lhs.true106.cond.false122_crit_edge:         ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false122

cond.true112:                                     ; preds = %land.lhs.true106
  call void @__sanitizer_cov_trace_pc() #9
  %42 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %arrayidx18, align 8
  %arrayidx120 = getelementptr i32, ptr %43, i32 1
  %44 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %45, 490
  tail call void %41(ptr noundef %adev, i32 noundef %add121, i32 noundef %and96, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end128

cond.false122:                                    ; preds = %land.lhs.true106.cond.false122_crit_edge, %land.lhs.true101.cond.false122_crit_edge, %cond.end94.cond.false122_crit_edge
  %46 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %arrayidx18, align 8
  %arrayidx126 = getelementptr i32, ptr %47, i32 1
  %48 = ptrtoint ptr %arrayidx126 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx126, align 4
  %add127 = add i32 %49, 490
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add127, i32 noundef %and96, i32 noundef 0) #7
  br label %cond.end128

cond.end128:                                      ; preds = %cond.false122, %cond.true112
  %50 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %virt, align 8
  %and131 = and i32 %51, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and131)
  %tobool132.not = icmp eq i32 %and131, 0
  br i1 %tobool132.not, label %cond.end128.cond.false155_crit_edge, label %land.lhs.true133

cond.end128.cond.false155_crit_edge:              ; preds = %cond.end128
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

land.lhs.true133:                                 ; preds = %cond.end128
  %funcs136 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %52 = ptrtoint ptr %funcs136 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %funcs136, align 4
  %tobool137.not = icmp eq ptr %53, null
  br i1 %tobool137.not, label %land.lhs.true133.cond.false155_crit_edge, label %land.lhs.true138

land.lhs.true133.cond.false155_crit_edge:         ; preds = %land.lhs.true133
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

land.lhs.true138:                                 ; preds = %land.lhs.true133
  %sriov_rreg142 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %53, i32 0, i32 13
  %54 = ptrtoint ptr %sriov_rreg142 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %sriov_rreg142, align 4
  %tobool143.not = icmp eq ptr %55, null
  br i1 %tobool143.not, label %land.lhs.true138.cond.false155_crit_edge, label %cond.true144

land.lhs.true138.cond.false155_crit_edge:         ; preds = %land.lhs.true138
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false155

cond.true144:                                     ; preds = %land.lhs.true138
  call void @__sanitizer_cov_trace_pc() #9
  %56 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx18, align 8
  %arrayidx152 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx152 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx152, align 4
  %add153 = add i32 %59, 492
  %call154 = tail call i32 %55(ptr noundef %adev, i32 noundef %add153, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end162

cond.false155:                                    ; preds = %land.lhs.true138.cond.false155_crit_edge, %land.lhs.true133.cond.false155_crit_edge, %cond.end128.cond.false155_crit_edge
  %60 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %arrayidx18, align 8
  %arrayidx159 = getelementptr i32, ptr %61, i32 1
  %62 = ptrtoint ptr %arrayidx159 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx159, align 4
  %add160 = add i32 %63, 492
  %call161 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add160, i32 noundef 0) #7
  br label %cond.end162

cond.end162:                                      ; preds = %cond.false155, %cond.true144
  %cond163 = phi i32 [ %call154, %cond.true144 ], [ %call161, %cond.false155 ]
  %and164 = and i32 %cond163, -2147481601
  %64 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %virt, align 8
  %and167 = and i32 %65, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and167)
  %tobool168.not = icmp eq i32 %and167, 0
  br i1 %tobool168.not, label %cond.end162.cond.false190_crit_edge, label %land.lhs.true169

cond.end162.cond.false190_crit_edge:              ; preds = %cond.end162
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true169:                                 ; preds = %cond.end162
  %funcs172 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %66 = ptrtoint ptr %funcs172 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %funcs172, align 4
  %tobool173.not = icmp eq ptr %67, null
  br i1 %tobool173.not, label %land.lhs.true169.cond.false190_crit_edge, label %land.lhs.true174

land.lhs.true169.cond.false190_crit_edge:         ; preds = %land.lhs.true169
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

land.lhs.true174:                                 ; preds = %land.lhs.true169
  %sriov_wreg178 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %67, i32 0, i32 12
  %68 = ptrtoint ptr %sriov_wreg178 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %sriov_wreg178, align 4
  %tobool179.not = icmp eq ptr %69, null
  br i1 %tobool179.not, label %land.lhs.true174.cond.false190_crit_edge, label %cond.true180

land.lhs.true174.cond.false190_crit_edge:         ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false190

cond.true180:                                     ; preds = %land.lhs.true174
  call void @__sanitizer_cov_trace_pc() #9
  %70 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx18, align 8
  %arrayidx188 = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx188 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx188, align 4
  %add189 = add i32 %73, 492
  tail call void %69(ptr noundef %adev, i32 noundef %add189, i32 noundef %and164, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end196

cond.false190:                                    ; preds = %land.lhs.true174.cond.false190_crit_edge, %land.lhs.true169.cond.false190_crit_edge, %cond.end162.cond.false190_crit_edge
  %74 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %arrayidx18, align 8
  %arrayidx194 = getelementptr i32, ptr %75, i32 1
  %76 = ptrtoint ptr %arrayidx194 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %arrayidx194, align 4
  %add195 = add i32 %77, 492
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add195, i32 noundef %and164, i32 noundef 0) #7
  br label %cond.end196

cond.end196:                                      ; preds = %cond.false190, %cond.true180
  %78 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %virt, align 8
  %and199 = and i32 %79, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and199)
  %tobool200.not = icmp eq i32 %and199, 0
  br i1 %tobool200.not, label %cond.end196.cond.false223_crit_edge, label %land.lhs.true201

cond.end196.cond.false223_crit_edge:              ; preds = %cond.end196
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false223

land.lhs.true201:                                 ; preds = %cond.end196
  %funcs204 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %80 = ptrtoint ptr %funcs204 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %funcs204, align 4
  %tobool205.not = icmp eq ptr %81, null
  br i1 %tobool205.not, label %land.lhs.true201.cond.false223_crit_edge, label %land.lhs.true206

land.lhs.true201.cond.false223_crit_edge:         ; preds = %land.lhs.true201
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false223

land.lhs.true206:                                 ; preds = %land.lhs.true201
  %sriov_rreg210 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %81, i32 0, i32 13
  %82 = ptrtoint ptr %sriov_rreg210 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %sriov_rreg210, align 4
  %tobool211.not = icmp eq ptr %83, null
  br i1 %tobool211.not, label %land.lhs.true206.cond.false223_crit_edge, label %cond.true212

land.lhs.true206.cond.false223_crit_edge:         ; preds = %land.lhs.true206
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false223

cond.true212:                                     ; preds = %land.lhs.true206
  call void @__sanitizer_cov_trace_pc() #9
  %84 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx18, align 8
  %arrayidx220 = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx220 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx220, align 4
  %add221 = add i32 %87, 1444
  %call222 = tail call i32 %83(ptr noundef %adev, i32 noundef %add221, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end230

cond.false223:                                    ; preds = %land.lhs.true206.cond.false223_crit_edge, %land.lhs.true201.cond.false223_crit_edge, %cond.end196.cond.false223_crit_edge
  %88 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx18, align 8
  %arrayidx227 = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx227 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx227, align 4
  %add228 = add i32 %91, 1444
  %call229 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add228, i32 noundef 0) #7
  br label %cond.end230

cond.end230:                                      ; preds = %cond.false223, %cond.true212
  %cond231 = phi i32 [ %call222, %cond.true212 ], [ %call229, %cond.false223 ]
  %or232 = or i32 %cond231, 33488895
  %92 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %virt, align 8
  %and235 = and i32 %93, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and235)
  %tobool236.not = icmp eq i32 %and235, 0
  br i1 %tobool236.not, label %cond.end230.cond.false258_crit_edge, label %land.lhs.true237

cond.end230.cond.false258_crit_edge:              ; preds = %cond.end230
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false258

land.lhs.true237:                                 ; preds = %cond.end230
  %funcs240 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %94 = ptrtoint ptr %funcs240 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %funcs240, align 4
  %tobool241.not = icmp eq ptr %95, null
  br i1 %tobool241.not, label %land.lhs.true237.cond.false258_crit_edge, label %land.lhs.true242

land.lhs.true237.cond.false258_crit_edge:         ; preds = %land.lhs.true237
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false258

land.lhs.true242:                                 ; preds = %land.lhs.true237
  %sriov_wreg246 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %95, i32 0, i32 12
  %96 = ptrtoint ptr %sriov_wreg246 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %sriov_wreg246, align 4
  %tobool247.not = icmp eq ptr %97, null
  br i1 %tobool247.not, label %land.lhs.true242.cond.false258_crit_edge, label %cond.true248

land.lhs.true242.cond.false258_crit_edge:         ; preds = %land.lhs.true242
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false258

cond.true248:                                     ; preds = %land.lhs.true242
  call void @__sanitizer_cov_trace_pc() #9
  %98 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %arrayidx18, align 8
  %arrayidx256 = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx256 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx256, align 4
  %add257 = add i32 %101, 1444
  tail call void %97(ptr noundef %adev, i32 noundef %add257, i32 noundef %or232, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end264

cond.false258:                                    ; preds = %land.lhs.true242.cond.false258_crit_edge, %land.lhs.true237.cond.false258_crit_edge, %cond.end230.cond.false258_crit_edge
  %102 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %arrayidx18, align 8
  %arrayidx262 = getelementptr i32, ptr %103, i32 1
  %104 = ptrtoint ptr %arrayidx262 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %arrayidx262, align 4
  %add263 = add i32 %105, 1444
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add263, i32 noundef %or232, i32 noundef 0) #7
  br label %cond.end264

cond.end264:                                      ; preds = %cond.false258, %cond.true248
  %106 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load i32, ptr %virt, align 8
  %and267 = and i32 %107, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and267)
  %tobool268.not = icmp eq i32 %and267, 0
  br i1 %tobool268.not, label %cond.end264.cond.false291_crit_edge, label %land.lhs.true269

cond.end264.cond.false291_crit_edge:              ; preds = %cond.end264
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false291

land.lhs.true269:                                 ; preds = %cond.end264
  %funcs272 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %108 = ptrtoint ptr %funcs272 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %funcs272, align 4
  %tobool273.not = icmp eq ptr %109, null
  br i1 %tobool273.not, label %land.lhs.true269.cond.false291_crit_edge, label %land.lhs.true274

land.lhs.true269.cond.false291_crit_edge:         ; preds = %land.lhs.true269
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false291

land.lhs.true274:                                 ; preds = %land.lhs.true269
  %sriov_rreg278 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %109, i32 0, i32 13
  %110 = ptrtoint ptr %sriov_rreg278 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %sriov_rreg278, align 4
  %tobool279.not = icmp eq ptr %111, null
  br i1 %tobool279.not, label %land.lhs.true274.cond.false291_crit_edge, label %cond.true280

land.lhs.true274.cond.false291_crit_edge:         ; preds = %land.lhs.true274
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false291

cond.true280:                                     ; preds = %land.lhs.true274
  call void @__sanitizer_cov_trace_pc() #9
  %112 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %arrayidx18, align 8
  %arrayidx288 = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx288 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx288, align 4
  %add289 = add i32 %115, 1446
  %call290 = tail call i32 %111(ptr noundef %adev, i32 noundef %add289, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end298

cond.false291:                                    ; preds = %land.lhs.true274.cond.false291_crit_edge, %land.lhs.true269.cond.false291_crit_edge, %cond.end264.cond.false291_crit_edge
  %116 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %arrayidx18, align 8
  %arrayidx295 = getelementptr i32, ptr %117, i32 1
  %118 = ptrtoint ptr %arrayidx295 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %arrayidx295, align 4
  %add296 = add i32 %119, 1446
  %call297 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add296, i32 noundef 0) #7
  br label %cond.end298

cond.end298:                                      ; preds = %cond.false291, %cond.true280
  %cond299 = phi i32 [ %call290, %cond.true280 ], [ %call297, %cond.false291 ]
  %and300 = and i32 %cond299, -1024
  %120 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %virt, align 8
  %and303 = and i32 %121, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and303)
  %tobool304.not = icmp eq i32 %and303, 0
  br i1 %tobool304.not, label %cond.end298.cond.false326_crit_edge, label %land.lhs.true305

cond.end298.cond.false326_crit_edge:              ; preds = %cond.end298
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false326

land.lhs.true305:                                 ; preds = %cond.end298
  %funcs308 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %122 = ptrtoint ptr %funcs308 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %funcs308, align 4
  %tobool309.not = icmp eq ptr %123, null
  br i1 %tobool309.not, label %land.lhs.true305.cond.false326_crit_edge, label %land.lhs.true310

land.lhs.true305.cond.false326_crit_edge:         ; preds = %land.lhs.true305
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false326

land.lhs.true310:                                 ; preds = %land.lhs.true305
  %sriov_wreg314 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %123, i32 0, i32 12
  %124 = ptrtoint ptr %sriov_wreg314 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %sriov_wreg314, align 4
  %tobool315.not = icmp eq ptr %125, null
  br i1 %tobool315.not, label %land.lhs.true310.cond.false326_crit_edge, label %cond.true316

land.lhs.true310.cond.false326_crit_edge:         ; preds = %land.lhs.true310
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false326

cond.true316:                                     ; preds = %land.lhs.true310
  call void @__sanitizer_cov_trace_pc() #9
  %126 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %arrayidx18, align 8
  %arrayidx324 = getelementptr i32, ptr %127, i32 1
  %128 = ptrtoint ptr %arrayidx324 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %arrayidx324, align 4
  %add325 = add i32 %129, 1446
  tail call void %125(ptr noundef %adev, i32 noundef %add325, i32 noundef %and300, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false326:                                    ; preds = %land.lhs.true310.cond.false326_crit_edge, %land.lhs.true305.cond.false326_crit_edge, %cond.end298.cond.false326_crit_edge
  %130 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %arrayidx18, align 8
  %arrayidx330 = getelementptr i32, ptr %131, i32 1
  %132 = ptrtoint ptr %arrayidx330 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %arrayidx330, align 4
  %add331 = add i32 %133, 1446
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add331, i32 noundef %and300, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false326, %cond.true316, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_0_enable_static_power_gating(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 100
  %2 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pg_flags, align 4
  %and1 = and i32 %3, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1)
  %tobool2.not = icmp eq i32 %and1, 0
  br i1 %tobool2.not, label %if.end.cleanup_crit_edge, label %cond.false

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

cond.false:                                       ; preds = %if.end
  %arrayidx21 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %4 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx21, align 8
  %arrayidx23 = getelementptr i32, ptr %5, i32 1
  %6 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx23, align 4
  %add24 = add i32 %7, 4
  %call25 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add24, i32 noundef 0) #7
  %and26 = and i32 %call25, -4
  %or = or i32 %and26, 1
  %8 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %virt, align 8
  %and29 = and i32 %9, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29)
  %tobool30.not = icmp eq i32 %and29, 0
  br i1 %tobool30.not, label %cond.false.cond.false51_crit_edge, label %land.lhs.true31

cond.false.cond.false51_crit_edge:                ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

land.lhs.true31:                                  ; preds = %cond.false
  %funcs34 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %10 = ptrtoint ptr %funcs34 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %funcs34, align 4
  %tobool35.not = icmp eq ptr %11, null
  br i1 %tobool35.not, label %land.lhs.true31.cond.false51_crit_edge, label %land.lhs.true36

land.lhs.true31.cond.false51_crit_edge:           ; preds = %land.lhs.true31
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

land.lhs.true36:                                  ; preds = %land.lhs.true31
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %11, i32 0, i32 12
  %12 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %sriov_wreg, align 4
  %tobool40.not = icmp eq ptr %13, null
  br i1 %tobool40.not, label %land.lhs.true36.cond.false51_crit_edge, label %cond.true41

land.lhs.true36.cond.false51_crit_edge:           ; preds = %land.lhs.true36
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

cond.true41:                                      ; preds = %land.lhs.true36
  call void @__sanitizer_cov_trace_pc() #9
  %14 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx21, align 8
  %arrayidx49 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx49, align 4
  %add50 = add i32 %17, 4
  tail call void %13(ptr noundef %adev, i32 noundef %add50, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end57

cond.false51:                                     ; preds = %land.lhs.true36.cond.false51_crit_edge, %land.lhs.true31.cond.false51_crit_edge, %cond.false.cond.false51_crit_edge
  %18 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx21, align 8
  %arrayidx55 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx55, align 4
  %add56 = add i32 %21, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add56, i32 noundef %or, i32 noundef 0) #7
  br label %cond.end57

cond.end57:                                       ; preds = %cond.false51, %cond.true41
  %22 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %virt, align 8
  %and60 = and i32 %23, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and60)
  %tobool61.not = icmp eq i32 %and60, 0
  br i1 %tobool61.not, label %cond.end57.cond.false83_crit_edge, label %land.lhs.true62

cond.end57.cond.false83_crit_edge:                ; preds = %cond.end57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83

land.lhs.true62:                                  ; preds = %cond.end57
  %funcs65 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %24 = ptrtoint ptr %funcs65 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %funcs65, align 4
  %tobool66.not = icmp eq ptr %25, null
  br i1 %tobool66.not, label %land.lhs.true62.cond.false83_crit_edge, label %land.lhs.true67

land.lhs.true62.cond.false83_crit_edge:           ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83

land.lhs.true67:                                  ; preds = %land.lhs.true62
  %sriov_wreg71 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %25, i32 0, i32 12
  %26 = ptrtoint ptr %sriov_wreg71 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %sriov_wreg71, align 4
  %tobool72.not = icmp eq ptr %27, null
  br i1 %tobool72.not, label %land.lhs.true67.cond.false83_crit_edge, label %cond.true73

land.lhs.true67.cond.false83_crit_edge:           ; preds = %land.lhs.true67
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83

cond.true73:                                      ; preds = %land.lhs.true67
  call void @__sanitizer_cov_trace_pc() #9
  %28 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx21, align 8
  %arrayidx81 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx81 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx81, align 4
  tail call void %27(ptr noundef %adev, i32 noundef %31, i32 noundef 699050, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end89

cond.false83:                                     ; preds = %land.lhs.true67.cond.false83_crit_edge, %land.lhs.true62.cond.false83_crit_edge, %cond.end57.cond.false83_crit_edge
  %32 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %arrayidx21, align 8
  %arrayidx87 = getelementptr i32, ptr %33, i32 1
  %34 = ptrtoint ptr %arrayidx87 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx87, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %35, i32 noundef 699050, i32 noundef 0) #7
  br label %cond.end89

cond.end89:                                       ; preds = %cond.false83, %cond.true73
  %36 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx21, align 8
  %arrayidx93 = getelementptr i32, ptr %37, i32 1
  %38 = ptrtoint ptr %arrayidx93 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx93, align 4
  %add94 = add i32 %39, 1
  %call95 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add94, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %40 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end100.while.cond_crit_edge, %cond.end89
  %old_.0 = phi i32 [ 0, %cond.end89 ], [ %old_.1, %if.end100.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call95, %cond.end89 ], [ %call106, %if.end100.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %41, %cond.end89 ], [ %dec, %if.end100.while.cond_crit_edge ]
  %and96 = and i32 %tmp_.0, 1048575
  call void @__sanitizer_cov_trace_const_cmp4(i32 699050, i32 %and96)
  %cmp.not = icmp eq i32 %and96, 699050
  br i1 %cmp.not, label %while.cond.cleanup_crit_edge, label %while.body

while.cond.cleanup_crit_edge:                     ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp97.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp97.not, label %if.else, label %if.then98

if.then98:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %42 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %usec_timeout, align 8
  br label %if.end100

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %44 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %44(i32 noundef 214748) #7
  br label %if.end100

if.end100:                                        ; preds = %if.else, %if.then98
  %old_.1 = phi i32 [ %tmp_.0, %if.then98 ], [ %old_.0, %if.else ]
  %loop.1 = phi i32 [ %43, %if.then98 ], [ %loop.0, %if.else ]
  %45 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %arrayidx21, align 8
  %arrayidx104 = getelementptr i32, ptr %46, i32 1
  %47 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %arrayidx104, align 4
  %add105 = add i32 %48, 1
  %call106 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add105, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool107.not = icmp eq i32 %dec, 0
  br i1 %tobool107.not, label %do.end, label %if.end100.while.cond_crit_edge

if.end100.while.cond_crit_edge:                   ; preds = %if.end100
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end100
  call void @__sanitizer_cov_trace_pc() #9
  %and110 = and i32 %call106, 1048575
  %call111 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.12, i32 noundef 0, ptr noundef nonnull @.str.46, i32 noundef 699050, i32 noundef %and110) #10
  br label %cleanup

cleanup:                                          ; preds = %do.end, %while.cond.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dpm_enable_uvd(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_0_start_dpg_mode(ptr noundef %adev, i1 noundef zeroext %indirect) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %indirect to i8
  %fw_shared_cpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 15
  %0 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fw_shared_cpu_addr, align 8
  tail call fastcc void @vcn_v2_0_enable_static_power_gating(ptr noundef %adev)
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool4.not = icmp eq ptr %5, null
  br i1 %tobool4.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true5

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true5:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool9.not = icmp eq ptr %7, null
  br i1 %tobool9.not, label %land.lhs.true5.cond.false_crit_edge, label %cond.true

land.lhs.true5.cond.false_crit_edge:              ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 8
  %arrayidx15 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx15, align 4
  %add = add i32 %11, 4
  %call = tail call i32 %7(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true5.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx17 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx17, align 8
  %arrayidx19 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx19, align 4
  %add20 = add i32 %15, 4
  %call21 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add20, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call21, %cond.false ]
  %or22 = or i32 %cond, 260
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and25 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and25)
  %tobool26.not = icmp eq i32 %and25, 0
  br i1 %tobool26.not, label %cond.end.cond.false47_crit_edge, label %land.lhs.true27

cond.end.cond.false47_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true27:                                  ; preds = %cond.end
  %funcs30 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs30 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs30, align 4
  %tobool31.not = icmp eq ptr %19, null
  br i1 %tobool31.not, label %land.lhs.true27.cond.false47_crit_edge, label %land.lhs.true32

land.lhs.true27.cond.false47_crit_edge:           ; preds = %land.lhs.true27
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

land.lhs.true32:                                  ; preds = %land.lhs.true27
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg, align 4
  %tobool36.not = icmp eq ptr %21, null
  br i1 %tobool36.not, label %land.lhs.true32.cond.false47_crit_edge, label %cond.true37

land.lhs.true32.cond.false47_crit_edge:           ; preds = %land.lhs.true32
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false47

cond.true37:                                      ; preds = %land.lhs.true32
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx43 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %22 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx43, align 8
  %arrayidx45 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx45, align 4
  %add46 = add i32 %25, 4
  tail call void %21(ptr noundef %adev, i32 noundef %add46, i32 noundef %or22, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end53

cond.false47:                                     ; preds = %land.lhs.true32.cond.false47_crit_edge, %land.lhs.true27.cond.false47_crit_edge, %cond.end.cond.false47_crit_edge
  %arrayidx49 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %26 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx49, align 8
  %arrayidx51 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx51, align 4
  %add52 = add i32 %29, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add52, i32 noundef %or22, i32 noundef 0) #7
  br label %cond.end53

cond.end53:                                       ; preds = %cond.false47, %cond.true37
  br i1 %indirect, label %if.then, label %if.then65.critedge

if.then:                                          ; preds = %cond.end53
  %dpg_sram_cpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 11
  %30 = ptrtoint ptr %dpg_sram_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %dpg_sram_cpu_addr, align 8
  %dpg_sram_curr_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 13
  %32 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_store4_noabort(i32 %32)
  store ptr %31, ptr %dpg_sram_curr_addr, align 8
  tail call fastcc void @vcn_v2_0_clock_gating_dpg_mode(ptr noundef %adev, i8 noundef zeroext %frombool)
  %arrayidx287 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %33 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx287, align 8
  %arrayidx289 = getelementptr i32, ptr %34, i32 1
  %35 = ptrtoint ptr %arrayidx289 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %arrayidx289, align 4
  %add290 = shl i32 %36, 2
  %shl291 = add i32 %add290, 2400
  %and292 = and i32 %shl291, 1048572
  %37 = add nsw i32 %and292, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %37)
  %38 = icmp ult i32 %37, 9728
  %39 = add nsw i32 %and292, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %39)
  %40 = icmp ult i32 %39, 9728
  %41 = add nsw i32 %and292, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %41)
  %42 = icmp ult i32 %41, 1536
  br i1 %38, label %if.then.if.else598_crit_edge, label %if.else333

if.then.if.else598_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else598

if.then65.critedge:                               ; preds = %cond.end53
  tail call fastcc void @vcn_v2_0_clock_gating_dpg_mode(ptr noundef %adev, i8 noundef zeroext %frombool)
  %43 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %virt, align 8
  %and68 = and i32 %44, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and68)
  %tobool69.not = icmp eq i32 %and68, 0
  br i1 %tobool69.not, label %if.then65.critedge.cond.false91_crit_edge, label %land.lhs.true70

if.then65.critedge.cond.false91_crit_edge:        ; preds = %if.then65.critedge
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false91

land.lhs.true70:                                  ; preds = %if.then65.critedge
  %funcs73 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %45 = ptrtoint ptr %funcs73 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %funcs73, align 4
  %tobool74.not = icmp eq ptr %46, null
  br i1 %tobool74.not, label %land.lhs.true70.cond.false91_crit_edge, label %land.lhs.true75

land.lhs.true70.cond.false91_crit_edge:           ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false91

land.lhs.true75:                                  ; preds = %land.lhs.true70
  %sriov_wreg79 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %46, i32 0, i32 12
  %47 = ptrtoint ptr %sriov_wreg79 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %sriov_wreg79, align 4
  %tobool80.not = icmp eq ptr %48, null
  br i1 %tobool80.not, label %land.lhs.true75.cond.false91_crit_edge, label %cond.true81

land.lhs.true75.cond.false91_crit_edge:           ; preds = %land.lhs.true75
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false91

cond.true81:                                      ; preds = %land.lhs.true75
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx87 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %49 = ptrtoint ptr %arrayidx87 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %arrayidx87, align 8
  %arrayidx89 = getelementptr i32, ptr %50, i32 1
  %51 = ptrtoint ptr %arrayidx89 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %arrayidx89, align 4
  %add90 = add i32 %52, 18
  tail call void %48(ptr noundef %adev, i32 noundef %add90, i32 noundef 267518464, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end97

cond.false91:                                     ; preds = %land.lhs.true75.cond.false91_crit_edge, %land.lhs.true70.cond.false91_crit_edge, %if.then65.critedge.cond.false91_crit_edge
  %arrayidx93 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %53 = ptrtoint ptr %arrayidx93 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %arrayidx93, align 8
  %arrayidx95 = getelementptr i32, ptr %54, i32 1
  %55 = ptrtoint ptr %arrayidx95 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx95, align 4
  %add96 = add i32 %56, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add96, i32 noundef 267518464, i32 noundef 0) #7
  br label %cond.end97

cond.end97:                                       ; preds = %cond.false91, %cond.true81
  %57 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %virt, align 8
  %and100 = and i32 %58, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and100)
  %tobool101.not = icmp eq i32 %and100, 0
  br i1 %tobool101.not, label %cond.end97.cond.false191_crit_edge, label %land.lhs.true102

cond.end97.cond.false191_crit_edge:               ; preds = %cond.end97
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false191

land.lhs.true102:                                 ; preds = %cond.end97
  %funcs105 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %59 = ptrtoint ptr %funcs105 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %funcs105, align 4
  %tobool106.not = icmp eq ptr %60, null
  br i1 %tobool106.not, label %land.lhs.true102.cond.false191_crit_edge, label %land.lhs.true107

land.lhs.true102.cond.false191_crit_edge:         ; preds = %land.lhs.true102
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false191

land.lhs.true107:                                 ; preds = %land.lhs.true102
  %sriov_wreg111 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %60, i32 0, i32 12
  %61 = ptrtoint ptr %sriov_wreg111 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %sriov_wreg111, align 4
  %tobool112.not = icmp eq ptr %62, null
  br i1 %tobool112.not, label %land.lhs.true107.cond.false191_crit_edge, label %cond.true113

land.lhs.true107.cond.false191_crit_edge:         ; preds = %land.lhs.true107
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false191

cond.true113:                                     ; preds = %land.lhs.true107
  %arrayidx119 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %63 = ptrtoint ptr %arrayidx119 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %arrayidx119, align 8
  %arrayidx121 = getelementptr i32, ptr %64, i32 1
  %65 = ptrtoint ptr %arrayidx121 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %arrayidx121, align 4
  %add122 = add i32 %66, 17
  %add127 = shl i32 %66, 2
  %shl = add i32 %add127, 2400
  %and128 = and i32 %shl, 1048572
  %67 = add nsw i32 %and128, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %67)
  %68 = icmp ult i32 %67, 9728
  %69 = add nsw i32 %and128, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %69)
  %70 = icmp ult i32 %69, 9728
  %71 = add nsw i32 %and128, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %71)
  %72 = icmp ult i32 %71, 1536
  br i1 %68, label %cond.true113.if.end187_crit_edge, label %if.else

cond.true113.if.end187_crit_edge:                 ; preds = %cond.true113
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end187

if.else:                                          ; preds = %cond.true113
  %73 = add nsw i32 %and128, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %73)
  %74 = icmp ult i32 %73, 1536
  br i1 %74, label %if.then166, label %if.else170

if.then166:                                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  %add169 = add nuw nsw i32 %and128, 67584
  br label %if.end187

if.else170:                                       ; preds = %if.else
  br i1 %70, label %if.else170.if.end187_crit_edge, label %if.else176

if.else170.if.end187_crit_edge:                   ; preds = %if.else170
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end187

if.else176:                                       ; preds = %if.else170
  call void @__sanitizer_cov_trace_pc() #9
  %add181 = add nsw i32 %and128, -98304
  %spec.select38 = select i1 %72, i32 %add181, i32 %and128
  br label %if.end187

if.end187:                                        ; preds = %if.else176, %if.else170.if.end187_crit_edge, %if.then166, %cond.true113.if.end187_crit_edge
  %internal_reg_offset.0 = phi i32 [ %add169, %if.then166 ], [ %spec.select38, %if.else176 ], [ %67, %cond.true113.if.end187_crit_edge ], [ %69, %if.else170.if.end187_crit_edge ]
  %75 = shl i32 %internal_reg_offset.0, 14
  %shl189 = and i32 %75, -65536
  %or190 = or i32 %shl189, 1
  tail call void %62(ptr noundef %adev, i32 noundef %add122, i32 noundef %or190, i32 noundef 0, i32 noundef 16) #7
  br label %if.then371

cond.false191:                                    ; preds = %land.lhs.true107.cond.false191_crit_edge, %land.lhs.true102.cond.false191_crit_edge, %cond.end97.cond.false191_crit_edge
  %arrayidx193 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %76 = ptrtoint ptr %arrayidx193 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %arrayidx193, align 8
  %arrayidx195 = getelementptr i32, ptr %77, i32 1
  %78 = ptrtoint ptr %arrayidx195 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx195, align 4
  %add196 = add i32 %79, 17
  %add207 = shl i32 %79, 2
  %shl208 = add i32 %add207, 2400
  %and209 = and i32 %shl208, 1048572
  %80 = add nsw i32 %and209, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %80)
  %81 = icmp ult i32 %80, 9728
  %82 = add nsw i32 %and209, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %82)
  %83 = icmp ult i32 %82, 9728
  %84 = add nsw i32 %and209, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %84)
  %85 = icmp ult i32 %84, 1536
  br i1 %81, label %cond.false191.if.end273_crit_edge, label %if.else250

cond.false191.if.end273_crit_edge:                ; preds = %cond.false191
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end273

if.else250:                                       ; preds = %cond.false191
  %86 = add nsw i32 %and209, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %86)
  %87 = icmp ult i32 %86, 1536
  br i1 %87, label %if.then252, label %if.else256

if.then252:                                       ; preds = %if.else250
  call void @__sanitizer_cov_trace_pc() #9
  %add255 = add nuw nsw i32 %and209, 67584
  br label %if.end273

if.else256:                                       ; preds = %if.else250
  br i1 %83, label %if.else256.if.end273_crit_edge, label %if.else262

if.else256.if.end273_crit_edge:                   ; preds = %if.else256
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end273

if.else262:                                       ; preds = %if.else256
  call void @__sanitizer_cov_trace_pc() #9
  %add267 = add nsw i32 %and209, -98304
  %spec.select39 = select i1 %85, i32 %add267, i32 %and209
  br label %if.end273

if.end273:                                        ; preds = %if.else262, %if.else256.if.end273_crit_edge, %if.then252, %cond.false191.if.end273_crit_edge
  %internal_reg_offset197.0 = phi i32 [ %add255, %if.then252 ], [ %spec.select39, %if.else262 ], [ %80, %cond.false191.if.end273_crit_edge ], [ %82, %if.else256.if.end273_crit_edge ]
  %88 = shl i32 %internal_reg_offset197.0, 14
  %shl276 = and i32 %88, -65536
  %or277 = or i32 %shl276, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add196, i32 noundef %or277, i32 noundef 0) #7
  br label %if.then371

if.else333:                                       ; preds = %if.then
  %89 = add nsw i32 %and292, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %89)
  %90 = icmp ult i32 %89, 1536
  br i1 %90, label %if.then335, label %if.else339

if.then335:                                       ; preds = %if.else333
  call void @__sanitizer_cov_trace_pc() #9
  %add338 = add nuw nsw i32 %and292, 67584
  br label %if.else598

if.else339:                                       ; preds = %if.else333
  br i1 %40, label %if.else339.if.else598_crit_edge, label %if.else345

if.else339.if.else598_crit_edge:                  ; preds = %if.else339
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else598

if.else345:                                       ; preds = %if.else339
  call void @__sanitizer_cov_trace_pc() #9
  %add350 = add nsw i32 %and292, -98304
  %spec.select40 = select i1 %42, i32 %add350, i32 %and292
  br label %if.else598

if.then371:                                       ; preds = %if.end273, %if.end187
  %91 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %virt, align 8
  %and374 = and i32 %92, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and374)
  %tobool375.not = icmp eq i32 %and374, 0
  br i1 %tobool375.not, label %if.then371.cond.false397_crit_edge, label %land.lhs.true376

if.then371.cond.false397_crit_edge:               ; preds = %if.then371
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false397

land.lhs.true376:                                 ; preds = %if.then371
  %funcs379 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %93 = ptrtoint ptr %funcs379 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %funcs379, align 4
  %tobool380.not = icmp eq ptr %94, null
  br i1 %tobool380.not, label %land.lhs.true376.cond.false397_crit_edge, label %land.lhs.true381

land.lhs.true376.cond.false397_crit_edge:         ; preds = %land.lhs.true376
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false397

land.lhs.true381:                                 ; preds = %land.lhs.true376
  %sriov_wreg385 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %94, i32 0, i32 12
  %95 = ptrtoint ptr %sriov_wreg385 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %sriov_wreg385, align 4
  %tobool386.not = icmp eq ptr %96, null
  br i1 %tobool386.not, label %land.lhs.true381.cond.false397_crit_edge, label %cond.true387

land.lhs.true381.cond.false397_crit_edge:         ; preds = %land.lhs.true381
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false397

cond.true387:                                     ; preds = %land.lhs.true381
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx393 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %97 = ptrtoint ptr %arrayidx393 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %arrayidx393, align 8
  %arrayidx395 = getelementptr i32, ptr %98, i32 1
  %99 = ptrtoint ptr %arrayidx395 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %arrayidx395, align 4
  %add396 = add i32 %100, 18
  tail call void %96(ptr noundef %adev, i32 noundef %add396, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end403

cond.false397:                                    ; preds = %land.lhs.true381.cond.false397_crit_edge, %land.lhs.true376.cond.false397_crit_edge, %if.then371.cond.false397_crit_edge
  %arrayidx399 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %101 = ptrtoint ptr %arrayidx399 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %arrayidx399, align 8
  %arrayidx401 = getelementptr i32, ptr %102, i32 1
  %103 = ptrtoint ptr %arrayidx401 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx401, align 4
  %add402 = add i32 %104, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add402, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end403

cond.end403:                                      ; preds = %cond.false397, %cond.true387
  %105 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %virt, align 8
  %and406 = and i32 %106, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and406)
  %tobool407.not = icmp eq i32 %and406, 0
  br i1 %tobool407.not, label %cond.end403.cond.false510_crit_edge, label %land.lhs.true408

cond.end403.cond.false510_crit_edge:              ; preds = %cond.end403
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false510

land.lhs.true408:                                 ; preds = %cond.end403
  %funcs411 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %107 = ptrtoint ptr %funcs411 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %funcs411, align 4
  %tobool412.not = icmp eq ptr %108, null
  br i1 %tobool412.not, label %land.lhs.true408.cond.false510_crit_edge, label %land.lhs.true413

land.lhs.true408.cond.false510_crit_edge:         ; preds = %land.lhs.true408
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false510

land.lhs.true413:                                 ; preds = %land.lhs.true408
  %sriov_wreg417 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %108, i32 0, i32 12
  %109 = ptrtoint ptr %sriov_wreg417 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %sriov_wreg417, align 4
  %tobool418.not = icmp eq ptr %110, null
  br i1 %tobool418.not, label %land.lhs.true413.cond.false510_crit_edge, label %cond.true419

land.lhs.true413.cond.false510_crit_edge:         ; preds = %land.lhs.true413
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false510

cond.true419:                                     ; preds = %land.lhs.true413
  %arrayidx425 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %111 = ptrtoint ptr %arrayidx425 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %arrayidx425, align 8
  %arrayidx427 = getelementptr i32, ptr %112, i32 1
  %113 = ptrtoint ptr %arrayidx427 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %arrayidx427, align 4
  %add428 = add i32 %114, 17
  %add439 = shl i32 %114, 2
  %shl440 = add i32 %add439, 2048
  %and441 = and i32 %shl440, 1048572
  %115 = add nsw i32 %and441, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %115)
  %116 = icmp ult i32 %115, 9728
  %117 = add nsw i32 %and441, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %117)
  %118 = icmp ult i32 %117, 9728
  %119 = add nsw i32 %and441, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %119)
  %120 = icmp ult i32 %119, 1536
  br i1 %116, label %cond.true419.if.end505_crit_edge, label %if.else482

cond.true419.if.end505_crit_edge:                 ; preds = %cond.true419
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end505

if.else482:                                       ; preds = %cond.true419
  %121 = add nsw i32 %and441, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %121)
  %122 = icmp ult i32 %121, 1536
  br i1 %122, label %if.then484, label %if.else488

if.then484:                                       ; preds = %if.else482
  call void @__sanitizer_cov_trace_pc() #9
  %add487 = add nuw nsw i32 %and441, 67584
  br label %if.end505

if.else488:                                       ; preds = %if.else482
  br i1 %118, label %if.else488.if.end505_crit_edge, label %if.else494

if.else488.if.end505_crit_edge:                   ; preds = %if.else488
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end505

if.else494:                                       ; preds = %if.else488
  call void @__sanitizer_cov_trace_pc() #9
  %add499 = add nsw i32 %and441, -98304
  %spec.select41 = select i1 %120, i32 %add499, i32 %and441
  br label %if.end505

if.end505:                                        ; preds = %if.else494, %if.else488.if.end505_crit_edge, %if.then484, %cond.true419.if.end505_crit_edge
  %internal_reg_offset429.0 = phi i32 [ %add487, %if.then484 ], [ %spec.select41, %if.else494 ], [ %115, %cond.true419.if.end505_crit_edge ], [ %117, %if.else488.if.end505_crit_edge ]
  %123 = shl i32 %internal_reg_offset429.0, 14
  %shl508 = and i32 %123, -65536
  %or509 = or i32 %shl508, 1
  tail call void %110(ptr noundef %adev, i32 noundef %add428, i32 noundef %or509, i32 noundef 0, i32 noundef 16) #7
  br label %if.then693

cond.false510:                                    ; preds = %land.lhs.true413.cond.false510_crit_edge, %land.lhs.true408.cond.false510_crit_edge, %cond.end403.cond.false510_crit_edge
  %arrayidx512 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %124 = ptrtoint ptr %arrayidx512 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %arrayidx512, align 8
  %arrayidx514 = getelementptr i32, ptr %125, i32 1
  %126 = ptrtoint ptr %arrayidx514 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %arrayidx514, align 4
  %add515 = add i32 %127, 17
  %add526 = shl i32 %127, 2
  %shl527 = add i32 %add526, 2048
  %and528 = and i32 %shl527, 1048572
  %128 = add nsw i32 %and528, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %128)
  %129 = icmp ult i32 %128, 9728
  %130 = add nsw i32 %and528, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %130)
  %131 = icmp ult i32 %130, 9728
  %132 = add nsw i32 %and528, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %132)
  %133 = icmp ult i32 %132, 1536
  br i1 %129, label %cond.false510.if.end592_crit_edge, label %if.else569

cond.false510.if.end592_crit_edge:                ; preds = %cond.false510
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end592

if.else569:                                       ; preds = %cond.false510
  %134 = add nsw i32 %and528, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %134)
  %135 = icmp ult i32 %134, 1536
  br i1 %135, label %if.then571, label %if.else575

if.then571:                                       ; preds = %if.else569
  call void @__sanitizer_cov_trace_pc() #9
  %add574 = add nuw nsw i32 %and528, 67584
  br label %if.end592

if.else575:                                       ; preds = %if.else569
  br i1 %131, label %if.else575.if.end592_crit_edge, label %if.else581

if.else575.if.end592_crit_edge:                   ; preds = %if.else575
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end592

if.else581:                                       ; preds = %if.else575
  call void @__sanitizer_cov_trace_pc() #9
  %add586 = add nsw i32 %and528, -98304
  %spec.select42 = select i1 %133, i32 %add586, i32 %and528
  br label %if.end592

if.end592:                                        ; preds = %if.else581, %if.else575.if.end592_crit_edge, %if.then571, %cond.false510.if.end592_crit_edge
  %internal_reg_offset516.0 = phi i32 [ %add574, %if.then571 ], [ %spec.select42, %if.else581 ], [ %128, %cond.false510.if.end592_crit_edge ], [ %130, %if.else575.if.end592_crit_edge ]
  %136 = shl i32 %internal_reg_offset516.0, 14
  %shl595 = and i32 %136, -65536
  %or596 = or i32 %shl595, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add515, i32 noundef %or596, i32 noundef 0) #7
  br label %if.then693

if.else598:                                       ; preds = %if.else345, %if.else339.if.else598_crit_edge, %if.then335, %if.then.if.else598_crit_edge
  %internal_reg_offset280.0 = phi i32 [ %add338, %if.then335 ], [ %spec.select40, %if.else345 ], [ %37, %if.then.if.else598_crit_edge ], [ %39, %if.else339.if.else598_crit_edge ]
  %shr358 = lshr i32 %internal_reg_offset280.0, 2
  %137 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr = getelementptr i32, ptr %138, i32 1
  store ptr %incdec.ptr, ptr %dpg_sram_curr_addr, align 8
  %139 = ptrtoint ptr %138 to i32
  call void @__asan_store4_noabort(i32 %139)
  store i32 %shr358, ptr %138, align 4
  %140 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr367 = getelementptr i32, ptr %140, i32 1
  store ptr %incdec.ptr367, ptr %dpg_sram_curr_addr, align 8
  %141 = ptrtoint ptr %140 to i32
  call void @__asan_store4_noabort(i32 %141)
  store i32 267518464, ptr %140, align 4
  %142 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %arrayidx287, align 8
  %arrayidx608 = getelementptr i32, ptr %143, i32 1
  %144 = ptrtoint ptr %arrayidx608 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %arrayidx608, align 4
  %add609 = shl i32 %145, 2
  %shl610 = add i32 %add609, 2048
  %and611 = and i32 %shl610, 1048572
  %146 = add nsw i32 %and611, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %146)
  %147 = icmp ult i32 %146, 9728
  %148 = add nsw i32 %and611, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %148)
  %149 = icmp ult i32 %148, 9728
  %150 = add nsw i32 %and611, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %150)
  %151 = icmp ult i32 %150, 1536
  br i1 %147, label %if.else598.if.else920_crit_edge, label %if.else652

if.else598.if.else920_crit_edge:                  ; preds = %if.else598
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else920

if.else652:                                       ; preds = %if.else598
  %152 = add nsw i32 %and611, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %152)
  %153 = icmp ult i32 %152, 1536
  br i1 %153, label %if.then654, label %if.else658

if.then654:                                       ; preds = %if.else652
  call void @__sanitizer_cov_trace_pc() #9
  %add657 = add nuw nsw i32 %and611, 67584
  br label %if.else920

if.else658:                                       ; preds = %if.else652
  br i1 %149, label %if.else658.if.else920_crit_edge, label %if.else664

if.else658.if.else920_crit_edge:                  ; preds = %if.else658
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else920

if.else664:                                       ; preds = %if.else658
  call void @__sanitizer_cov_trace_pc() #9
  %add669 = add nsw i32 %and611, -98304
  %spec.select43 = select i1 %151, i32 %add669, i32 %and611
  br label %if.else920

if.then693:                                       ; preds = %if.end592, %if.end505
  %154 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %virt, align 8
  %and696 = and i32 %155, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and696)
  %tobool697.not = icmp eq i32 %and696, 0
  br i1 %tobool697.not, label %if.then693.cond.false719_crit_edge, label %land.lhs.true698

if.then693.cond.false719_crit_edge:               ; preds = %if.then693
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false719

land.lhs.true698:                                 ; preds = %if.then693
  %funcs701 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %156 = ptrtoint ptr %funcs701 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %funcs701, align 4
  %tobool702.not = icmp eq ptr %157, null
  br i1 %tobool702.not, label %land.lhs.true698.cond.false719_crit_edge, label %land.lhs.true703

land.lhs.true698.cond.false719_crit_edge:         ; preds = %land.lhs.true698
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false719

land.lhs.true703:                                 ; preds = %land.lhs.true698
  %sriov_wreg707 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %157, i32 0, i32 12
  %158 = ptrtoint ptr %sriov_wreg707 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %sriov_wreg707, align 4
  %tobool708.not = icmp eq ptr %159, null
  br i1 %tobool708.not, label %land.lhs.true703.cond.false719_crit_edge, label %cond.true709

land.lhs.true703.cond.false719_crit_edge:         ; preds = %land.lhs.true703
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false719

cond.true709:                                     ; preds = %land.lhs.true703
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx715 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %160 = ptrtoint ptr %arrayidx715 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %arrayidx715, align 8
  %arrayidx717 = getelementptr i32, ptr %161, i32 1
  %162 = ptrtoint ptr %arrayidx717 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %arrayidx717, align 4
  %add718 = add i32 %163, 18
  tail call void %159(ptr noundef %adev, i32 noundef %add718, i32 noundef 3175176, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end725

cond.false719:                                    ; preds = %land.lhs.true703.cond.false719_crit_edge, %land.lhs.true698.cond.false719_crit_edge, %if.then693.cond.false719_crit_edge
  %arrayidx721 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %164 = ptrtoint ptr %arrayidx721 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %arrayidx721, align 8
  %arrayidx723 = getelementptr i32, ptr %165, i32 1
  %166 = ptrtoint ptr %arrayidx723 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %arrayidx723, align 4
  %add724 = add i32 %167, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add724, i32 noundef 3175176, i32 noundef 0) #7
  br label %cond.end725

cond.end725:                                      ; preds = %cond.false719, %cond.true709
  %168 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %virt, align 8
  %and728 = and i32 %169, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and728)
  %tobool729.not = icmp eq i32 %and728, 0
  br i1 %tobool729.not, label %cond.end725.cond.false832_crit_edge, label %land.lhs.true730

cond.end725.cond.false832_crit_edge:              ; preds = %cond.end725
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false832

land.lhs.true730:                                 ; preds = %cond.end725
  %funcs733 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %170 = ptrtoint ptr %funcs733 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %funcs733, align 4
  %tobool734.not = icmp eq ptr %171, null
  br i1 %tobool734.not, label %land.lhs.true730.cond.false832_crit_edge, label %land.lhs.true735

land.lhs.true730.cond.false832_crit_edge:         ; preds = %land.lhs.true730
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false832

land.lhs.true735:                                 ; preds = %land.lhs.true730
  %sriov_wreg739 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %171, i32 0, i32 12
  %172 = ptrtoint ptr %sriov_wreg739 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %sriov_wreg739, align 4
  %tobool740.not = icmp eq ptr %173, null
  br i1 %tobool740.not, label %land.lhs.true735.cond.false832_crit_edge, label %cond.true741

land.lhs.true735.cond.false832_crit_edge:         ; preds = %land.lhs.true735
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false832

cond.true741:                                     ; preds = %land.lhs.true735
  %arrayidx747 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %174 = ptrtoint ptr %arrayidx747 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %arrayidx747, align 8
  %arrayidx749 = getelementptr i32, ptr %175, i32 1
  %176 = ptrtoint ptr %arrayidx749 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %arrayidx749, align 4
  %add750 = add i32 %177, 17
  %add761 = shl i32 %177, 2
  %shl762 = add i32 %add761, 2200
  %and763 = and i32 %shl762, 1048572
  %178 = add nsw i32 %and763, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %178)
  %179 = icmp ult i32 %178, 9728
  %180 = add nsw i32 %and763, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %180)
  %181 = icmp ult i32 %180, 9728
  %182 = add nsw i32 %and763, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %182)
  %183 = icmp ult i32 %182, 1536
  br i1 %179, label %cond.true741.if.end827_crit_edge, label %if.else804

cond.true741.if.end827_crit_edge:                 ; preds = %cond.true741
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end827

if.else804:                                       ; preds = %cond.true741
  %184 = add nsw i32 %and763, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %184)
  %185 = icmp ult i32 %184, 1536
  br i1 %185, label %if.then806, label %if.else810

if.then806:                                       ; preds = %if.else804
  call void @__sanitizer_cov_trace_pc() #9
  %add809 = add nuw nsw i32 %and763, 67584
  br label %if.end827

if.else810:                                       ; preds = %if.else804
  br i1 %181, label %if.else810.if.end827_crit_edge, label %if.else816

if.else810.if.end827_crit_edge:                   ; preds = %if.else810
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end827

if.else816:                                       ; preds = %if.else810
  call void @__sanitizer_cov_trace_pc() #9
  %add821 = add nsw i32 %and763, -98304
  %spec.select44 = select i1 %183, i32 %add821, i32 %and763
  br label %if.end827

if.end827:                                        ; preds = %if.else816, %if.else810.if.end827_crit_edge, %if.then806, %cond.true741.if.end827_crit_edge
  %internal_reg_offset751.0 = phi i32 [ %add809, %if.then806 ], [ %spec.select44, %if.else816 ], [ %178, %cond.true741.if.end827_crit_edge ], [ %180, %if.else810.if.end827_crit_edge ]
  %186 = shl i32 %internal_reg_offset751.0, 14
  %shl830 = and i32 %186, -65536
  %or831 = or i32 %shl830, 1
  tail call void %173(ptr noundef %adev, i32 noundef %add750, i32 noundef %or831, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1015

cond.false832:                                    ; preds = %land.lhs.true735.cond.false832_crit_edge, %land.lhs.true730.cond.false832_crit_edge, %cond.end725.cond.false832_crit_edge
  %arrayidx834 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %187 = ptrtoint ptr %arrayidx834 to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %arrayidx834, align 8
  %arrayidx836 = getelementptr i32, ptr %188, i32 1
  %189 = ptrtoint ptr %arrayidx836 to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load i32, ptr %arrayidx836, align 4
  %add837 = add i32 %190, 17
  %add848 = shl i32 %190, 2
  %shl849 = add i32 %add848, 2200
  %and850 = and i32 %shl849, 1048572
  %191 = add nsw i32 %and850, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %191)
  %192 = icmp ult i32 %191, 9728
  %193 = add nsw i32 %and850, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %193)
  %194 = icmp ult i32 %193, 9728
  %195 = add nsw i32 %and850, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %195)
  %196 = icmp ult i32 %195, 1536
  br i1 %192, label %cond.false832.if.end914_crit_edge, label %if.else891

cond.false832.if.end914_crit_edge:                ; preds = %cond.false832
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end914

if.else891:                                       ; preds = %cond.false832
  %197 = add nsw i32 %and850, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %197)
  %198 = icmp ult i32 %197, 1536
  br i1 %198, label %if.then893, label %if.else897

if.then893:                                       ; preds = %if.else891
  call void @__sanitizer_cov_trace_pc() #9
  %add896 = add nuw nsw i32 %and850, 67584
  br label %if.end914

if.else897:                                       ; preds = %if.else891
  br i1 %194, label %if.else897.if.end914_crit_edge, label %if.else903

if.else897.if.end914_crit_edge:                   ; preds = %if.else897
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end914

if.else903:                                       ; preds = %if.else897
  call void @__sanitizer_cov_trace_pc() #9
  %add908 = add nsw i32 %and850, -98304
  %spec.select45 = select i1 %196, i32 %add908, i32 %and850
  br label %if.end914

if.end914:                                        ; preds = %if.else903, %if.else897.if.end914_crit_edge, %if.then893, %cond.false832.if.end914_crit_edge
  %internal_reg_offset838.0 = phi i32 [ %add896, %if.then893 ], [ %spec.select45, %if.else903 ], [ %191, %cond.false832.if.end914_crit_edge ], [ %193, %if.else897.if.end914_crit_edge ]
  %199 = shl i32 %internal_reg_offset838.0, 14
  %shl917 = and i32 %199, -65536
  %or918 = or i32 %shl917, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add837, i32 noundef %or918, i32 noundef 0) #7
  br label %if.then1015

if.else920:                                       ; preds = %if.else664, %if.else658.if.else920_crit_edge, %if.then654, %if.else598.if.else920_crit_edge
  %internal_reg_offset599.0 = phi i32 [ %add657, %if.then654 ], [ %spec.select43, %if.else664 ], [ %146, %if.else598.if.else920_crit_edge ], [ %148, %if.else658.if.else920_crit_edge ]
  %shr677 = lshr i32 %internal_reg_offset599.0, 2
  %200 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr682 = getelementptr i32, ptr %201, i32 1
  store ptr %incdec.ptr682, ptr %dpg_sram_curr_addr, align 8
  %202 = ptrtoint ptr %201 to i32
  call void @__asan_store4_noabort(i32 %202)
  store i32 %shr677, ptr %201, align 4
  %203 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr687 = getelementptr i32, ptr %203, i32 1
  store ptr %incdec.ptr687, ptr %dpg_sram_curr_addr, align 8
  %204 = ptrtoint ptr %203 to i32
  call void @__asan_store4_noabort(i32 %204)
  store i32 0, ptr %203, align 4
  %205 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load ptr, ptr %arrayidx287, align 8
  %arrayidx930 = getelementptr i32, ptr %206, i32 1
  %207 = ptrtoint ptr %arrayidx930 to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %arrayidx930, align 4
  %add931 = shl i32 %208, 2
  %shl932 = add i32 %add931, 2200
  %and933 = and i32 %shl932, 1048572
  %209 = add nsw i32 %and933, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %209)
  %210 = icmp ult i32 %209, 9728
  %211 = add nsw i32 %and933, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %211)
  %212 = icmp ult i32 %211, 9728
  %213 = add nsw i32 %and933, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %213)
  %214 = icmp ult i32 %213, 1536
  br i1 %210, label %if.else920.if.else1242_crit_edge, label %if.else974

if.else920.if.else1242_crit_edge:                 ; preds = %if.else920
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1242

if.else974:                                       ; preds = %if.else920
  %215 = add nsw i32 %and933, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %215)
  %216 = icmp ult i32 %215, 1536
  br i1 %216, label %if.then976, label %if.else980

if.then976:                                       ; preds = %if.else974
  call void @__sanitizer_cov_trace_pc() #9
  %add979 = add nuw nsw i32 %and933, 67584
  br label %if.else1242

if.else980:                                       ; preds = %if.else974
  br i1 %212, label %if.else980.if.else1242_crit_edge, label %if.else986

if.else980.if.else1242_crit_edge:                 ; preds = %if.else980
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1242

if.else986:                                       ; preds = %if.else980
  call void @__sanitizer_cov_trace_pc() #9
  %add991 = add nsw i32 %and933, -98304
  %spec.select46 = select i1 %214, i32 %add991, i32 %and933
  br label %if.else1242

if.then1015:                                      ; preds = %if.end914, %if.end827
  %217 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %virt, align 8
  %and1018 = and i32 %218, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1018)
  %tobool1019.not = icmp eq i32 %and1018, 0
  br i1 %tobool1019.not, label %if.then1015.cond.false1041_crit_edge, label %land.lhs.true1020

if.then1015.cond.false1041_crit_edge:             ; preds = %if.then1015
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1041

land.lhs.true1020:                                ; preds = %if.then1015
  %funcs1023 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %219 = ptrtoint ptr %funcs1023 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %funcs1023, align 4
  %tobool1024.not = icmp eq ptr %220, null
  br i1 %tobool1024.not, label %land.lhs.true1020.cond.false1041_crit_edge, label %land.lhs.true1025

land.lhs.true1020.cond.false1041_crit_edge:       ; preds = %land.lhs.true1020
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1041

land.lhs.true1025:                                ; preds = %land.lhs.true1020
  %sriov_wreg1029 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %220, i32 0, i32 12
  %221 = ptrtoint ptr %sriov_wreg1029 to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load ptr, ptr %sriov_wreg1029, align 4
  %tobool1030.not = icmp eq ptr %222, null
  br i1 %tobool1030.not, label %land.lhs.true1025.cond.false1041_crit_edge, label %cond.true1031

land.lhs.true1025.cond.false1041_crit_edge:       ; preds = %land.lhs.true1025
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1041

cond.true1031:                                    ; preds = %land.lhs.true1025
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1037 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %223 = ptrtoint ptr %arrayidx1037 to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %arrayidx1037, align 8
  %arrayidx1039 = getelementptr i32, ptr %224, i32 1
  %225 = ptrtoint ptr %arrayidx1039 to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %arrayidx1039, align 4
  %add1040 = add i32 %226, 18
  tail call void %222(ptr noundef %adev, i32 noundef %add1040, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1047

cond.false1041:                                   ; preds = %land.lhs.true1025.cond.false1041_crit_edge, %land.lhs.true1020.cond.false1041_crit_edge, %if.then1015.cond.false1041_crit_edge
  %arrayidx1043 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %227 = ptrtoint ptr %arrayidx1043 to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load ptr, ptr %arrayidx1043, align 8
  %arrayidx1045 = getelementptr i32, ptr %228, i32 1
  %229 = ptrtoint ptr %arrayidx1045 to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load i32, ptr %arrayidx1045, align 4
  %add1046 = add i32 %230, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1046, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end1047

cond.end1047:                                     ; preds = %cond.false1041, %cond.true1031
  %231 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load i32, ptr %virt, align 8
  %and1050 = and i32 %232, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1050)
  %tobool1051.not = icmp eq i32 %and1050, 0
  br i1 %tobool1051.not, label %cond.end1047.cond.false1154_crit_edge, label %land.lhs.true1052

cond.end1047.cond.false1154_crit_edge:            ; preds = %cond.end1047
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1154

land.lhs.true1052:                                ; preds = %cond.end1047
  %funcs1055 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %233 = ptrtoint ptr %funcs1055 to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load ptr, ptr %funcs1055, align 4
  %tobool1056.not = icmp eq ptr %234, null
  br i1 %tobool1056.not, label %land.lhs.true1052.cond.false1154_crit_edge, label %land.lhs.true1057

land.lhs.true1052.cond.false1154_crit_edge:       ; preds = %land.lhs.true1052
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1154

land.lhs.true1057:                                ; preds = %land.lhs.true1052
  %sriov_wreg1061 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %234, i32 0, i32 12
  %235 = ptrtoint ptr %sriov_wreg1061 to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load ptr, ptr %sriov_wreg1061, align 4
  %tobool1062.not = icmp eq ptr %236, null
  br i1 %tobool1062.not, label %land.lhs.true1057.cond.false1154_crit_edge, label %cond.true1063

land.lhs.true1057.cond.false1154_crit_edge:       ; preds = %land.lhs.true1057
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1154

cond.true1063:                                    ; preds = %land.lhs.true1057
  %arrayidx1069 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %237 = ptrtoint ptr %arrayidx1069 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx1069, align 8
  %arrayidx1071 = getelementptr i32, ptr %238, i32 1
  %239 = ptrtoint ptr %arrayidx1071 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %arrayidx1071, align 4
  %add1072 = add i32 %240, 17
  %add1083 = shl i32 %240, 2
  %shl1084 = add i32 %add1083, 2268
  %and1085 = and i32 %shl1084, 1048572
  %241 = add nsw i32 %and1085, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %241)
  %242 = icmp ult i32 %241, 9728
  %243 = add nsw i32 %and1085, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %243)
  %244 = icmp ult i32 %243, 9728
  %245 = add nsw i32 %and1085, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %245)
  %246 = icmp ult i32 %245, 1536
  br i1 %242, label %cond.true1063.if.end1149_crit_edge, label %if.else1126

cond.true1063.if.end1149_crit_edge:               ; preds = %cond.true1063
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1149

if.else1126:                                      ; preds = %cond.true1063
  %247 = add nsw i32 %and1085, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %247)
  %248 = icmp ult i32 %247, 1536
  br i1 %248, label %if.then1128, label %if.else1132

if.then1128:                                      ; preds = %if.else1126
  call void @__sanitizer_cov_trace_pc() #9
  %add1131 = add nuw nsw i32 %and1085, 67584
  br label %if.end1149

if.else1132:                                      ; preds = %if.else1126
  br i1 %244, label %if.else1132.if.end1149_crit_edge, label %if.else1138

if.else1132.if.end1149_crit_edge:                 ; preds = %if.else1132
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1149

if.else1138:                                      ; preds = %if.else1132
  call void @__sanitizer_cov_trace_pc() #9
  %add1143 = add nsw i32 %and1085, -98304
  %spec.select47 = select i1 %246, i32 %add1143, i32 %and1085
  br label %if.end1149

if.end1149:                                       ; preds = %if.else1138, %if.else1132.if.end1149_crit_edge, %if.then1128, %cond.true1063.if.end1149_crit_edge
  %internal_reg_offset1073.0 = phi i32 [ %add1131, %if.then1128 ], [ %spec.select47, %if.else1138 ], [ %241, %cond.true1063.if.end1149_crit_edge ], [ %243, %if.else1132.if.end1149_crit_edge ]
  %249 = shl i32 %internal_reg_offset1073.0, 14
  %shl1152 = and i32 %249, -65536
  %or1153 = or i32 %shl1152, 1
  tail call void %236(ptr noundef %adev, i32 noundef %add1072, i32 noundef %or1153, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1337

cond.false1154:                                   ; preds = %land.lhs.true1057.cond.false1154_crit_edge, %land.lhs.true1052.cond.false1154_crit_edge, %cond.end1047.cond.false1154_crit_edge
  %arrayidx1156 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %250 = ptrtoint ptr %arrayidx1156 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load ptr, ptr %arrayidx1156, align 8
  %arrayidx1158 = getelementptr i32, ptr %251, i32 1
  %252 = ptrtoint ptr %arrayidx1158 to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %arrayidx1158, align 4
  %add1159 = add i32 %253, 17
  %add1170 = shl i32 %253, 2
  %shl1171 = add i32 %add1170, 2268
  %and1172 = and i32 %shl1171, 1048572
  %254 = add nsw i32 %and1172, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %254)
  %255 = icmp ult i32 %254, 9728
  %256 = add nsw i32 %and1172, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %256)
  %257 = icmp ult i32 %256, 9728
  %258 = add nsw i32 %and1172, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %258)
  %259 = icmp ult i32 %258, 1536
  br i1 %255, label %cond.false1154.if.end1236_crit_edge, label %if.else1213

cond.false1154.if.end1236_crit_edge:              ; preds = %cond.false1154
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1236

if.else1213:                                      ; preds = %cond.false1154
  %260 = add nsw i32 %and1172, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %260)
  %261 = icmp ult i32 %260, 1536
  br i1 %261, label %if.then1215, label %if.else1219

if.then1215:                                      ; preds = %if.else1213
  call void @__sanitizer_cov_trace_pc() #9
  %add1218 = add nuw nsw i32 %and1172, 67584
  br label %if.end1236

if.else1219:                                      ; preds = %if.else1213
  br i1 %257, label %if.else1219.if.end1236_crit_edge, label %if.else1225

if.else1219.if.end1236_crit_edge:                 ; preds = %if.else1219
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1236

if.else1225:                                      ; preds = %if.else1219
  call void @__sanitizer_cov_trace_pc() #9
  %add1230 = add nsw i32 %and1172, -98304
  %spec.select48 = select i1 %259, i32 %add1230, i32 %and1172
  br label %if.end1236

if.end1236:                                       ; preds = %if.else1225, %if.else1219.if.end1236_crit_edge, %if.then1215, %cond.false1154.if.end1236_crit_edge
  %internal_reg_offset1160.0 = phi i32 [ %add1218, %if.then1215 ], [ %spec.select48, %if.else1225 ], [ %254, %cond.false1154.if.end1236_crit_edge ], [ %256, %if.else1219.if.end1236_crit_edge ]
  %262 = shl i32 %internal_reg_offset1160.0, 14
  %shl1239 = and i32 %262, -65536
  %or1240 = or i32 %shl1239, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1159, i32 noundef %or1240, i32 noundef 0) #7
  br label %if.then1337

if.else1242:                                      ; preds = %if.else986, %if.else980.if.else1242_crit_edge, %if.then976, %if.else920.if.else1242_crit_edge
  %internal_reg_offset921.0 = phi i32 [ %add979, %if.then976 ], [ %spec.select46, %if.else986 ], [ %209, %if.else920.if.else1242_crit_edge ], [ %211, %if.else980.if.else1242_crit_edge ]
  %shr999 = lshr i32 %internal_reg_offset921.0, 2
  %263 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1004 = getelementptr i32, ptr %264, i32 1
  store ptr %incdec.ptr1004, ptr %dpg_sram_curr_addr, align 8
  %265 = ptrtoint ptr %264 to i32
  call void @__asan_store4_noabort(i32 %265)
  store i32 %shr999, ptr %264, align 4
  %266 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1009 = getelementptr i32, ptr %266, i32 1
  store ptr %incdec.ptr1009, ptr %dpg_sram_curr_addr, align 8
  %267 = ptrtoint ptr %266 to i32
  call void @__asan_store4_noabort(i32 %267)
  store i32 3175176, ptr %266, align 4
  %268 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %arrayidx287, align 8
  %arrayidx1252 = getelementptr i32, ptr %269, i32 1
  %270 = ptrtoint ptr %arrayidx1252 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %arrayidx1252, align 4
  %add1253 = shl i32 %271, 2
  %shl1254 = add i32 %add1253, 2268
  %and1255 = and i32 %shl1254, 1048572
  %272 = add nsw i32 %and1255, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %272)
  %273 = icmp ult i32 %272, 9728
  %274 = add nsw i32 %and1255, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %274)
  %275 = icmp ult i32 %274, 9728
  %276 = add nsw i32 %and1255, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %276)
  %277 = icmp ult i32 %276, 1536
  br i1 %273, label %if.else1242.if.else1564_crit_edge, label %if.else1296

if.else1242.if.else1564_crit_edge:                ; preds = %if.else1242
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1564

if.else1296:                                      ; preds = %if.else1242
  %278 = add nsw i32 %and1255, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %278)
  %279 = icmp ult i32 %278, 1536
  br i1 %279, label %if.then1298, label %if.else1302

if.then1298:                                      ; preds = %if.else1296
  call void @__sanitizer_cov_trace_pc() #9
  %add1301 = add nuw nsw i32 %and1255, 67584
  br label %if.else1564

if.else1302:                                      ; preds = %if.else1296
  br i1 %275, label %if.else1302.if.else1564_crit_edge, label %if.else1308

if.else1302.if.else1564_crit_edge:                ; preds = %if.else1302
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1564

if.else1308:                                      ; preds = %if.else1302
  call void @__sanitizer_cov_trace_pc() #9
  %add1313 = add nsw i32 %and1255, -98304
  %spec.select49 = select i1 %277, i32 %add1313, i32 %and1255
  br label %if.else1564

if.then1337:                                      ; preds = %if.end1236, %if.end1149
  %280 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load i32, ptr %virt, align 8
  %and1340 = and i32 %281, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1340)
  %tobool1341.not = icmp eq i32 %and1340, 0
  br i1 %tobool1341.not, label %if.then1337.cond.false1363_crit_edge, label %land.lhs.true1342

if.then1337.cond.false1363_crit_edge:             ; preds = %if.then1337
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1363

land.lhs.true1342:                                ; preds = %if.then1337
  %funcs1345 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %282 = ptrtoint ptr %funcs1345 to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %funcs1345, align 4
  %tobool1346.not = icmp eq ptr %283, null
  br i1 %tobool1346.not, label %land.lhs.true1342.cond.false1363_crit_edge, label %land.lhs.true1347

land.lhs.true1342.cond.false1363_crit_edge:       ; preds = %land.lhs.true1342
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1363

land.lhs.true1347:                                ; preds = %land.lhs.true1342
  %sriov_wreg1351 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %283, i32 0, i32 12
  %284 = ptrtoint ptr %sriov_wreg1351 to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %sriov_wreg1351, align 4
  %tobool1352.not = icmp eq ptr %285, null
  br i1 %tobool1352.not, label %land.lhs.true1347.cond.false1363_crit_edge, label %cond.true1353

land.lhs.true1347.cond.false1363_crit_edge:       ; preds = %land.lhs.true1347
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1363

cond.true1353:                                    ; preds = %land.lhs.true1347
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1359 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %286 = ptrtoint ptr %arrayidx1359 to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %arrayidx1359, align 8
  %arrayidx1361 = getelementptr i32, ptr %287, i32 1
  %288 = ptrtoint ptr %arrayidx1361 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %arrayidx1361, align 4
  %add1362 = add i32 %289, 18
  tail call void %285(ptr noundef %adev, i32 noundef %add1362, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1369

cond.false1363:                                   ; preds = %land.lhs.true1347.cond.false1363_crit_edge, %land.lhs.true1342.cond.false1363_crit_edge, %if.then1337.cond.false1363_crit_edge
  %arrayidx1365 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %290 = ptrtoint ptr %arrayidx1365 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %arrayidx1365, align 8
  %arrayidx1367 = getelementptr i32, ptr %291, i32 1
  %292 = ptrtoint ptr %arrayidx1367 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load i32, ptr %arrayidx1367, align 4
  %add1368 = add i32 %293, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1368, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end1369

cond.end1369:                                     ; preds = %cond.false1363, %cond.true1353
  %294 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load i32, ptr %virt, align 8
  %and1372 = and i32 %295, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1372)
  %tobool1373.not = icmp eq i32 %and1372, 0
  br i1 %tobool1373.not, label %cond.end1369.cond.false1476_crit_edge, label %land.lhs.true1374

cond.end1369.cond.false1476_crit_edge:            ; preds = %cond.end1369
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1476

land.lhs.true1374:                                ; preds = %cond.end1369
  %funcs1377 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %296 = ptrtoint ptr %funcs1377 to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %funcs1377, align 4
  %tobool1378.not = icmp eq ptr %297, null
  br i1 %tobool1378.not, label %land.lhs.true1374.cond.false1476_crit_edge, label %land.lhs.true1379

land.lhs.true1374.cond.false1476_crit_edge:       ; preds = %land.lhs.true1374
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1476

land.lhs.true1379:                                ; preds = %land.lhs.true1374
  %sriov_wreg1383 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %297, i32 0, i32 12
  %298 = ptrtoint ptr %sriov_wreg1383 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %sriov_wreg1383, align 4
  %tobool1384.not = icmp eq ptr %299, null
  br i1 %tobool1384.not, label %land.lhs.true1379.cond.false1476_crit_edge, label %cond.true1385

land.lhs.true1379.cond.false1476_crit_edge:       ; preds = %land.lhs.true1379
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1476

cond.true1385:                                    ; preds = %land.lhs.true1379
  %arrayidx1391 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %300 = ptrtoint ptr %arrayidx1391 to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load ptr, ptr %arrayidx1391, align 8
  %arrayidx1393 = getelementptr i32, ptr %301, i32 1
  %302 = ptrtoint ptr %arrayidx1393 to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %arrayidx1393, align 4
  %add1394 = add i32 %303, 17
  %add1405 = shl i32 %303, 2
  %shl1406 = add i32 %add1405, 2276
  %and1407 = and i32 %shl1406, 1048572
  %304 = add nsw i32 %and1407, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %304)
  %305 = icmp ult i32 %304, 9728
  %306 = add nsw i32 %and1407, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %306)
  %307 = icmp ult i32 %306, 9728
  %308 = add nsw i32 %and1407, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %308)
  %309 = icmp ult i32 %308, 1536
  br i1 %305, label %cond.true1385.if.end1471_crit_edge, label %if.else1448

cond.true1385.if.end1471_crit_edge:               ; preds = %cond.true1385
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1471

if.else1448:                                      ; preds = %cond.true1385
  %310 = add nsw i32 %and1407, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %310)
  %311 = icmp ult i32 %310, 1536
  br i1 %311, label %if.then1450, label %if.else1454

if.then1450:                                      ; preds = %if.else1448
  call void @__sanitizer_cov_trace_pc() #9
  %add1453 = add nuw nsw i32 %and1407, 67584
  br label %if.end1471

if.else1454:                                      ; preds = %if.else1448
  br i1 %307, label %if.else1454.if.end1471_crit_edge, label %if.else1460

if.else1454.if.end1471_crit_edge:                 ; preds = %if.else1454
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1471

if.else1460:                                      ; preds = %if.else1454
  call void @__sanitizer_cov_trace_pc() #9
  %add1465 = add nsw i32 %and1407, -98304
  %spec.select50 = select i1 %309, i32 %add1465, i32 %and1407
  br label %if.end1471

if.end1471:                                       ; preds = %if.else1460, %if.else1454.if.end1471_crit_edge, %if.then1450, %cond.true1385.if.end1471_crit_edge
  %internal_reg_offset1395.0 = phi i32 [ %add1453, %if.then1450 ], [ %spec.select50, %if.else1460 ], [ %304, %cond.true1385.if.end1471_crit_edge ], [ %306, %if.else1454.if.end1471_crit_edge ]
  %312 = shl i32 %internal_reg_offset1395.0, 14
  %shl1474 = and i32 %312, -65536
  %or1475 = or i32 %shl1474, 1
  tail call void %299(ptr noundef %adev, i32 noundef %add1394, i32 noundef %or1475, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1659

cond.false1476:                                   ; preds = %land.lhs.true1379.cond.false1476_crit_edge, %land.lhs.true1374.cond.false1476_crit_edge, %cond.end1369.cond.false1476_crit_edge
  %arrayidx1478 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %313 = ptrtoint ptr %arrayidx1478 to i32
  call void @__asan_load4_noabort(i32 %313)
  %314 = load ptr, ptr %arrayidx1478, align 8
  %arrayidx1480 = getelementptr i32, ptr %314, i32 1
  %315 = ptrtoint ptr %arrayidx1480 to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %arrayidx1480, align 4
  %add1481 = add i32 %316, 17
  %add1492 = shl i32 %316, 2
  %shl1493 = add i32 %add1492, 2276
  %and1494 = and i32 %shl1493, 1048572
  %317 = add nsw i32 %and1494, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %317)
  %318 = icmp ult i32 %317, 9728
  %319 = add nsw i32 %and1494, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %319)
  %320 = icmp ult i32 %319, 9728
  %321 = add nsw i32 %and1494, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %321)
  %322 = icmp ult i32 %321, 1536
  br i1 %318, label %cond.false1476.if.end1558_crit_edge, label %if.else1535

cond.false1476.if.end1558_crit_edge:              ; preds = %cond.false1476
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1558

if.else1535:                                      ; preds = %cond.false1476
  %323 = add nsw i32 %and1494, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %323)
  %324 = icmp ult i32 %323, 1536
  br i1 %324, label %if.then1537, label %if.else1541

if.then1537:                                      ; preds = %if.else1535
  call void @__sanitizer_cov_trace_pc() #9
  %add1540 = add nuw nsw i32 %and1494, 67584
  br label %if.end1558

if.else1541:                                      ; preds = %if.else1535
  br i1 %320, label %if.else1541.if.end1558_crit_edge, label %if.else1547

if.else1541.if.end1558_crit_edge:                 ; preds = %if.else1541
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1558

if.else1547:                                      ; preds = %if.else1541
  call void @__sanitizer_cov_trace_pc() #9
  %add1552 = add nsw i32 %and1494, -98304
  %spec.select51 = select i1 %322, i32 %add1552, i32 %and1494
  br label %if.end1558

if.end1558:                                       ; preds = %if.else1547, %if.else1541.if.end1558_crit_edge, %if.then1537, %cond.false1476.if.end1558_crit_edge
  %internal_reg_offset1482.0 = phi i32 [ %add1540, %if.then1537 ], [ %spec.select51, %if.else1547 ], [ %317, %cond.false1476.if.end1558_crit_edge ], [ %319, %if.else1541.if.end1558_crit_edge ]
  %325 = shl i32 %internal_reg_offset1482.0, 14
  %shl1561 = and i32 %325, -65536
  %or1562 = or i32 %shl1561, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1481, i32 noundef %or1562, i32 noundef 0) #7
  br label %if.then1659

if.else1564:                                      ; preds = %if.else1308, %if.else1302.if.else1564_crit_edge, %if.then1298, %if.else1242.if.else1564_crit_edge
  %internal_reg_offset1243.0 = phi i32 [ %add1301, %if.then1298 ], [ %spec.select49, %if.else1308 ], [ %272, %if.else1242.if.else1564_crit_edge ], [ %274, %if.else1302.if.else1564_crit_edge ]
  %shr1321 = lshr i32 %internal_reg_offset1243.0, 2
  %326 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1326 = getelementptr i32, ptr %327, i32 1
  store ptr %incdec.ptr1326, ptr %dpg_sram_curr_addr, align 8
  %328 = ptrtoint ptr %327 to i32
  call void @__asan_store4_noabort(i32 %328)
  store i32 %shr1321, ptr %327, align 4
  %329 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1331 = getelementptr i32, ptr %329, i32 1
  store ptr %incdec.ptr1331, ptr %dpg_sram_curr_addr, align 8
  %330 = ptrtoint ptr %329 to i32
  call void @__asan_store4_noabort(i32 %330)
  store i32 16, ptr %329, align 4
  %331 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load ptr, ptr %arrayidx287, align 8
  %arrayidx1574 = getelementptr i32, ptr %332, i32 1
  %333 = ptrtoint ptr %arrayidx1574 to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load i32, ptr %arrayidx1574, align 4
  %add1575 = shl i32 %334, 2
  %shl1576 = add i32 %add1575, 2276
  %and1577 = and i32 %shl1576, 1048572
  %335 = add nsw i32 %and1577, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %335)
  %336 = icmp ult i32 %335, 9728
  %337 = add nsw i32 %and1577, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %337)
  %338 = icmp ult i32 %337, 9728
  %339 = add nsw i32 %and1577, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %339)
  %340 = icmp ult i32 %339, 1536
  br i1 %336, label %if.else1564.if.else1886_crit_edge, label %if.else1618

if.else1564.if.else1886_crit_edge:                ; preds = %if.else1564
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1886

if.else1618:                                      ; preds = %if.else1564
  %341 = add nsw i32 %and1577, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %341)
  %342 = icmp ult i32 %341, 1536
  br i1 %342, label %if.then1620, label %if.else1624

if.then1620:                                      ; preds = %if.else1618
  call void @__sanitizer_cov_trace_pc() #9
  %add1623 = add nuw nsw i32 %and1577, 67584
  br label %if.else1886

if.else1624:                                      ; preds = %if.else1618
  br i1 %338, label %if.else1624.if.else1886_crit_edge, label %if.else1630

if.else1624.if.else1886_crit_edge:                ; preds = %if.else1624
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1886

if.else1630:                                      ; preds = %if.else1624
  call void @__sanitizer_cov_trace_pc() #9
  %add1635 = add nsw i32 %and1577, -98304
  %spec.select52 = select i1 %340, i32 %add1635, i32 %and1577
  br label %if.else1886

if.then1659:                                      ; preds = %if.end1558, %if.end1471
  %343 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %343)
  %344 = load i32, ptr %virt, align 8
  %and1662 = and i32 %344, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1662)
  %tobool1663.not = icmp eq i32 %and1662, 0
  br i1 %tobool1663.not, label %if.then1659.cond.false1685_crit_edge, label %land.lhs.true1664

if.then1659.cond.false1685_crit_edge:             ; preds = %if.then1659
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1685

land.lhs.true1664:                                ; preds = %if.then1659
  %funcs1667 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %345 = ptrtoint ptr %funcs1667 to i32
  call void @__asan_load4_noabort(i32 %345)
  %346 = load ptr, ptr %funcs1667, align 4
  %tobool1668.not = icmp eq ptr %346, null
  br i1 %tobool1668.not, label %land.lhs.true1664.cond.false1685_crit_edge, label %land.lhs.true1669

land.lhs.true1664.cond.false1685_crit_edge:       ; preds = %land.lhs.true1664
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1685

land.lhs.true1669:                                ; preds = %land.lhs.true1664
  %sriov_wreg1673 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %346, i32 0, i32 12
  %347 = ptrtoint ptr %sriov_wreg1673 to i32
  call void @__asan_load4_noabort(i32 %347)
  %348 = load ptr, ptr %sriov_wreg1673, align 4
  %tobool1674.not = icmp eq ptr %348, null
  br i1 %tobool1674.not, label %land.lhs.true1669.cond.false1685_crit_edge, label %cond.true1675

land.lhs.true1669.cond.false1685_crit_edge:       ; preds = %land.lhs.true1669
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1685

cond.true1675:                                    ; preds = %land.lhs.true1669
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1681 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %349 = ptrtoint ptr %arrayidx1681 to i32
  call void @__asan_load4_noabort(i32 %349)
  %350 = load ptr, ptr %arrayidx1681, align 8
  %arrayidx1683 = getelementptr i32, ptr %350, i32 1
  %351 = ptrtoint ptr %arrayidx1683 to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load i32, ptr %arrayidx1683, align 4
  %add1684 = add i32 %352, 18
  tail call void %348(ptr noundef %adev, i32 noundef %add1684, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1691

cond.false1685:                                   ; preds = %land.lhs.true1669.cond.false1685_crit_edge, %land.lhs.true1664.cond.false1685_crit_edge, %if.then1659.cond.false1685_crit_edge
  %arrayidx1687 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %353 = ptrtoint ptr %arrayidx1687 to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load ptr, ptr %arrayidx1687, align 8
  %arrayidx1689 = getelementptr i32, ptr %354, i32 1
  %355 = ptrtoint ptr %arrayidx1689 to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load i32, ptr %arrayidx1689, align 4
  %add1690 = add i32 %356, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1690, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end1691

cond.end1691:                                     ; preds = %cond.false1685, %cond.true1675
  %357 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load i32, ptr %virt, align 8
  %and1694 = and i32 %358, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1694)
  %tobool1695.not = icmp eq i32 %and1694, 0
  br i1 %tobool1695.not, label %cond.end1691.cond.false1798_crit_edge, label %land.lhs.true1696

cond.end1691.cond.false1798_crit_edge:            ; preds = %cond.end1691
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1798

land.lhs.true1696:                                ; preds = %cond.end1691
  %funcs1699 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %359 = ptrtoint ptr %funcs1699 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load ptr, ptr %funcs1699, align 4
  %tobool1700.not = icmp eq ptr %360, null
  br i1 %tobool1700.not, label %land.lhs.true1696.cond.false1798_crit_edge, label %land.lhs.true1701

land.lhs.true1696.cond.false1798_crit_edge:       ; preds = %land.lhs.true1696
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1798

land.lhs.true1701:                                ; preds = %land.lhs.true1696
  %sriov_wreg1705 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %360, i32 0, i32 12
  %361 = ptrtoint ptr %sriov_wreg1705 to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load ptr, ptr %sriov_wreg1705, align 4
  %tobool1706.not = icmp eq ptr %362, null
  br i1 %tobool1706.not, label %land.lhs.true1701.cond.false1798_crit_edge, label %cond.true1707

land.lhs.true1701.cond.false1798_crit_edge:       ; preds = %land.lhs.true1701
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1798

cond.true1707:                                    ; preds = %land.lhs.true1701
  %arrayidx1713 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %363 = ptrtoint ptr %arrayidx1713 to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load ptr, ptr %arrayidx1713, align 8
  %arrayidx1715 = getelementptr i32, ptr %364, i32 1
  %365 = ptrtoint ptr %arrayidx1715 to i32
  call void @__asan_load4_noabort(i32 %365)
  %366 = load i32, ptr %arrayidx1715, align 4
  %add1716 = add i32 %366, 17
  %add1727 = shl i32 %366, 2
  %shl1728 = add i32 %add1727, 2284
  %and1729 = and i32 %shl1728, 1048572
  %367 = add nsw i32 %and1729, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %367)
  %368 = icmp ult i32 %367, 9728
  %369 = add nsw i32 %and1729, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %369)
  %370 = icmp ult i32 %369, 9728
  %371 = add nsw i32 %and1729, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %371)
  %372 = icmp ult i32 %371, 1536
  br i1 %368, label %cond.true1707.if.end1793_crit_edge, label %if.else1770

cond.true1707.if.end1793_crit_edge:               ; preds = %cond.true1707
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1793

if.else1770:                                      ; preds = %cond.true1707
  %373 = add nsw i32 %and1729, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %373)
  %374 = icmp ult i32 %373, 1536
  br i1 %374, label %if.then1772, label %if.else1776

if.then1772:                                      ; preds = %if.else1770
  call void @__sanitizer_cov_trace_pc() #9
  %add1775 = add nuw nsw i32 %and1729, 67584
  br label %if.end1793

if.else1776:                                      ; preds = %if.else1770
  br i1 %370, label %if.else1776.if.end1793_crit_edge, label %if.else1782

if.else1776.if.end1793_crit_edge:                 ; preds = %if.else1776
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1793

if.else1782:                                      ; preds = %if.else1776
  call void @__sanitizer_cov_trace_pc() #9
  %add1787 = add nsw i32 %and1729, -98304
  %spec.select53 = select i1 %372, i32 %add1787, i32 %and1729
  br label %if.end1793

if.end1793:                                       ; preds = %if.else1782, %if.else1776.if.end1793_crit_edge, %if.then1772, %cond.true1707.if.end1793_crit_edge
  %internal_reg_offset1717.0 = phi i32 [ %add1775, %if.then1772 ], [ %spec.select53, %if.else1782 ], [ %367, %cond.true1707.if.end1793_crit_edge ], [ %369, %if.else1776.if.end1793_crit_edge ]
  %375 = shl i32 %internal_reg_offset1717.0, 14
  %shl1796 = and i32 %375, -65536
  %or1797 = or i32 %shl1796, 1
  tail call void %362(ptr noundef %adev, i32 noundef %add1716, i32 noundef %or1797, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1981

cond.false1798:                                   ; preds = %land.lhs.true1701.cond.false1798_crit_edge, %land.lhs.true1696.cond.false1798_crit_edge, %cond.end1691.cond.false1798_crit_edge
  %arrayidx1800 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %376 = ptrtoint ptr %arrayidx1800 to i32
  call void @__asan_load4_noabort(i32 %376)
  %377 = load ptr, ptr %arrayidx1800, align 8
  %arrayidx1802 = getelementptr i32, ptr %377, i32 1
  %378 = ptrtoint ptr %arrayidx1802 to i32
  call void @__asan_load4_noabort(i32 %378)
  %379 = load i32, ptr %arrayidx1802, align 4
  %add1803 = add i32 %379, 17
  %add1814 = shl i32 %379, 2
  %shl1815 = add i32 %add1814, 2284
  %and1816 = and i32 %shl1815, 1048572
  %380 = add nsw i32 %and1816, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %380)
  %381 = icmp ult i32 %380, 9728
  %382 = add nsw i32 %and1816, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %382)
  %383 = icmp ult i32 %382, 9728
  %384 = add nsw i32 %and1816, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %384)
  %385 = icmp ult i32 %384, 1536
  br i1 %381, label %cond.false1798.if.end1880_crit_edge, label %if.else1857

cond.false1798.if.end1880_crit_edge:              ; preds = %cond.false1798
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1880

if.else1857:                                      ; preds = %cond.false1798
  %386 = add nsw i32 %and1816, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %386)
  %387 = icmp ult i32 %386, 1536
  br i1 %387, label %if.then1859, label %if.else1863

if.then1859:                                      ; preds = %if.else1857
  call void @__sanitizer_cov_trace_pc() #9
  %add1862 = add nuw nsw i32 %and1816, 67584
  br label %if.end1880

if.else1863:                                      ; preds = %if.else1857
  br i1 %383, label %if.else1863.if.end1880_crit_edge, label %if.else1869

if.else1863.if.end1880_crit_edge:                 ; preds = %if.else1863
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1880

if.else1869:                                      ; preds = %if.else1863
  call void @__sanitizer_cov_trace_pc() #9
  %add1874 = add nsw i32 %and1816, -98304
  %spec.select54 = select i1 %385, i32 %add1874, i32 %and1816
  br label %if.end1880

if.end1880:                                       ; preds = %if.else1869, %if.else1863.if.end1880_crit_edge, %if.then1859, %cond.false1798.if.end1880_crit_edge
  %internal_reg_offset1804.0 = phi i32 [ %add1862, %if.then1859 ], [ %spec.select54, %if.else1869 ], [ %380, %cond.false1798.if.end1880_crit_edge ], [ %382, %if.else1863.if.end1880_crit_edge ]
  %388 = shl i32 %internal_reg_offset1804.0, 14
  %shl1883 = and i32 %388, -65536
  %or1884 = or i32 %shl1883, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1803, i32 noundef %or1884, i32 noundef 0) #7
  br label %if.then1981

if.else1886:                                      ; preds = %if.else1630, %if.else1624.if.else1886_crit_edge, %if.then1620, %if.else1564.if.else1886_crit_edge
  %internal_reg_offset1565.0 = phi i32 [ %add1623, %if.then1620 ], [ %spec.select52, %if.else1630 ], [ %335, %if.else1564.if.else1886_crit_edge ], [ %337, %if.else1624.if.else1886_crit_edge ]
  %shr1643 = lshr i32 %internal_reg_offset1565.0, 2
  %389 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1648 = getelementptr i32, ptr %390, i32 1
  store ptr %incdec.ptr1648, ptr %dpg_sram_curr_addr, align 8
  %391 = ptrtoint ptr %390 to i32
  call void @__asan_store4_noabort(i32 %391)
  store i32 %shr1643, ptr %390, align 4
  %392 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1653 = getelementptr i32, ptr %392, i32 1
  store ptr %incdec.ptr1653, ptr %dpg_sram_curr_addr, align 8
  %393 = ptrtoint ptr %392 to i32
  call void @__asan_store4_noabort(i32 %393)
  store i32 67903552, ptr %392, align 4
  %394 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %394)
  %395 = load ptr, ptr %arrayidx287, align 8
  %arrayidx1896 = getelementptr i32, ptr %395, i32 1
  %396 = ptrtoint ptr %arrayidx1896 to i32
  call void @__asan_load4_noabort(i32 %396)
  %397 = load i32, ptr %arrayidx1896, align 4
  %add1897 = shl i32 %397, 2
  %shl1898 = add i32 %add1897, 2284
  %and1899 = and i32 %shl1898, 1048572
  %398 = add nsw i32 %and1899, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %398)
  %399 = icmp ult i32 %398, 9728
  %400 = add nsw i32 %and1899, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %400)
  %401 = icmp ult i32 %400, 9728
  %402 = add nsw i32 %and1899, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %402)
  %403 = icmp ult i32 %402, 1536
  br i1 %399, label %if.else1886.if.else2208_crit_edge, label %if.else1940

if.else1886.if.else2208_crit_edge:                ; preds = %if.else1886
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2208

if.else1940:                                      ; preds = %if.else1886
  %404 = add nsw i32 %and1899, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %404)
  %405 = icmp ult i32 %404, 1536
  br i1 %405, label %if.then1942, label %if.else1946

if.then1942:                                      ; preds = %if.else1940
  call void @__sanitizer_cov_trace_pc() #9
  %add1945 = add nuw nsw i32 %and1899, 67584
  br label %if.else2208

if.else1946:                                      ; preds = %if.else1940
  br i1 %401, label %if.else1946.if.else2208_crit_edge, label %if.else1952

if.else1946.if.else2208_crit_edge:                ; preds = %if.else1946
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2208

if.else1952:                                      ; preds = %if.else1946
  call void @__sanitizer_cov_trace_pc() #9
  %add1957 = add nsw i32 %and1899, -98304
  %spec.select55 = select i1 %403, i32 %add1957, i32 %and1899
  br label %if.else2208

if.then1981:                                      ; preds = %if.end1880, %if.end1793
  %406 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load i32, ptr %virt, align 8
  %and1984 = and i32 %407, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1984)
  %tobool1985.not = icmp eq i32 %and1984, 0
  br i1 %tobool1985.not, label %if.then1981.cond.false2007_crit_edge, label %land.lhs.true1986

if.then1981.cond.false2007_crit_edge:             ; preds = %if.then1981
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2007

land.lhs.true1986:                                ; preds = %if.then1981
  %funcs1989 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %408 = ptrtoint ptr %funcs1989 to i32
  call void @__asan_load4_noabort(i32 %408)
  %409 = load ptr, ptr %funcs1989, align 4
  %tobool1990.not = icmp eq ptr %409, null
  br i1 %tobool1990.not, label %land.lhs.true1986.cond.false2007_crit_edge, label %land.lhs.true1991

land.lhs.true1986.cond.false2007_crit_edge:       ; preds = %land.lhs.true1986
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2007

land.lhs.true1991:                                ; preds = %land.lhs.true1986
  %sriov_wreg1995 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %409, i32 0, i32 12
  %410 = ptrtoint ptr %sriov_wreg1995 to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load ptr, ptr %sriov_wreg1995, align 4
  %tobool1996.not = icmp eq ptr %411, null
  br i1 %tobool1996.not, label %land.lhs.true1991.cond.false2007_crit_edge, label %cond.true1997

land.lhs.true1991.cond.false2007_crit_edge:       ; preds = %land.lhs.true1991
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2007

cond.true1997:                                    ; preds = %land.lhs.true1991
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2003 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %412 = ptrtoint ptr %arrayidx2003 to i32
  call void @__asan_load4_noabort(i32 %412)
  %413 = load ptr, ptr %arrayidx2003, align 8
  %arrayidx2005 = getelementptr i32, ptr %413, i32 1
  %414 = ptrtoint ptr %arrayidx2005 to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load i32, ptr %arrayidx2005, align 4
  %add2006 = add i32 %415, 18
  tail call void %411(ptr noundef %adev, i32 noundef %add2006, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2013

cond.false2007:                                   ; preds = %land.lhs.true1991.cond.false2007_crit_edge, %land.lhs.true1986.cond.false2007_crit_edge, %if.then1981.cond.false2007_crit_edge
  %arrayidx2009 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %416 = ptrtoint ptr %arrayidx2009 to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load ptr, ptr %arrayidx2009, align 8
  %arrayidx2011 = getelementptr i32, ptr %417, i32 1
  %418 = ptrtoint ptr %arrayidx2011 to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load i32, ptr %arrayidx2011, align 4
  %add2012 = add i32 %419, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2012, i32 noundef 136, i32 noundef 0) #7
  br label %cond.end2013

cond.end2013:                                     ; preds = %cond.false2007, %cond.true1997
  %420 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load i32, ptr %virt, align 8
  %and2016 = and i32 %421, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2016)
  %tobool2017.not = icmp eq i32 %and2016, 0
  br i1 %tobool2017.not, label %cond.end2013.cond.false2120_crit_edge, label %land.lhs.true2018

cond.end2013.cond.false2120_crit_edge:            ; preds = %cond.end2013
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2120

land.lhs.true2018:                                ; preds = %cond.end2013
  %funcs2021 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %422 = ptrtoint ptr %funcs2021 to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load ptr, ptr %funcs2021, align 4
  %tobool2022.not = icmp eq ptr %423, null
  br i1 %tobool2022.not, label %land.lhs.true2018.cond.false2120_crit_edge, label %land.lhs.true2023

land.lhs.true2018.cond.false2120_crit_edge:       ; preds = %land.lhs.true2018
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2120

land.lhs.true2023:                                ; preds = %land.lhs.true2018
  %sriov_wreg2027 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %423, i32 0, i32 12
  %424 = ptrtoint ptr %sriov_wreg2027 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %sriov_wreg2027, align 4
  %tobool2028.not = icmp eq ptr %425, null
  br i1 %tobool2028.not, label %land.lhs.true2023.cond.false2120_crit_edge, label %cond.true2029

land.lhs.true2023.cond.false2120_crit_edge:       ; preds = %land.lhs.true2023
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2120

cond.true2029:                                    ; preds = %land.lhs.true2023
  %arrayidx2035 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %426 = ptrtoint ptr %arrayidx2035 to i32
  call void @__asan_load4_noabort(i32 %426)
  %427 = load ptr, ptr %arrayidx2035, align 8
  %arrayidx2037 = getelementptr i32, ptr %427, i32 1
  %428 = ptrtoint ptr %arrayidx2037 to i32
  call void @__asan_load4_noabort(i32 %428)
  %429 = load i32, ptr %arrayidx2037, align 4
  %add2038 = add i32 %429, 17
  %add2049 = shl i32 %429, 2
  %shl2050 = add i32 %add2049, 2292
  %and2051 = and i32 %shl2050, 1048572
  %430 = add nsw i32 %and2051, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %430)
  %431 = icmp ult i32 %430, 9728
  %432 = add nsw i32 %and2051, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %432)
  %433 = icmp ult i32 %432, 9728
  %434 = add nsw i32 %and2051, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %434)
  %435 = icmp ult i32 %434, 1536
  br i1 %431, label %cond.true2029.if.end2115_crit_edge, label %if.else2092

cond.true2029.if.end2115_crit_edge:               ; preds = %cond.true2029
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2115

if.else2092:                                      ; preds = %cond.true2029
  %436 = add nsw i32 %and2051, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %436)
  %437 = icmp ult i32 %436, 1536
  br i1 %437, label %if.then2094, label %if.else2098

if.then2094:                                      ; preds = %if.else2092
  call void @__sanitizer_cov_trace_pc() #9
  %add2097 = add nuw nsw i32 %and2051, 67584
  br label %if.end2115

if.else2098:                                      ; preds = %if.else2092
  br i1 %433, label %if.else2098.if.end2115_crit_edge, label %if.else2104

if.else2098.if.end2115_crit_edge:                 ; preds = %if.else2098
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2115

if.else2104:                                      ; preds = %if.else2098
  call void @__sanitizer_cov_trace_pc() #9
  %add2109 = add nsw i32 %and2051, -98304
  %spec.select56 = select i1 %435, i32 %add2109, i32 %and2051
  br label %if.end2115

if.end2115:                                       ; preds = %if.else2104, %if.else2098.if.end2115_crit_edge, %if.then2094, %cond.true2029.if.end2115_crit_edge
  %internal_reg_offset2039.0 = phi i32 [ %add2097, %if.then2094 ], [ %spec.select56, %if.else2104 ], [ %430, %cond.true2029.if.end2115_crit_edge ], [ %432, %if.else2098.if.end2115_crit_edge ]
  %438 = shl i32 %internal_reg_offset2039.0, 14
  %shl2118 = and i32 %438, -65536
  %or2119 = or i32 %shl2118, 1
  tail call void %425(ptr noundef %adev, i32 noundef %add2038, i32 noundef %or2119, i32 noundef 0, i32 noundef 16) #7
  br label %do.end2300

cond.false2120:                                   ; preds = %land.lhs.true2023.cond.false2120_crit_edge, %land.lhs.true2018.cond.false2120_crit_edge, %cond.end2013.cond.false2120_crit_edge
  %arrayidx2122 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %439 = ptrtoint ptr %arrayidx2122 to i32
  call void @__asan_load4_noabort(i32 %439)
  %440 = load ptr, ptr %arrayidx2122, align 8
  %arrayidx2124 = getelementptr i32, ptr %440, i32 1
  %441 = ptrtoint ptr %arrayidx2124 to i32
  call void @__asan_load4_noabort(i32 %441)
  %442 = load i32, ptr %arrayidx2124, align 4
  %add2125 = add i32 %442, 17
  %add2136 = shl i32 %442, 2
  %shl2137 = add i32 %add2136, 2292
  %and2138 = and i32 %shl2137, 1048572
  %443 = add nsw i32 %and2138, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %443)
  %444 = icmp ult i32 %443, 9728
  %445 = add nsw i32 %and2138, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %445)
  %446 = icmp ult i32 %445, 9728
  %447 = add nsw i32 %and2138, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %447)
  %448 = icmp ult i32 %447, 1536
  br i1 %444, label %cond.false2120.if.end2202_crit_edge, label %if.else2179

cond.false2120.if.end2202_crit_edge:              ; preds = %cond.false2120
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2202

if.else2179:                                      ; preds = %cond.false2120
  %449 = add nsw i32 %and2138, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %449)
  %450 = icmp ult i32 %449, 1536
  br i1 %450, label %if.then2181, label %if.else2185

if.then2181:                                      ; preds = %if.else2179
  call void @__sanitizer_cov_trace_pc() #9
  %add2184 = add nuw nsw i32 %and2138, 67584
  br label %if.end2202

if.else2185:                                      ; preds = %if.else2179
  br i1 %446, label %if.else2185.if.end2202_crit_edge, label %if.else2191

if.else2185.if.end2202_crit_edge:                 ; preds = %if.else2185
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2202

if.else2191:                                      ; preds = %if.else2185
  call void @__sanitizer_cov_trace_pc() #9
  %add2196 = add nsw i32 %and2138, -98304
  %spec.select57 = select i1 %448, i32 %add2196, i32 %and2138
  br label %if.end2202

if.end2202:                                       ; preds = %if.else2191, %if.else2185.if.end2202_crit_edge, %if.then2181, %cond.false2120.if.end2202_crit_edge
  %internal_reg_offset2126.0 = phi i32 [ %add2184, %if.then2181 ], [ %spec.select57, %if.else2191 ], [ %443, %cond.false2120.if.end2202_crit_edge ], [ %445, %if.else2185.if.end2202_crit_edge ]
  %451 = shl i32 %internal_reg_offset2126.0, 14
  %shl2205 = and i32 %451, -65536
  %or2206 = or i32 %shl2205, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2125, i32 noundef %or2206, i32 noundef 0) #7
  br label %do.end2300

if.else2208:                                      ; preds = %if.else1952, %if.else1946.if.else2208_crit_edge, %if.then1942, %if.else1886.if.else2208_crit_edge
  %internal_reg_offset1887.0 = phi i32 [ %add1945, %if.then1942 ], [ %spec.select55, %if.else1952 ], [ %398, %if.else1886.if.else2208_crit_edge ], [ %400, %if.else1946.if.else2208_crit_edge ]
  %shr1965 = lshr i32 %internal_reg_offset1887.0, 2
  %452 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %452)
  %453 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1970 = getelementptr i32, ptr %453, i32 1
  store ptr %incdec.ptr1970, ptr %dpg_sram_curr_addr, align 8
  %454 = ptrtoint ptr %453 to i32
  call void @__asan_store4_noabort(i32 %454)
  store i32 %shr1965, ptr %453, align 4
  %455 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1975 = getelementptr i32, ptr %455, i32 1
  store ptr %incdec.ptr1975, ptr %dpg_sram_curr_addr, align 8
  %456 = ptrtoint ptr %455 to i32
  call void @__asan_store4_noabort(i32 %456)
  store i32 67903552, ptr %455, align 4
  %457 = ptrtoint ptr %arrayidx287 to i32
  call void @__asan_load4_noabort(i32 %457)
  %458 = load ptr, ptr %arrayidx287, align 8
  %arrayidx2218 = getelementptr i32, ptr %458, i32 1
  %459 = ptrtoint ptr %arrayidx2218 to i32
  call void @__asan_load4_noabort(i32 %459)
  %460 = load i32, ptr %arrayidx2218, align 4
  %add2219 = shl i32 %460, 2
  %shl2220 = add i32 %add2219, 2292
  %and2221 = and i32 %shl2220, 1048572
  %461 = add nsw i32 %and2221, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %461)
  %462 = icmp ult i32 %461, 9728
  %463 = add nsw i32 %and2221, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %463)
  %464 = icmp ult i32 %463, 9728
  %465 = add nsw i32 %and2221, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %465)
  %466 = icmp ult i32 %465, 1536
  br i1 %462, label %if.else2208.if.end2285_crit_edge, label %if.else2262

if.else2208.if.end2285_crit_edge:                 ; preds = %if.else2208
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2285

if.else2262:                                      ; preds = %if.else2208
  %467 = add nsw i32 %and2221, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %467)
  %468 = icmp ult i32 %467, 1536
  br i1 %468, label %if.then2264, label %if.else2268

if.then2264:                                      ; preds = %if.else2262
  call void @__sanitizer_cov_trace_pc() #9
  %add2267 = add nuw nsw i32 %and2221, 67584
  br label %if.end2285

if.else2268:                                      ; preds = %if.else2262
  br i1 %464, label %if.else2268.if.end2285_crit_edge, label %if.else2274

if.else2268.if.end2285_crit_edge:                 ; preds = %if.else2268
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2285

if.else2274:                                      ; preds = %if.else2268
  call void @__sanitizer_cov_trace_pc() #9
  %add2279 = add nsw i32 %and2221, -98304
  %spec.select58 = select i1 %466, i32 %add2279, i32 %and2221
  br label %if.end2285

if.end2285:                                       ; preds = %if.else2274, %if.else2268.if.end2285_crit_edge, %if.then2264, %if.else2208.if.end2285_crit_edge
  %internal_reg_offset2209.0 = phi i32 [ %add2267, %if.then2264 ], [ %spec.select58, %if.else2274 ], [ %461, %if.else2208.if.end2285_crit_edge ], [ %463, %if.else2268.if.end2285_crit_edge ]
  %shr2287 = lshr i32 %internal_reg_offset2209.0, 2
  %469 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %469)
  %470 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr2292 = getelementptr i32, ptr %470, i32 1
  store ptr %incdec.ptr2292, ptr %dpg_sram_curr_addr, align 8
  %471 = ptrtoint ptr %470 to i32
  call void @__asan_store4_noabort(i32 %471)
  store i32 %shr2287, ptr %470, align 4
  %472 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr2297 = getelementptr i32, ptr %472, i32 1
  store ptr %incdec.ptr2297, ptr %dpg_sram_curr_addr, align 8
  %473 = ptrtoint ptr %472 to i32
  call void @__asan_store4_noabort(i32 %473)
  store i32 136, ptr %472, align 4
  br label %do.end2300

do.end2300:                                       ; preds = %if.end2285, %if.end2202, %if.end2115
  %fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 2
  %474 = ptrtoint ptr %fw.i to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load ptr, ptr %fw.i, align 8
  %476 = ptrtoint ptr %475 to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load i32, ptr %475, align 4
  %add2.i = add i32 %477, 4099
  %and.i = and i32 %add2.i, -4096
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 1
  %478 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %478)
  %479 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %479)
  %cmp.i = icmp eq i32 %479, 2
  br i1 %cmp.i, label %if.then.i, label %do.body1783.i

if.then.i:                                        ; preds = %do.end2300
  br i1 %indirect, label %if.else1100.i, label %if.then5.i

if.then5.i:                                       ; preds = %if.then.i
  %480 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %480)
  %481 = load i32, ptr %virt, align 8
  %and6.i = and i32 %481, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6.i)
  %tobool7.not.i = icmp eq i32 %and6.i, 0
  br i1 %tobool7.not.i, label %if.then5.i.cond.false.i_crit_edge, label %land.lhs.true.i

if.then5.i.cond.false.i_crit_edge:                ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.then5.i
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %482 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load ptr, ptr %funcs.i, align 4
  %tobool8.not.i = icmp eq ptr %483, null
  br i1 %tobool8.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true9.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true9.i:                                 ; preds = %land.lhs.true.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %483, i32 0, i32 12
  %484 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool13.not.i = icmp eq ptr %485, null
  br i1 %tobool13.not.i, label %land.lhs.true9.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true9.i.cond.false.i_crit_edge:          ; preds = %land.lhs.true9.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true9.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %486 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load ptr, ptr %arrayidx.i, align 8
  %arrayidx19.i = getelementptr i32, ptr %487, i32 1
  %488 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %arrayidx19.i, align 4
  %add20.i = add i32 %489, 18
  %tmr_mc_addr_lo.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 5
  %490 = ptrtoint ptr %tmr_mc_addr_lo.i to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load i32, ptr %tmr_mc_addr_lo.i, align 8
  tail call void %485(ptr noundef %adev, i32 noundef %add20.i, i32 noundef %491, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true9.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.then5.i.cond.false.i_crit_edge
  %arrayidx24.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %492 = ptrtoint ptr %arrayidx24.i to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load ptr, ptr %arrayidx24.i, align 8
  %arrayidx26.i = getelementptr i32, ptr %493, i32 1
  %494 = ptrtoint ptr %arrayidx26.i to i32
  call void @__asan_load4_noabort(i32 %494)
  %495 = load i32, ptr %arrayidx26.i, align 4
  %add27.i = add i32 %495, 18
  %tmr_mc_addr_lo31.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 5
  %496 = ptrtoint ptr %tmr_mc_addr_lo31.i to i32
  call void @__asan_load4_noabort(i32 %496)
  %497 = load i32, ptr %tmr_mc_addr_lo31.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add27.i, i32 noundef %497, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %498 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %498)
  %499 = load i32, ptr %virt, align 8
  %and34.i = and i32 %499, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and34.i)
  %tobool35.not.i = icmp eq i32 %and34.i, 0
  br i1 %tobool35.not.i, label %cond.end.i.cond.false115.i_crit_edge, label %land.lhs.true36.i

cond.end.i.cond.false115.i_crit_edge:             ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false115.i

land.lhs.true36.i:                                ; preds = %cond.end.i
  %funcs39.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %500 = ptrtoint ptr %funcs39.i to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %funcs39.i, align 4
  %tobool40.not.i = icmp eq ptr %501, null
  br i1 %tobool40.not.i, label %land.lhs.true36.i.cond.false115.i_crit_edge, label %land.lhs.true41.i

land.lhs.true36.i.cond.false115.i_crit_edge:      ; preds = %land.lhs.true36.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false115.i

land.lhs.true41.i:                                ; preds = %land.lhs.true36.i
  %sriov_wreg45.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %501, i32 0, i32 12
  %502 = ptrtoint ptr %sriov_wreg45.i to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load ptr, ptr %sriov_wreg45.i, align 4
  %tobool46.not.i = icmp eq ptr %503, null
  br i1 %tobool46.not.i, label %land.lhs.true41.i.cond.false115.i_crit_edge, label %cond.true47.i

land.lhs.true41.i.cond.false115.i_crit_edge:      ; preds = %land.lhs.true41.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false115.i

cond.true47.i:                                    ; preds = %land.lhs.true41.i
  %arrayidx53.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %504 = ptrtoint ptr %arrayidx53.i to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load ptr, ptr %arrayidx53.i, align 8
  %arrayidx55.i = getelementptr i32, ptr %505, i32 1
  %506 = ptrtoint ptr %arrayidx55.i to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load i32, ptr %arrayidx55.i, align 4
  %add56.i = add i32 %507, 17
  %add61.i = shl i32 %507, 2
  %shl.i = add i32 %add61.i, 6268
  %and62.i = and i32 %shl.i, 1048572
  %508 = add nsw i32 %and62.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %508)
  %509 = icmp ult i32 %508, 9728
  %510 = add nsw i32 %and62.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %510)
  %511 = icmp ult i32 %510, 9728
  %512 = add nsw i32 %and62.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %512)
  %513 = icmp ult i32 %512, 1536
  br i1 %509, label %cond.true47.i.if.end113.i_crit_edge, label %if.else.i

cond.true47.i.if.end113.i_crit_edge:              ; preds = %cond.true47.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end113.i

if.else.i:                                        ; preds = %cond.true47.i
  %514 = add nsw i32 %and62.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %514)
  %515 = icmp ult i32 %514, 1536
  br i1 %515, label %if.then93.i, label %if.else97.i

if.then93.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #9
  %add96.i = add nuw nsw i32 %and62.i, 67584
  br label %if.end113.i

if.else97.i:                                      ; preds = %if.else.i
  br i1 %511, label %if.else97.i.if.end113.i_crit_edge, label %if.else103.i

if.else97.i.if.end113.i_crit_edge:                ; preds = %if.else97.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end113.i

if.else103.i:                                     ; preds = %if.else97.i
  call void @__sanitizer_cov_trace_pc() #9
  %add108.i = add nsw i32 %and62.i, -98304
  %spec.select10602.i = select i1 %513, i32 %add108.i, i32 %and62.i
  br label %if.end113.i

if.end113.i:                                      ; preds = %if.else103.i, %if.else97.i.if.end113.i_crit_edge, %if.then93.i, %cond.true47.i.if.end113.i_crit_edge
  %internal_reg_offset.0.i = phi i32 [ %add96.i, %if.then93.i ], [ %spec.select10602.i, %if.else103.i ], [ %508, %cond.true47.i.if.end113.i_crit_edge ], [ %510, %if.else97.i.if.end113.i_crit_edge ]
  %516 = shl i32 %internal_reg_offset.0.i, 14
  %shl114.i = and i32 %516, -65536
  %or.i = or i32 %shl114.i, 1
  tail call void %503(ptr noundef %adev, i32 noundef %add56.i, i32 noundef %or.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then281.i

cond.false115.i:                                  ; preds = %land.lhs.true41.i.cond.false115.i_crit_edge, %land.lhs.true36.i.cond.false115.i_crit_edge, %cond.end.i.cond.false115.i_crit_edge
  %arrayidx117.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %517 = ptrtoint ptr %arrayidx117.i to i32
  call void @__asan_load4_noabort(i32 %517)
  %518 = load ptr, ptr %arrayidx117.i, align 8
  %arrayidx119.i = getelementptr i32, ptr %518, i32 1
  %519 = ptrtoint ptr %arrayidx119.i to i32
  call void @__asan_load4_noabort(i32 %519)
  %520 = load i32, ptr %arrayidx119.i, align 4
  %add120.i = add i32 %520, 17
  %add131.i = shl i32 %520, 2
  %shl132.i = add i32 %add131.i, 6268
  %and133.i = and i32 %shl132.i, 1048572
  %521 = add nsw i32 %and133.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %521)
  %522 = icmp ult i32 %521, 9728
  %523 = add nsw i32 %and133.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %523)
  %524 = icmp ult i32 %523, 9728
  %525 = add nsw i32 %and133.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %525)
  %526 = icmp ult i32 %525, 1536
  br i1 %522, label %cond.false115.i.if.end189.i_crit_edge, label %if.else166.i

cond.false115.i.if.end189.i_crit_edge:            ; preds = %cond.false115.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end189.i

if.else166.i:                                     ; preds = %cond.false115.i
  %527 = add nsw i32 %and133.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %527)
  %528 = icmp ult i32 %527, 1536
  br i1 %528, label %if.then168.i, label %if.else172.i

if.then168.i:                                     ; preds = %if.else166.i
  call void @__sanitizer_cov_trace_pc() #9
  %add171.i = add nuw nsw i32 %and133.i, 67584
  br label %if.end189.i

if.else172.i:                                     ; preds = %if.else166.i
  br i1 %524, label %if.else172.i.if.end189.i_crit_edge, label %if.else178.i

if.else172.i.if.end189.i_crit_edge:               ; preds = %if.else172.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end189.i

if.else178.i:                                     ; preds = %if.else172.i
  call void @__sanitizer_cov_trace_pc() #9
  %add183.i = add nsw i32 %and133.i, -98304
  %spec.select10603.i = select i1 %526, i32 %add183.i, i32 %and133.i
  br label %if.end189.i

if.end189.i:                                      ; preds = %if.else178.i, %if.else172.i.if.end189.i_crit_edge, %if.then168.i, %cond.false115.i.if.end189.i_crit_edge
  %internal_reg_offset121.0.i = phi i32 [ %add171.i, %if.then168.i ], [ %spec.select10603.i, %if.else178.i ], [ %521, %cond.false115.i.if.end189.i_crit_edge ], [ %523, %if.else172.i.if.end189.i_crit_edge ]
  %529 = shl i32 %internal_reg_offset121.0.i, 14
  %shl192.i = and i32 %529, -65536
  %or193.i = or i32 %shl192.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add120.i, i32 noundef %or193.i, i32 noundef 0) #7
  br label %if.then281.i

if.then281.i:                                     ; preds = %if.end189.i, %if.end113.i
  %530 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load i32, ptr %virt, align 8
  %and284.i = and i32 %531, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and284.i)
  %tobool285.not.i = icmp eq i32 %and284.i, 0
  br i1 %tobool285.not.i, label %if.then281.i.cond.false310.i_crit_edge, label %land.lhs.true286.i

if.then281.i.cond.false310.i_crit_edge:           ; preds = %if.then281.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false310.i

land.lhs.true286.i:                               ; preds = %if.then281.i
  %funcs289.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %532 = ptrtoint ptr %funcs289.i to i32
  call void @__asan_load4_noabort(i32 %532)
  %533 = load ptr, ptr %funcs289.i, align 4
  %tobool290.not.i = icmp eq ptr %533, null
  br i1 %tobool290.not.i, label %land.lhs.true286.i.cond.false310.i_crit_edge, label %land.lhs.true291.i

land.lhs.true286.i.cond.false310.i_crit_edge:     ; preds = %land.lhs.true286.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false310.i

land.lhs.true291.i:                               ; preds = %land.lhs.true286.i
  %sriov_wreg295.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %533, i32 0, i32 12
  %534 = ptrtoint ptr %sriov_wreg295.i to i32
  call void @__asan_load4_noabort(i32 %534)
  %535 = load ptr, ptr %sriov_wreg295.i, align 4
  %tobool296.not.i = icmp eq ptr %535, null
  br i1 %tobool296.not.i, label %land.lhs.true291.i.cond.false310.i_crit_edge, label %cond.true297.i

land.lhs.true291.i.cond.false310.i_crit_edge:     ; preds = %land.lhs.true291.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false310.i

cond.true297.i:                                   ; preds = %land.lhs.true291.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx303.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %536 = ptrtoint ptr %arrayidx303.i to i32
  call void @__asan_load4_noabort(i32 %536)
  %537 = load ptr, ptr %arrayidx303.i, align 8
  %arrayidx305.i = getelementptr i32, ptr %537, i32 1
  %538 = ptrtoint ptr %arrayidx305.i to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load i32, ptr %arrayidx305.i, align 4
  %add306.i = add i32 %539, 18
  %tmr_mc_addr_hi.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 6
  %540 = ptrtoint ptr %tmr_mc_addr_hi.i to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load i32, ptr %tmr_mc_addr_hi.i, align 4
  tail call void %535(ptr noundef %adev, i32 noundef %add306.i, i32 noundef %541, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end320.i

cond.false310.i:                                  ; preds = %land.lhs.true291.i.cond.false310.i_crit_edge, %land.lhs.true286.i.cond.false310.i_crit_edge, %if.then281.i.cond.false310.i_crit_edge
  %arrayidx312.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %542 = ptrtoint ptr %arrayidx312.i to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load ptr, ptr %arrayidx312.i, align 8
  %arrayidx314.i = getelementptr i32, ptr %543, i32 1
  %544 = ptrtoint ptr %arrayidx314.i to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %arrayidx314.i, align 4
  %add315.i = add i32 %545, 18
  %tmr_mc_addr_hi319.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 0, i32 28, i32 6
  %546 = ptrtoint ptr %tmr_mc_addr_hi319.i to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load i32, ptr %tmr_mc_addr_hi319.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add315.i, i32 noundef %547, i32 noundef 0) #7
  br label %cond.end320.i

cond.end320.i:                                    ; preds = %cond.false310.i, %cond.true297.i
  %548 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load i32, ptr %virt, align 8
  %and323.i = and i32 %549, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and323.i)
  %tobool324.not.i = icmp eq i32 %and323.i, 0
  br i1 %tobool324.not.i, label %cond.end320.i.cond.false419.i_crit_edge, label %land.lhs.true325.i

cond.end320.i.cond.false419.i_crit_edge:          ; preds = %cond.end320.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false419.i

land.lhs.true325.i:                               ; preds = %cond.end320.i
  %funcs328.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %550 = ptrtoint ptr %funcs328.i to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load ptr, ptr %funcs328.i, align 4
  %tobool329.not.i = icmp eq ptr %551, null
  br i1 %tobool329.not.i, label %land.lhs.true325.i.cond.false419.i_crit_edge, label %land.lhs.true330.i

land.lhs.true325.i.cond.false419.i_crit_edge:     ; preds = %land.lhs.true325.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false419.i

land.lhs.true330.i:                               ; preds = %land.lhs.true325.i
  %sriov_wreg334.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %551, i32 0, i32 12
  %552 = ptrtoint ptr %sriov_wreg334.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load ptr, ptr %sriov_wreg334.i, align 4
  %tobool335.not.i = icmp eq ptr %553, null
  br i1 %tobool335.not.i, label %land.lhs.true330.i.cond.false419.i_crit_edge, label %cond.true336.i

land.lhs.true330.i.cond.false419.i_crit_edge:     ; preds = %land.lhs.true330.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false419.i

cond.true336.i:                                   ; preds = %land.lhs.true330.i
  %arrayidx342.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %554 = ptrtoint ptr %arrayidx342.i to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load ptr, ptr %arrayidx342.i, align 8
  %arrayidx344.i = getelementptr i32, ptr %555, i32 1
  %556 = ptrtoint ptr %arrayidx344.i to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load i32, ptr %arrayidx344.i, align 4
  %add345.i = add i32 %557, 17
  %add356.i = shl i32 %557, 2
  %shl357.i = add i32 %add356.i, 6264
  %and358.i = and i32 %shl357.i, 1048572
  %558 = add nsw i32 %and358.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %558)
  %559 = icmp ult i32 %558, 9728
  %560 = add nsw i32 %and358.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %560)
  %561 = icmp ult i32 %560, 9728
  %562 = add nsw i32 %and358.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %562)
  %563 = icmp ult i32 %562, 1536
  br i1 %559, label %cond.true336.i.if.end414.i_crit_edge, label %if.else391.i

cond.true336.i.if.end414.i_crit_edge:             ; preds = %cond.true336.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end414.i

if.else391.i:                                     ; preds = %cond.true336.i
  %564 = add nsw i32 %and358.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %564)
  %565 = icmp ult i32 %564, 1536
  br i1 %565, label %if.then393.i, label %if.else397.i

if.then393.i:                                     ; preds = %if.else391.i
  call void @__sanitizer_cov_trace_pc() #9
  %add396.i = add nuw nsw i32 %and358.i, 67584
  br label %if.end414.i

if.else397.i:                                     ; preds = %if.else391.i
  br i1 %561, label %if.else397.i.if.end414.i_crit_edge, label %if.else403.i

if.else397.i.if.end414.i_crit_edge:               ; preds = %if.else397.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end414.i

if.else403.i:                                     ; preds = %if.else397.i
  call void @__sanitizer_cov_trace_pc() #9
  %add408.i = add nsw i32 %and358.i, -98304
  %spec.select10604.i = select i1 %563, i32 %add408.i, i32 %and358.i
  br label %if.end414.i

if.end414.i:                                      ; preds = %if.else403.i, %if.else397.i.if.end414.i_crit_edge, %if.then393.i, %cond.true336.i.if.end414.i_crit_edge
  %internal_reg_offset346.0.i = phi i32 [ %add396.i, %if.then393.i ], [ %spec.select10604.i, %if.else403.i ], [ %558, %cond.true336.i.if.end414.i_crit_edge ], [ %560, %if.else397.i.if.end414.i_crit_edge ]
  %566 = shl i32 %internal_reg_offset346.0.i, 14
  %shl417.i = and i32 %566, -65536
  %or418.i = or i32 %shl417.i, 1
  tail call void %553(ptr noundef %adev, i32 noundef %add345.i, i32 noundef %or418.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then590.i

cond.false419.i:                                  ; preds = %land.lhs.true330.i.cond.false419.i_crit_edge, %land.lhs.true325.i.cond.false419.i_crit_edge, %cond.end320.i.cond.false419.i_crit_edge
  %arrayidx421.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %567 = ptrtoint ptr %arrayidx421.i to i32
  call void @__asan_load4_noabort(i32 %567)
  %568 = load ptr, ptr %arrayidx421.i, align 8
  %arrayidx423.i = getelementptr i32, ptr %568, i32 1
  %569 = ptrtoint ptr %arrayidx423.i to i32
  call void @__asan_load4_noabort(i32 %569)
  %570 = load i32, ptr %arrayidx423.i, align 4
  %add424.i = add i32 %570, 17
  %add435.i = shl i32 %570, 2
  %shl436.i = add i32 %add435.i, 6264
  %and437.i = and i32 %shl436.i, 1048572
  %571 = add nsw i32 %and437.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %571)
  %572 = icmp ult i32 %571, 9728
  %573 = add nsw i32 %and437.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %573)
  %574 = icmp ult i32 %573, 9728
  %575 = add nsw i32 %and437.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %575)
  %576 = icmp ult i32 %575, 1536
  br i1 %572, label %cond.false419.i.if.end493.i_crit_edge, label %if.else470.i

cond.false419.i.if.end493.i_crit_edge:            ; preds = %cond.false419.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end493.i

if.else470.i:                                     ; preds = %cond.false419.i
  %577 = add nsw i32 %and437.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %577)
  %578 = icmp ult i32 %577, 1536
  br i1 %578, label %if.then472.i, label %if.else476.i

if.then472.i:                                     ; preds = %if.else470.i
  call void @__sanitizer_cov_trace_pc() #9
  %add475.i = add nuw nsw i32 %and437.i, 67584
  br label %if.end493.i

if.else476.i:                                     ; preds = %if.else470.i
  br i1 %574, label %if.else476.i.if.end493.i_crit_edge, label %if.else482.i

if.else476.i.if.end493.i_crit_edge:               ; preds = %if.else476.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end493.i

if.else482.i:                                     ; preds = %if.else476.i
  call void @__sanitizer_cov_trace_pc() #9
  %add487.i = add nsw i32 %and437.i, -98304
  %spec.select10605.i = select i1 %576, i32 %add487.i, i32 %and437.i
  br label %if.end493.i

if.end493.i:                                      ; preds = %if.else482.i, %if.else476.i.if.end493.i_crit_edge, %if.then472.i, %cond.false419.i.if.end493.i_crit_edge
  %internal_reg_offset425.0.i = phi i32 [ %add475.i, %if.then472.i ], [ %spec.select10605.i, %if.else482.i ], [ %571, %cond.false419.i.if.end493.i_crit_edge ], [ %573, %if.else476.i.if.end493.i_crit_edge ]
  %579 = shl i32 %internal_reg_offset425.0.i, 14
  %shl496.i = and i32 %579, -65536
  %or497.i = or i32 %shl496.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add424.i, i32 noundef %or497.i, i32 noundef 0) #7
  br label %if.then590.i

if.then590.i:                                     ; preds = %if.end493.i, %if.end414.i
  %580 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %580)
  %581 = load i32, ptr %virt, align 8
  %and593.i = and i32 %581, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and593.i)
  %tobool594.not.i = icmp eq i32 %and593.i, 0
  br i1 %tobool594.not.i, label %if.then590.i.cond.false616.i_crit_edge, label %land.lhs.true595.i

if.then590.i.cond.false616.i_crit_edge:           ; preds = %if.then590.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false616.i

land.lhs.true595.i:                               ; preds = %if.then590.i
  %funcs598.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %582 = ptrtoint ptr %funcs598.i to i32
  call void @__asan_load4_noabort(i32 %582)
  %583 = load ptr, ptr %funcs598.i, align 4
  %tobool599.not.i = icmp eq ptr %583, null
  br i1 %tobool599.not.i, label %land.lhs.true595.i.cond.false616.i_crit_edge, label %land.lhs.true600.i

land.lhs.true595.i.cond.false616.i_crit_edge:     ; preds = %land.lhs.true595.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false616.i

land.lhs.true600.i:                               ; preds = %land.lhs.true595.i
  %sriov_wreg604.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %583, i32 0, i32 12
  %584 = ptrtoint ptr %sriov_wreg604.i to i32
  call void @__asan_load4_noabort(i32 %584)
  %585 = load ptr, ptr %sriov_wreg604.i, align 4
  %tobool605.not.i = icmp eq ptr %585, null
  br i1 %tobool605.not.i, label %land.lhs.true600.i.cond.false616.i_crit_edge, label %cond.true606.i

land.lhs.true600.i.cond.false616.i_crit_edge:     ; preds = %land.lhs.true600.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false616.i

cond.true606.i:                                   ; preds = %land.lhs.true600.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx612.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %586 = ptrtoint ptr %arrayidx612.i to i32
  call void @__asan_load4_noabort(i32 %586)
  %587 = load ptr, ptr %arrayidx612.i, align 8
  %arrayidx614.i = getelementptr i32, ptr %587, i32 1
  %588 = ptrtoint ptr %arrayidx614.i to i32
  call void @__asan_load4_noabort(i32 %588)
  %589 = load i32, ptr %arrayidx614.i, align 4
  %add615.i = add i32 %589, 18
  tail call void %585(ptr noundef %adev, i32 noundef %add615.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end622.i

cond.false616.i:                                  ; preds = %land.lhs.true600.i.cond.false616.i_crit_edge, %land.lhs.true595.i.cond.false616.i_crit_edge, %if.then590.i.cond.false616.i_crit_edge
  %arrayidx618.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %590 = ptrtoint ptr %arrayidx618.i to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load ptr, ptr %arrayidx618.i, align 8
  %arrayidx620.i = getelementptr i32, ptr %591, i32 1
  %592 = ptrtoint ptr %arrayidx620.i to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load i32, ptr %arrayidx620.i, align 4
  %add621.i = add i32 %593, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add621.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end622.i

cond.end622.i:                                    ; preds = %cond.false616.i, %cond.true606.i
  %594 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load i32, ptr %virt, align 8
  %and625.i = and i32 %595, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and625.i)
  %tobool626.not.i = icmp eq i32 %and625.i, 0
  br i1 %tobool626.not.i, label %cond.end622.i.cond.false721.i_crit_edge, label %land.lhs.true627.i

cond.end622.i.cond.false721.i_crit_edge:          ; preds = %cond.end622.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false721.i

land.lhs.true627.i:                               ; preds = %cond.end622.i
  %funcs630.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %596 = ptrtoint ptr %funcs630.i to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load ptr, ptr %funcs630.i, align 4
  %tobool631.not.i = icmp eq ptr %597, null
  br i1 %tobool631.not.i, label %land.lhs.true627.i.cond.false721.i_crit_edge, label %land.lhs.true632.i

land.lhs.true627.i.cond.false721.i_crit_edge:     ; preds = %land.lhs.true627.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false721.i

land.lhs.true632.i:                               ; preds = %land.lhs.true627.i
  %sriov_wreg636.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %597, i32 0, i32 12
  %598 = ptrtoint ptr %sriov_wreg636.i to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load ptr, ptr %sriov_wreg636.i, align 4
  %tobool637.not.i = icmp eq ptr %599, null
  br i1 %tobool637.not.i, label %land.lhs.true632.i.cond.false721.i_crit_edge, label %cond.true638.i

land.lhs.true632.i.cond.false721.i_crit_edge:     ; preds = %land.lhs.true632.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false721.i

cond.true638.i:                                   ; preds = %land.lhs.true632.i
  %arrayidx644.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %600 = ptrtoint ptr %arrayidx644.i to i32
  call void @__asan_load4_noabort(i32 %600)
  %601 = load ptr, ptr %arrayidx644.i, align 8
  %arrayidx646.i = getelementptr i32, ptr %601, i32 1
  %602 = ptrtoint ptr %arrayidx646.i to i32
  call void @__asan_load4_noabort(i32 %602)
  %603 = load i32, ptr %arrayidx646.i, align 4
  %add647.i = add i32 %603, 17
  %add658.i = shl i32 %603, 2
  %shl659.i = add i32 %add658.i, 2312
  %and660.i = and i32 %shl659.i, 1048572
  %604 = add nsw i32 %and660.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %604)
  %605 = icmp ult i32 %604, 9728
  %606 = add nsw i32 %and660.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %606)
  %607 = icmp ult i32 %606, 9728
  %608 = add nsw i32 %and660.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %608)
  %609 = icmp ult i32 %608, 1536
  br i1 %605, label %cond.true638.i.if.end716.i_crit_edge, label %if.else693.i

cond.true638.i.if.end716.i_crit_edge:             ; preds = %cond.true638.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end716.i

if.else693.i:                                     ; preds = %cond.true638.i
  %610 = add nsw i32 %and660.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %610)
  %611 = icmp ult i32 %610, 1536
  br i1 %611, label %if.then695.i, label %if.else699.i

if.then695.i:                                     ; preds = %if.else693.i
  call void @__sanitizer_cov_trace_pc() #9
  %add698.i = add nuw nsw i32 %and660.i, 67584
  br label %if.end716.i

if.else699.i:                                     ; preds = %if.else693.i
  br i1 %607, label %if.else699.i.if.end716.i_crit_edge, label %if.else705.i

if.else699.i.if.end716.i_crit_edge:               ; preds = %if.else699.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end716.i

if.else705.i:                                     ; preds = %if.else699.i
  call void @__sanitizer_cov_trace_pc() #9
  %add710.i = add nsw i32 %and660.i, -98304
  %spec.select10606.i = select i1 %609, i32 %add710.i, i32 %and660.i
  br label %if.end716.i

if.end716.i:                                      ; preds = %if.else705.i, %if.else699.i.if.end716.i_crit_edge, %if.then695.i, %cond.true638.i.if.end716.i_crit_edge
  %internal_reg_offset648.0.i = phi i32 [ %add698.i, %if.then695.i ], [ %spec.select10606.i, %if.else705.i ], [ %604, %cond.true638.i.if.end716.i_crit_edge ], [ %606, %if.else699.i.if.end716.i_crit_edge ]
  %612 = shl i32 %internal_reg_offset648.0.i, 14
  %shl719.i = and i32 %612, -65536
  %or720.i = or i32 %shl719.i, 1
  tail call void %599(ptr noundef %adev, i32 noundef %add647.i, i32 noundef %or720.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2790.i

cond.false721.i:                                  ; preds = %land.lhs.true632.i.cond.false721.i_crit_edge, %land.lhs.true627.i.cond.false721.i_crit_edge, %cond.end622.i.cond.false721.i_crit_edge
  %arrayidx723.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %613 = ptrtoint ptr %arrayidx723.i to i32
  call void @__asan_load4_noabort(i32 %613)
  %614 = load ptr, ptr %arrayidx723.i, align 8
  %arrayidx725.i = getelementptr i32, ptr %614, i32 1
  %615 = ptrtoint ptr %arrayidx725.i to i32
  call void @__asan_load4_noabort(i32 %615)
  %616 = load i32, ptr %arrayidx725.i, align 4
  %add726.i = add i32 %616, 17
  %add737.i = shl i32 %616, 2
  %shl738.i = add i32 %add737.i, 2312
  %and739.i = and i32 %shl738.i, 1048572
  %617 = add nsw i32 %and739.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %617)
  %618 = icmp ult i32 %617, 9728
  %619 = add nsw i32 %and739.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %619)
  %620 = icmp ult i32 %619, 9728
  %621 = add nsw i32 %and739.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %621)
  %622 = icmp ult i32 %621, 1536
  br i1 %618, label %cond.false721.i.if.end795.i_crit_edge, label %if.else772.i

cond.false721.i.if.end795.i_crit_edge:            ; preds = %cond.false721.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end795.i

if.else772.i:                                     ; preds = %cond.false721.i
  %623 = add nsw i32 %and739.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %623)
  %624 = icmp ult i32 %623, 1536
  br i1 %624, label %if.then774.i, label %if.else778.i

if.then774.i:                                     ; preds = %if.else772.i
  call void @__sanitizer_cov_trace_pc() #9
  %add777.i = add nuw nsw i32 %and739.i, 67584
  br label %if.end795.i

if.else778.i:                                     ; preds = %if.else772.i
  br i1 %620, label %if.else778.i.if.end795.i_crit_edge, label %if.else784.i

if.else778.i.if.end795.i_crit_edge:               ; preds = %if.else778.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end795.i

if.else784.i:                                     ; preds = %if.else778.i
  call void @__sanitizer_cov_trace_pc() #9
  %add789.i = add nsw i32 %and739.i, -98304
  %spec.select10607.i = select i1 %622, i32 %add789.i, i32 %and739.i
  br label %if.end795.i

if.end795.i:                                      ; preds = %if.else784.i, %if.else778.i.if.end795.i_crit_edge, %if.then774.i, %cond.false721.i.if.end795.i_crit_edge
  %internal_reg_offset727.0.i = phi i32 [ %add777.i, %if.then774.i ], [ %spec.select10607.i, %if.else784.i ], [ %617, %cond.false721.i.if.end795.i_crit_edge ], [ %619, %if.else778.i.if.end795.i_crit_edge ]
  %625 = shl i32 %internal_reg_offset727.0.i, 14
  %shl798.i = and i32 %625, -65536
  %or799.i = or i32 %shl798.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add726.i, i32 noundef %or799.i, i32 noundef 0) #7
  br label %if.then2790.i

if.else1100.i:                                    ; preds = %if.then.i
  %arrayidx1108.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %626 = ptrtoint ptr %arrayidx1108.i to i32
  call void @__asan_load4_noabort(i32 %626)
  %627 = load ptr, ptr %arrayidx1108.i, align 8
  %arrayidx1110.i = getelementptr i32, ptr %627, i32 1
  %628 = ptrtoint ptr %arrayidx1110.i to i32
  call void @__asan_load4_noabort(i32 %628)
  %629 = load i32, ptr %arrayidx1110.i, align 4
  %add1111.i = shl i32 %629, 2
  %shl1112.i = add i32 %add1111.i, 6268
  %and1113.i = and i32 %shl1112.i, 1048572
  %630 = add nsw i32 %and1113.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %630)
  %631 = icmp ult i32 %630, 9728
  %632 = add nsw i32 %and1113.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %632)
  %633 = icmp ult i32 %632, 9728
  %634 = add nsw i32 %and1113.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %634)
  %635 = icmp ult i32 %634, 1536
  br i1 %631, label %if.else1100.i.if.end1169.i_crit_edge, label %if.else1146.i

if.else1100.i.if.end1169.i_crit_edge:             ; preds = %if.else1100.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1169.i

if.else1146.i:                                    ; preds = %if.else1100.i
  %636 = add nsw i32 %and1113.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %636)
  %637 = icmp ult i32 %636, 1536
  br i1 %637, label %if.then1148.i, label %if.else1152.i

if.then1148.i:                                    ; preds = %if.else1146.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1151.i = add nuw nsw i32 %and1113.i, 67584
  br label %if.end1169.i

if.else1152.i:                                    ; preds = %if.else1146.i
  br i1 %633, label %if.else1152.i.if.end1169.i_crit_edge, label %if.else1158.i

if.else1152.i.if.end1169.i_crit_edge:             ; preds = %if.else1152.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1169.i

if.else1158.i:                                    ; preds = %if.else1152.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1163.i = add nsw i32 %and1113.i, -98304
  %spec.select10608.i = select i1 %635, i32 %add1163.i, i32 %and1113.i
  br label %if.end1169.i

if.end1169.i:                                     ; preds = %if.else1158.i, %if.else1152.i.if.end1169.i_crit_edge, %if.then1148.i, %if.else1100.i.if.end1169.i_crit_edge
  %internal_reg_offset1101.0.i = phi i32 [ %add1151.i, %if.then1148.i ], [ %spec.select10608.i, %if.else1158.i ], [ %630, %if.else1100.i.if.end1169.i_crit_edge ], [ %632, %if.else1152.i.if.end1169.i_crit_edge ]
  %shr1171.i = lshr i32 %internal_reg_offset1101.0.i, 2
  %dpg_sram_curr_addr1175.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 13
  %638 = ptrtoint ptr %dpg_sram_curr_addr1175.i to i32
  call void @__asan_load4_noabort(i32 %638)
  %639 = load ptr, ptr %dpg_sram_curr_addr1175.i, align 8
  %incdec.ptr1176.i = getelementptr i32, ptr %639, i32 1
  store ptr %incdec.ptr1176.i, ptr %dpg_sram_curr_addr1175.i, align 8
  %640 = ptrtoint ptr %639 to i32
  call void @__asan_store4_noabort(i32 %640)
  store i32 %shr1171.i, ptr %639, align 4
  %641 = load ptr, ptr %dpg_sram_curr_addr1175.i, align 8
  %incdec.ptr1181.i = getelementptr i32, ptr %641, i32 1
  store ptr %incdec.ptr1181.i, ptr %dpg_sram_curr_addr1175.i, align 8
  %642 = ptrtoint ptr %641 to i32
  call void @__asan_store4_noabort(i32 %642)
  store i32 0, ptr %641, align 4
  %643 = ptrtoint ptr %arrayidx1108.i to i32
  call void @__asan_load4_noabort(i32 %643)
  %644 = load ptr, ptr %arrayidx1108.i, align 8
  %arrayidx1408.i = getelementptr i32, ptr %644, i32 1
  %645 = ptrtoint ptr %arrayidx1408.i to i32
  call void @__asan_load4_noabort(i32 %645)
  %646 = load i32, ptr %arrayidx1408.i, align 4
  %add1409.i = shl i32 %646, 2
  %shl1410.i = add i32 %add1409.i, 6264
  %and1411.i = and i32 %shl1410.i, 1048572
  %647 = add nsw i32 %and1411.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %647)
  %648 = icmp ult i32 %647, 9728
  %649 = add nsw i32 %and1411.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %649)
  %650 = icmp ult i32 %649, 9728
  %651 = add nsw i32 %and1411.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %651)
  %652 = icmp ult i32 %651, 1536
  br i1 %648, label %if.end1169.i.if.end1467.i_crit_edge, label %if.else1444.i

if.end1169.i.if.end1467.i_crit_edge:              ; preds = %if.end1169.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1467.i

if.else1444.i:                                    ; preds = %if.end1169.i
  %653 = add nsw i32 %and1411.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %653)
  %654 = icmp ult i32 %653, 1536
  br i1 %654, label %if.then1446.i, label %if.else1450.i

if.then1446.i:                                    ; preds = %if.else1444.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1449.i = add nuw nsw i32 %and1411.i, 67584
  br label %if.end1467.i

if.else1450.i:                                    ; preds = %if.else1444.i
  br i1 %650, label %if.else1450.i.if.end1467.i_crit_edge, label %if.else1456.i

if.else1450.i.if.end1467.i_crit_edge:             ; preds = %if.else1450.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1467.i

if.else1456.i:                                    ; preds = %if.else1450.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1461.i = add nsw i32 %and1411.i, -98304
  %spec.select10609.i = select i1 %652, i32 %add1461.i, i32 %and1411.i
  br label %if.end1467.i

if.end1467.i:                                     ; preds = %if.else1456.i, %if.else1450.i.if.end1467.i_crit_edge, %if.then1446.i, %if.end1169.i.if.end1467.i_crit_edge
  %internal_reg_offset1399.0.i = phi i32 [ %add1449.i, %if.then1446.i ], [ %spec.select10609.i, %if.else1456.i ], [ %647, %if.end1169.i.if.end1467.i_crit_edge ], [ %649, %if.else1450.i.if.end1467.i_crit_edge ]
  %shr1469.i = lshr i32 %internal_reg_offset1399.0.i, 2
  %655 = ptrtoint ptr %dpg_sram_curr_addr1175.i to i32
  call void @__asan_load4_noabort(i32 %655)
  %656 = load ptr, ptr %dpg_sram_curr_addr1175.i, align 8
  %incdec.ptr1474.i = getelementptr i32, ptr %656, i32 1
  store ptr %incdec.ptr1474.i, ptr %dpg_sram_curr_addr1175.i, align 8
  %657 = ptrtoint ptr %656 to i32
  call void @__asan_store4_noabort(i32 %657)
  store i32 %shr1469.i, ptr %656, align 4
  %658 = load ptr, ptr %dpg_sram_curr_addr1175.i, align 8
  %incdec.ptr1479.i = getelementptr i32, ptr %658, i32 1
  store ptr %incdec.ptr1479.i, ptr %dpg_sram_curr_addr1175.i, align 8
  %659 = ptrtoint ptr %658 to i32
  call void @__asan_store4_noabort(i32 %659)
  store i32 0, ptr %658, align 4
  %660 = ptrtoint ptr %arrayidx1108.i to i32
  call void @__asan_load4_noabort(i32 %660)
  %661 = load ptr, ptr %arrayidx1108.i, align 8
  %arrayidx1706.i = getelementptr i32, ptr %661, i32 1
  %662 = ptrtoint ptr %arrayidx1706.i to i32
  call void @__asan_load4_noabort(i32 %662)
  %663 = load i32, ptr %arrayidx1706.i, align 4
  %add1707.i = shl i32 %663, 2
  %shl1708.i = add i32 %add1707.i, 2312
  %and1709.i = and i32 %shl1708.i, 1048572
  %664 = add nsw i32 %and1709.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %664)
  %665 = icmp ult i32 %664, 9728
  %666 = add nsw i32 %and1709.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %666)
  %667 = icmp ult i32 %666, 9728
  %668 = add nsw i32 %and1709.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %668)
  %669 = icmp ult i32 %668, 1536
  br i1 %665, label %if.end1467.i.if.end1765.i_crit_edge, label %if.else1742.i

if.end1467.i.if.end1765.i_crit_edge:              ; preds = %if.end1467.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1765.i

if.else1742.i:                                    ; preds = %if.end1467.i
  %670 = add nsw i32 %and1709.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %670)
  %671 = icmp ult i32 %670, 1536
  br i1 %671, label %if.then1744.i, label %if.else1748.i

if.then1744.i:                                    ; preds = %if.else1742.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1747.i = add nuw nsw i32 %and1709.i, 67584
  br label %if.end1765.i

if.else1748.i:                                    ; preds = %if.else1742.i
  br i1 %667, label %if.else1748.i.if.end1765.i_crit_edge, label %if.else1754.i

if.else1748.i.if.end1765.i_crit_edge:             ; preds = %if.else1748.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1765.i

if.else1754.i:                                    ; preds = %if.else1748.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1759.i = add nsw i32 %and1709.i, -98304
  %spec.select10610.i = select i1 %669, i32 %add1759.i, i32 %and1709.i
  br label %if.end1765.i

if.end1765.i:                                     ; preds = %if.else1754.i, %if.else1748.i.if.end1765.i_crit_edge, %if.then1744.i, %if.end1467.i.if.end1765.i_crit_edge
  %internal_reg_offset1697.0.i = phi i32 [ %add1747.i, %if.then1744.i ], [ %spec.select10610.i, %if.else1754.i ], [ %664, %if.end1467.i.if.end1765.i_crit_edge ], [ %666, %if.else1748.i.if.end1765.i_crit_edge ]
  %shr1767.i = lshr i32 %internal_reg_offset1697.0.i, 2
  %672 = ptrtoint ptr %dpg_sram_curr_addr1175.i to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load ptr, ptr %dpg_sram_curr_addr1175.i, align 8
  %incdec.ptr1772.i = getelementptr i32, ptr %673, i32 1
  store ptr %incdec.ptr1772.i, ptr %dpg_sram_curr_addr1175.i, align 8
  %674 = ptrtoint ptr %673 to i32
  call void @__asan_store4_noabort(i32 %674)
  store i32 %shr1767.i, ptr %673, align 4
  %675 = load ptr, ptr %dpg_sram_curr_addr1175.i, align 8
  %incdec.ptr1777.i = getelementptr i32, ptr %675, i32 1
  store ptr %incdec.ptr1777.i, ptr %dpg_sram_curr_addr1175.i, align 8
  %676 = ptrtoint ptr %675 to i32
  call void @__asan_store4_noabort(i32 %676)
  store i32 0, ptr %675, align 4
  br label %if.else3340.i

do.body1783.i:                                    ; preds = %do.end2300
  br i1 %indirect, label %if.else2021.i, label %if.then1785.i

if.then1785.i:                                    ; preds = %do.body1783.i
  %677 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %677)
  %678 = load i32, ptr %virt, align 8
  %and1788.i = and i32 %678, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1788.i)
  %tobool1789.not.i = icmp eq i32 %and1788.i, 0
  br i1 %tobool1789.not.i, label %if.then1785.i.cond.false1814.i_crit_edge, label %land.lhs.true1790.i

if.then1785.i.cond.false1814.i_crit_edge:         ; preds = %if.then1785.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1814.i

land.lhs.true1790.i:                              ; preds = %if.then1785.i
  %funcs1793.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %679 = ptrtoint ptr %funcs1793.i to i32
  call void @__asan_load4_noabort(i32 %679)
  %680 = load ptr, ptr %funcs1793.i, align 4
  %tobool1794.not.i = icmp eq ptr %680, null
  br i1 %tobool1794.not.i, label %land.lhs.true1790.i.cond.false1814.i_crit_edge, label %land.lhs.true1795.i

land.lhs.true1790.i.cond.false1814.i_crit_edge:   ; preds = %land.lhs.true1790.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1814.i

land.lhs.true1795.i:                              ; preds = %land.lhs.true1790.i
  %sriov_wreg1799.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %680, i32 0, i32 12
  %681 = ptrtoint ptr %sriov_wreg1799.i to i32
  call void @__asan_load4_noabort(i32 %681)
  %682 = load ptr, ptr %sriov_wreg1799.i, align 4
  %tobool1800.not.i = icmp eq ptr %682, null
  br i1 %tobool1800.not.i, label %land.lhs.true1795.i.cond.false1814.i_crit_edge, label %cond.true1801.i

land.lhs.true1795.i.cond.false1814.i_crit_edge:   ; preds = %land.lhs.true1795.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1814.i

cond.true1801.i:                                  ; preds = %land.lhs.true1795.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx1807.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %683 = ptrtoint ptr %arrayidx1807.i to i32
  call void @__asan_load4_noabort(i32 %683)
  %684 = load ptr, ptr %arrayidx1807.i, align 8
  %arrayidx1809.i = getelementptr i32, ptr %684, i32 1
  %685 = ptrtoint ptr %arrayidx1809.i to i32
  call void @__asan_load4_noabort(i32 %685)
  %686 = load i32, ptr %arrayidx1809.i, align 4
  %add1810.i = add i32 %686, 18
  %gpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %687 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %687)
  %688 = load i64, ptr %gpu_addr.i, align 8
  %conv.i = trunc i64 %688 to i32
  tail call void %682(ptr noundef %adev, i32 noundef %add1810.i, i32 noundef %conv.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1826.i

cond.false1814.i:                                 ; preds = %land.lhs.true1795.i.cond.false1814.i_crit_edge, %land.lhs.true1790.i.cond.false1814.i_crit_edge, %if.then1785.i.cond.false1814.i_crit_edge
  %arrayidx1816.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %689 = ptrtoint ptr %arrayidx1816.i to i32
  call void @__asan_load4_noabort(i32 %689)
  %690 = load ptr, ptr %arrayidx1816.i, align 8
  %arrayidx1818.i = getelementptr i32, ptr %690, i32 1
  %691 = ptrtoint ptr %arrayidx1818.i to i32
  call void @__asan_load4_noabort(i32 %691)
  %692 = load i32, ptr %arrayidx1818.i, align 4
  %add1819.i = add i32 %692, 18
  %gpu_addr1823.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %693 = ptrtoint ptr %gpu_addr1823.i to i32
  call void @__asan_load8_noabort(i32 %693)
  %694 = load i64, ptr %gpu_addr1823.i, align 8
  %conv1825.i = trunc i64 %694 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1819.i, i32 noundef %conv1825.i, i32 noundef 0) #7
  br label %cond.end1826.i

cond.end1826.i:                                   ; preds = %cond.false1814.i, %cond.true1801.i
  %695 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %695)
  %696 = load i32, ptr %virt, align 8
  %and1829.i = and i32 %696, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1829.i)
  %tobool1830.not.i = icmp eq i32 %and1829.i, 0
  br i1 %tobool1830.not.i, label %cond.end1826.i.cond.false1933.i_crit_edge, label %land.lhs.true1831.i

cond.end1826.i.cond.false1933.i_crit_edge:        ; preds = %cond.end1826.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1933.i

land.lhs.true1831.i:                              ; preds = %cond.end1826.i
  %funcs1834.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %697 = ptrtoint ptr %funcs1834.i to i32
  call void @__asan_load4_noabort(i32 %697)
  %698 = load ptr, ptr %funcs1834.i, align 4
  %tobool1835.not.i = icmp eq ptr %698, null
  br i1 %tobool1835.not.i, label %land.lhs.true1831.i.cond.false1933.i_crit_edge, label %land.lhs.true1836.i

land.lhs.true1831.i.cond.false1933.i_crit_edge:   ; preds = %land.lhs.true1831.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1933.i

land.lhs.true1836.i:                              ; preds = %land.lhs.true1831.i
  %sriov_wreg1840.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %698, i32 0, i32 12
  %699 = ptrtoint ptr %sriov_wreg1840.i to i32
  call void @__asan_load4_noabort(i32 %699)
  %700 = load ptr, ptr %sriov_wreg1840.i, align 4
  %tobool1841.not.i = icmp eq ptr %700, null
  br i1 %tobool1841.not.i, label %land.lhs.true1836.i.cond.false1933.i_crit_edge, label %cond.true1842.i

land.lhs.true1836.i.cond.false1933.i_crit_edge:   ; preds = %land.lhs.true1836.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1933.i

cond.true1842.i:                                  ; preds = %land.lhs.true1836.i
  %arrayidx1848.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %701 = ptrtoint ptr %arrayidx1848.i to i32
  call void @__asan_load4_noabort(i32 %701)
  %702 = load ptr, ptr %arrayidx1848.i, align 8
  %arrayidx1850.i = getelementptr i32, ptr %702, i32 1
  %703 = ptrtoint ptr %arrayidx1850.i to i32
  call void @__asan_load4_noabort(i32 %703)
  %704 = load i32, ptr %arrayidx1850.i, align 4
  %add1851.i = add i32 %704, 17
  %add1862.i = shl i32 %704, 2
  %shl1863.i = add i32 %add1862.i, 6268
  %and1864.i = and i32 %shl1863.i, 1048572
  %705 = add nsw i32 %and1864.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %705)
  %706 = icmp ult i32 %705, 9728
  %707 = add nsw i32 %and1864.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %707)
  %708 = icmp ult i32 %707, 9728
  %709 = add nsw i32 %and1864.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %709)
  %710 = icmp ult i32 %709, 1536
  br i1 %706, label %cond.true1842.i.if.end1928.i_crit_edge, label %if.else1905.i

cond.true1842.i.if.end1928.i_crit_edge:           ; preds = %cond.true1842.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1928.i

if.else1905.i:                                    ; preds = %cond.true1842.i
  %711 = add nsw i32 %and1864.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %711)
  %712 = icmp ult i32 %711, 1536
  br i1 %712, label %if.then1907.i, label %if.else1911.i

if.then1907.i:                                    ; preds = %if.else1905.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1910.i = add nuw nsw i32 %and1864.i, 67584
  br label %if.end1928.i

if.else1911.i:                                    ; preds = %if.else1905.i
  br i1 %708, label %if.else1911.i.if.end1928.i_crit_edge, label %if.else1917.i

if.else1911.i.if.end1928.i_crit_edge:             ; preds = %if.else1911.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1928.i

if.else1917.i:                                    ; preds = %if.else1911.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1922.i = add nsw i32 %and1864.i, -98304
  %spec.select10611.i = select i1 %710, i32 %add1922.i, i32 %and1864.i
  br label %if.end1928.i

if.end1928.i:                                     ; preds = %if.else1917.i, %if.else1911.i.if.end1928.i_crit_edge, %if.then1907.i, %cond.true1842.i.if.end1928.i_crit_edge
  %internal_reg_offset1852.0.i = phi i32 [ %add1910.i, %if.then1907.i ], [ %spec.select10611.i, %if.else1917.i ], [ %705, %cond.true1842.i.if.end1928.i_crit_edge ], [ %707, %if.else1911.i.if.end1928.i_crit_edge ]
  %713 = shl i32 %internal_reg_offset1852.0.i, 14
  %shl1931.i = and i32 %713, -65536
  %or1932.i = or i32 %shl1931.i, 1
  tail call void %700(ptr noundef %adev, i32 noundef %add1851.i, i32 noundef %or1932.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2122.i

cond.false1933.i:                                 ; preds = %land.lhs.true1836.i.cond.false1933.i_crit_edge, %land.lhs.true1831.i.cond.false1933.i_crit_edge, %cond.end1826.i.cond.false1933.i_crit_edge
  %arrayidx1935.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %714 = ptrtoint ptr %arrayidx1935.i to i32
  call void @__asan_load4_noabort(i32 %714)
  %715 = load ptr, ptr %arrayidx1935.i, align 8
  %arrayidx1937.i = getelementptr i32, ptr %715, i32 1
  %716 = ptrtoint ptr %arrayidx1937.i to i32
  call void @__asan_load4_noabort(i32 %716)
  %717 = load i32, ptr %arrayidx1937.i, align 4
  %add1938.i = add i32 %717, 17
  %add1949.i = shl i32 %717, 2
  %shl1950.i = add i32 %add1949.i, 6268
  %and1951.i = and i32 %shl1950.i, 1048572
  %718 = add nsw i32 %and1951.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %718)
  %719 = icmp ult i32 %718, 9728
  %720 = add nsw i32 %and1951.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %720)
  %721 = icmp ult i32 %720, 9728
  %722 = add nsw i32 %and1951.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %722)
  %723 = icmp ult i32 %722, 1536
  br i1 %719, label %cond.false1933.i.if.end2015.i_crit_edge, label %if.else1992.i

cond.false1933.i.if.end2015.i_crit_edge:          ; preds = %cond.false1933.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2015.i

if.else1992.i:                                    ; preds = %cond.false1933.i
  %724 = add nsw i32 %and1951.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %724)
  %725 = icmp ult i32 %724, 1536
  br i1 %725, label %if.then1994.i, label %if.else1998.i

if.then1994.i:                                    ; preds = %if.else1992.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1997.i = add nuw nsw i32 %and1951.i, 67584
  br label %if.end2015.i

if.else1998.i:                                    ; preds = %if.else1992.i
  br i1 %721, label %if.else1998.i.if.end2015.i_crit_edge, label %if.else2004.i

if.else1998.i.if.end2015.i_crit_edge:             ; preds = %if.else1998.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2015.i

if.else2004.i:                                    ; preds = %if.else1998.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2009.i = add nsw i32 %and1951.i, -98304
  %spec.select10612.i = select i1 %723, i32 %add2009.i, i32 %and1951.i
  br label %if.end2015.i

if.end2015.i:                                     ; preds = %if.else2004.i, %if.else1998.i.if.end2015.i_crit_edge, %if.then1994.i, %cond.false1933.i.if.end2015.i_crit_edge
  %internal_reg_offset1939.0.i = phi i32 [ %add1997.i, %if.then1994.i ], [ %spec.select10612.i, %if.else2004.i ], [ %718, %cond.false1933.i.if.end2015.i_crit_edge ], [ %720, %if.else1998.i.if.end2015.i_crit_edge ]
  %726 = shl i32 %internal_reg_offset1939.0.i, 14
  %shl2018.i = and i32 %726, -65536
  %or2019.i = or i32 %shl2018.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1938.i, i32 noundef %or2019.i, i32 noundef 0) #7
  br label %if.then2122.i

if.else2021.i:                                    ; preds = %do.body1783.i
  %arrayidx2029.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %727 = ptrtoint ptr %arrayidx2029.i to i32
  call void @__asan_load4_noabort(i32 %727)
  %728 = load ptr, ptr %arrayidx2029.i, align 8
  %arrayidx2031.i = getelementptr i32, ptr %728, i32 1
  %729 = ptrtoint ptr %arrayidx2031.i to i32
  call void @__asan_load4_noabort(i32 %729)
  %730 = load i32, ptr %arrayidx2031.i, align 4
  %add2032.i = shl i32 %730, 2
  %shl2033.i = add i32 %add2032.i, 6268
  %and2034.i = and i32 %shl2033.i, 1048572
  %731 = add nsw i32 %and2034.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %731)
  %732 = icmp ult i32 %731, 9728
  %733 = add nsw i32 %and2034.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %733)
  %734 = icmp ult i32 %733, 9728
  %735 = add nsw i32 %and2034.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %735)
  %736 = icmp ult i32 %735, 1536
  br i1 %732, label %if.else2021.i.if.else2363.i_crit_edge, label %if.else2075.i

if.else2021.i.if.else2363.i_crit_edge:            ; preds = %if.else2021.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2363.i

if.else2075.i:                                    ; preds = %if.else2021.i
  %737 = add nsw i32 %and2034.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %737)
  %738 = icmp ult i32 %737, 1536
  br i1 %738, label %if.then2077.i, label %if.else2081.i

if.then2077.i:                                    ; preds = %if.else2075.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2080.i = add nuw nsw i32 %and2034.i, 67584
  br label %if.else2363.i

if.else2081.i:                                    ; preds = %if.else2075.i
  br i1 %734, label %if.else2081.i.if.else2363.i_crit_edge, label %if.else2087.i

if.else2081.i.if.else2363.i_crit_edge:            ; preds = %if.else2081.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2363.i

if.else2087.i:                                    ; preds = %if.else2081.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2092.i = add nsw i32 %and2034.i, -98304
  %spec.select10613.i = select i1 %736, i32 %add2092.i, i32 %and2034.i
  br label %if.else2363.i

if.then2122.i:                                    ; preds = %if.end2015.i, %if.end1928.i
  %739 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %739)
  %740 = load i32, ptr %virt, align 8
  %and2125.i = and i32 %740, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2125.i)
  %tobool2126.not.i = icmp eq i32 %and2125.i, 0
  br i1 %tobool2126.not.i, label %if.then2122.i.cond.false2155.i_crit_edge, label %land.lhs.true2127.i

if.then2122.i.cond.false2155.i_crit_edge:         ; preds = %if.then2122.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2155.i

land.lhs.true2127.i:                              ; preds = %if.then2122.i
  %funcs2130.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %741 = ptrtoint ptr %funcs2130.i to i32
  call void @__asan_load4_noabort(i32 %741)
  %742 = load ptr, ptr %funcs2130.i, align 4
  %tobool2131.not.i = icmp eq ptr %742, null
  br i1 %tobool2131.not.i, label %land.lhs.true2127.i.cond.false2155.i_crit_edge, label %land.lhs.true2132.i

land.lhs.true2127.i.cond.false2155.i_crit_edge:   ; preds = %land.lhs.true2127.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2155.i

land.lhs.true2132.i:                              ; preds = %land.lhs.true2127.i
  %sriov_wreg2136.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %742, i32 0, i32 12
  %743 = ptrtoint ptr %sriov_wreg2136.i to i32
  call void @__asan_load4_noabort(i32 %743)
  %744 = load ptr, ptr %sriov_wreg2136.i, align 4
  %tobool2137.not.i = icmp eq ptr %744, null
  br i1 %tobool2137.not.i, label %land.lhs.true2132.i.cond.false2155.i_crit_edge, label %cond.true2138.i

land.lhs.true2132.i.cond.false2155.i_crit_edge:   ; preds = %land.lhs.true2132.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2155.i

cond.true2138.i:                                  ; preds = %land.lhs.true2132.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2144.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %745 = ptrtoint ptr %arrayidx2144.i to i32
  call void @__asan_load4_noabort(i32 %745)
  %746 = load ptr, ptr %arrayidx2144.i, align 8
  %arrayidx2146.i = getelementptr i32, ptr %746, i32 1
  %747 = ptrtoint ptr %arrayidx2146.i to i32
  call void @__asan_load4_noabort(i32 %747)
  %748 = load i32, ptr %arrayidx2146.i, align 4
  %add2147.i = add i32 %748, 18
  %gpu_addr2151.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %749 = ptrtoint ptr %gpu_addr2151.i to i32
  call void @__asan_load8_noabort(i32 %749)
  %750 = load i64, ptr %gpu_addr2151.i, align 8
  %shr2152.i = lshr i64 %750, 32
  %conv2154.i = trunc i64 %shr2152.i to i32
  tail call void %744(ptr noundef %adev, i32 noundef %add2147.i, i32 noundef %conv2154.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2168.i

cond.false2155.i:                                 ; preds = %land.lhs.true2132.i.cond.false2155.i_crit_edge, %land.lhs.true2127.i.cond.false2155.i_crit_edge, %if.then2122.i.cond.false2155.i_crit_edge
  %arrayidx2157.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %751 = ptrtoint ptr %arrayidx2157.i to i32
  call void @__asan_load4_noabort(i32 %751)
  %752 = load ptr, ptr %arrayidx2157.i, align 8
  %arrayidx2159.i = getelementptr i32, ptr %752, i32 1
  %753 = ptrtoint ptr %arrayidx2159.i to i32
  call void @__asan_load4_noabort(i32 %753)
  %754 = load i32, ptr %arrayidx2159.i, align 4
  %add2160.i = add i32 %754, 18
  %gpu_addr2164.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %755 = ptrtoint ptr %gpu_addr2164.i to i32
  call void @__asan_load8_noabort(i32 %755)
  %756 = load i64, ptr %gpu_addr2164.i, align 8
  %shr2165.i = lshr i64 %756, 32
  %conv2167.i = trunc i64 %shr2165.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2160.i, i32 noundef %conv2167.i, i32 noundef 0) #7
  br label %cond.end2168.i

cond.end2168.i:                                   ; preds = %cond.false2155.i, %cond.true2138.i
  %757 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %757)
  %758 = load i32, ptr %virt, align 8
  %and2171.i = and i32 %758, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2171.i)
  %tobool2172.not.i = icmp eq i32 %and2171.i, 0
  br i1 %tobool2172.not.i, label %cond.end2168.i.cond.false2275.i_crit_edge, label %land.lhs.true2173.i

cond.end2168.i.cond.false2275.i_crit_edge:        ; preds = %cond.end2168.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2275.i

land.lhs.true2173.i:                              ; preds = %cond.end2168.i
  %funcs2176.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %759 = ptrtoint ptr %funcs2176.i to i32
  call void @__asan_load4_noabort(i32 %759)
  %760 = load ptr, ptr %funcs2176.i, align 4
  %tobool2177.not.i = icmp eq ptr %760, null
  br i1 %tobool2177.not.i, label %land.lhs.true2173.i.cond.false2275.i_crit_edge, label %land.lhs.true2178.i

land.lhs.true2173.i.cond.false2275.i_crit_edge:   ; preds = %land.lhs.true2173.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2275.i

land.lhs.true2178.i:                              ; preds = %land.lhs.true2173.i
  %sriov_wreg2182.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %760, i32 0, i32 12
  %761 = ptrtoint ptr %sriov_wreg2182.i to i32
  call void @__asan_load4_noabort(i32 %761)
  %762 = load ptr, ptr %sriov_wreg2182.i, align 4
  %tobool2183.not.i = icmp eq ptr %762, null
  br i1 %tobool2183.not.i, label %land.lhs.true2178.i.cond.false2275.i_crit_edge, label %cond.true2184.i

land.lhs.true2178.i.cond.false2275.i_crit_edge:   ; preds = %land.lhs.true2178.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2275.i

cond.true2184.i:                                  ; preds = %land.lhs.true2178.i
  %arrayidx2190.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %763 = ptrtoint ptr %arrayidx2190.i to i32
  call void @__asan_load4_noabort(i32 %763)
  %764 = load ptr, ptr %arrayidx2190.i, align 8
  %arrayidx2192.i = getelementptr i32, ptr %764, i32 1
  %765 = ptrtoint ptr %arrayidx2192.i to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load i32, ptr %arrayidx2192.i, align 4
  %add2193.i = add i32 %766, 17
  %add2204.i = shl i32 %766, 2
  %shl2205.i = add i32 %add2204.i, 6264
  %and2206.i = and i32 %shl2205.i, 1048572
  %767 = add nsw i32 %and2206.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %767)
  %768 = icmp ult i32 %767, 9728
  %769 = add nsw i32 %and2206.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %769)
  %770 = icmp ult i32 %769, 9728
  %771 = add nsw i32 %and2206.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %771)
  %772 = icmp ult i32 %771, 1536
  br i1 %768, label %cond.true2184.i.if.end2270.i_crit_edge, label %if.else2247.i

cond.true2184.i.if.end2270.i_crit_edge:           ; preds = %cond.true2184.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2270.i

if.else2247.i:                                    ; preds = %cond.true2184.i
  %773 = add nsw i32 %and2206.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %773)
  %774 = icmp ult i32 %773, 1536
  br i1 %774, label %if.then2249.i, label %if.else2253.i

if.then2249.i:                                    ; preds = %if.else2247.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2252.i = add nuw nsw i32 %and2206.i, 67584
  br label %if.end2270.i

if.else2253.i:                                    ; preds = %if.else2247.i
  br i1 %770, label %if.else2253.i.if.end2270.i_crit_edge, label %if.else2259.i

if.else2253.i.if.end2270.i_crit_edge:             ; preds = %if.else2253.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2270.i

if.else2259.i:                                    ; preds = %if.else2253.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2264.i = add nsw i32 %and2206.i, -98304
  %spec.select10614.i = select i1 %772, i32 %add2264.i, i32 %and2206.i
  br label %if.end2270.i

if.end2270.i:                                     ; preds = %if.else2259.i, %if.else2253.i.if.end2270.i_crit_edge, %if.then2249.i, %cond.true2184.i.if.end2270.i_crit_edge
  %internal_reg_offset2194.0.i = phi i32 [ %add2252.i, %if.then2249.i ], [ %spec.select10614.i, %if.else2259.i ], [ %767, %cond.true2184.i.if.end2270.i_crit_edge ], [ %769, %if.else2253.i.if.end2270.i_crit_edge ]
  %775 = shl i32 %internal_reg_offset2194.0.i, 14
  %shl2273.i = and i32 %775, -65536
  %or2274.i = or i32 %shl2273.i, 1
  tail call void %762(ptr noundef %adev, i32 noundef %add2193.i, i32 noundef %or2274.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2465.i

cond.false2275.i:                                 ; preds = %land.lhs.true2178.i.cond.false2275.i_crit_edge, %land.lhs.true2173.i.cond.false2275.i_crit_edge, %cond.end2168.i.cond.false2275.i_crit_edge
  %arrayidx2277.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %776 = ptrtoint ptr %arrayidx2277.i to i32
  call void @__asan_load4_noabort(i32 %776)
  %777 = load ptr, ptr %arrayidx2277.i, align 8
  %arrayidx2279.i = getelementptr i32, ptr %777, i32 1
  %778 = ptrtoint ptr %arrayidx2279.i to i32
  call void @__asan_load4_noabort(i32 %778)
  %779 = load i32, ptr %arrayidx2279.i, align 4
  %add2280.i = add i32 %779, 17
  %add2291.i = shl i32 %779, 2
  %shl2292.i = add i32 %add2291.i, 6264
  %and2293.i = and i32 %shl2292.i, 1048572
  %780 = add nsw i32 %and2293.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %780)
  %781 = icmp ult i32 %780, 9728
  %782 = add nsw i32 %and2293.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %782)
  %783 = icmp ult i32 %782, 9728
  %784 = add nsw i32 %and2293.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %784)
  %785 = icmp ult i32 %784, 1536
  br i1 %781, label %cond.false2275.i.if.end2357.i_crit_edge, label %if.else2334.i

cond.false2275.i.if.end2357.i_crit_edge:          ; preds = %cond.false2275.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2357.i

if.else2334.i:                                    ; preds = %cond.false2275.i
  %786 = add nsw i32 %and2293.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %786)
  %787 = icmp ult i32 %786, 1536
  br i1 %787, label %if.then2336.i, label %if.else2340.i

if.then2336.i:                                    ; preds = %if.else2334.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2339.i = add nuw nsw i32 %and2293.i, 67584
  br label %if.end2357.i

if.else2340.i:                                    ; preds = %if.else2334.i
  br i1 %783, label %if.else2340.i.if.end2357.i_crit_edge, label %if.else2346.i

if.else2340.i.if.end2357.i_crit_edge:             ; preds = %if.else2340.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2357.i

if.else2346.i:                                    ; preds = %if.else2340.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2351.i = add nsw i32 %and2293.i, -98304
  %spec.select10615.i = select i1 %785, i32 %add2351.i, i32 %and2293.i
  br label %if.end2357.i

if.end2357.i:                                     ; preds = %if.else2346.i, %if.else2340.i.if.end2357.i_crit_edge, %if.then2336.i, %cond.false2275.i.if.end2357.i_crit_edge
  %internal_reg_offset2281.0.i = phi i32 [ %add2339.i, %if.then2336.i ], [ %spec.select10615.i, %if.else2346.i ], [ %780, %cond.false2275.i.if.end2357.i_crit_edge ], [ %782, %if.else2340.i.if.end2357.i_crit_edge ]
  %788 = shl i32 %internal_reg_offset2281.0.i, 14
  %shl2360.i = and i32 %788, -65536
  %or2361.i = or i32 %shl2360.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2280.i, i32 noundef %or2361.i, i32 noundef 0) #7
  br label %if.then2465.i

if.else2363.i:                                    ; preds = %if.else2087.i, %if.else2081.i.if.else2363.i_crit_edge, %if.then2077.i, %if.else2021.i.if.else2363.i_crit_edge
  %internal_reg_offset2022.0.i = phi i32 [ %add2080.i, %if.then2077.i ], [ %spec.select10613.i, %if.else2087.i ], [ %731, %if.else2021.i.if.else2363.i_crit_edge ], [ %733, %if.else2081.i.if.else2363.i_crit_edge ]
  %shr2100.i = lshr i32 %internal_reg_offset2022.0.i, 2
  %dpg_sram_curr_addr2104.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 13
  %789 = ptrtoint ptr %dpg_sram_curr_addr2104.i to i32
  call void @__asan_load4_noabort(i32 %789)
  %790 = load ptr, ptr %dpg_sram_curr_addr2104.i, align 8
  %incdec.ptr2105.i = getelementptr i32, ptr %790, i32 1
  store ptr %incdec.ptr2105.i, ptr %dpg_sram_curr_addr2104.i, align 8
  %791 = ptrtoint ptr %790 to i32
  call void @__asan_store4_noabort(i32 %791)
  store i32 %shr2100.i, ptr %790, align 4
  %gpu_addr2109.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %792 = ptrtoint ptr %gpu_addr2109.i to i32
  call void @__asan_load8_noabort(i32 %792)
  %793 = load i64, ptr %gpu_addr2109.i, align 8
  %conv2111.i = trunc i64 %793 to i32
  %794 = load ptr, ptr %dpg_sram_curr_addr2104.i, align 8
  %incdec.ptr2116.i = getelementptr i32, ptr %794, i32 1
  store ptr %incdec.ptr2116.i, ptr %dpg_sram_curr_addr2104.i, align 8
  %795 = ptrtoint ptr %794 to i32
  call void @__asan_store4_noabort(i32 %795)
  store i32 %conv2111.i, ptr %794, align 4
  %796 = ptrtoint ptr %arrayidx2029.i to i32
  call void @__asan_load4_noabort(i32 %796)
  %797 = load ptr, ptr %arrayidx2029.i, align 8
  %arrayidx2373.i = getelementptr i32, ptr %797, i32 1
  %798 = ptrtoint ptr %arrayidx2373.i to i32
  call void @__asan_load4_noabort(i32 %798)
  %799 = load i32, ptr %arrayidx2373.i, align 4
  %add2374.i = shl i32 %799, 2
  %shl2375.i = add i32 %add2374.i, 6264
  %and2376.i = and i32 %shl2375.i, 1048572
  %800 = add nsw i32 %and2376.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %800)
  %801 = icmp ult i32 %800, 9728
  %802 = add nsw i32 %and2376.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %802)
  %803 = icmp ult i32 %802, 9728
  %804 = add nsw i32 %and2376.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %804)
  %805 = icmp ult i32 %804, 1536
  br i1 %801, label %if.else2363.i.if.else2692.i_crit_edge, label %if.else2417.i

if.else2363.i.if.else2692.i_crit_edge:            ; preds = %if.else2363.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2692.i

if.else2417.i:                                    ; preds = %if.else2363.i
  %806 = add nsw i32 %and2376.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %806)
  %807 = icmp ult i32 %806, 1536
  br i1 %807, label %if.then2419.i, label %if.else2423.i

if.then2419.i:                                    ; preds = %if.else2417.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2422.i = add nuw nsw i32 %and2376.i, 67584
  br label %if.else2692.i

if.else2423.i:                                    ; preds = %if.else2417.i
  br i1 %803, label %if.else2423.i.if.else2692.i_crit_edge, label %if.else2429.i

if.else2423.i.if.else2692.i_crit_edge:            ; preds = %if.else2423.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2692.i

if.else2429.i:                                    ; preds = %if.else2423.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2434.i = add nsw i32 %and2376.i, -98304
  %spec.select10616.i = select i1 %805, i32 %add2434.i, i32 %and2376.i
  br label %if.else2692.i

if.then2465.i:                                    ; preds = %if.end2357.i, %if.end2270.i
  %808 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %808)
  %809 = load i32, ptr %virt, align 8
  %and2468.i = and i32 %809, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2468.i)
  %tobool2469.not.i = icmp eq i32 %and2468.i, 0
  br i1 %tobool2469.not.i, label %if.then2465.i.cond.false2491.i_crit_edge, label %land.lhs.true2470.i

if.then2465.i.cond.false2491.i_crit_edge:         ; preds = %if.then2465.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2491.i

land.lhs.true2470.i:                              ; preds = %if.then2465.i
  %funcs2473.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %810 = ptrtoint ptr %funcs2473.i to i32
  call void @__asan_load4_noabort(i32 %810)
  %811 = load ptr, ptr %funcs2473.i, align 4
  %tobool2474.not.i = icmp eq ptr %811, null
  br i1 %tobool2474.not.i, label %land.lhs.true2470.i.cond.false2491.i_crit_edge, label %land.lhs.true2475.i

land.lhs.true2470.i.cond.false2491.i_crit_edge:   ; preds = %land.lhs.true2470.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2491.i

land.lhs.true2475.i:                              ; preds = %land.lhs.true2470.i
  %sriov_wreg2479.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %811, i32 0, i32 12
  %812 = ptrtoint ptr %sriov_wreg2479.i to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load ptr, ptr %sriov_wreg2479.i, align 4
  %tobool2480.not.i = icmp eq ptr %813, null
  br i1 %tobool2480.not.i, label %land.lhs.true2475.i.cond.false2491.i_crit_edge, label %cond.true2481.i

land.lhs.true2475.i.cond.false2491.i_crit_edge:   ; preds = %land.lhs.true2475.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2491.i

cond.true2481.i:                                  ; preds = %land.lhs.true2475.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2487.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %814 = ptrtoint ptr %arrayidx2487.i to i32
  call void @__asan_load4_noabort(i32 %814)
  %815 = load ptr, ptr %arrayidx2487.i, align 8
  %arrayidx2489.i = getelementptr i32, ptr %815, i32 1
  %816 = ptrtoint ptr %arrayidx2489.i to i32
  call void @__asan_load4_noabort(i32 %816)
  %817 = load i32, ptr %arrayidx2489.i, align 4
  %add2490.i = add i32 %817, 18
  tail call void %813(ptr noundef %adev, i32 noundef %add2490.i, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2497.i

cond.false2491.i:                                 ; preds = %land.lhs.true2475.i.cond.false2491.i_crit_edge, %land.lhs.true2470.i.cond.false2491.i_crit_edge, %if.then2465.i.cond.false2491.i_crit_edge
  %arrayidx2493.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %818 = ptrtoint ptr %arrayidx2493.i to i32
  call void @__asan_load4_noabort(i32 %818)
  %819 = load ptr, ptr %arrayidx2493.i, align 8
  %arrayidx2495.i = getelementptr i32, ptr %819, i32 1
  %820 = ptrtoint ptr %arrayidx2495.i to i32
  call void @__asan_load4_noabort(i32 %820)
  %821 = load i32, ptr %arrayidx2495.i, align 4
  %add2496.i = add i32 %821, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2496.i, i32 noundef 32, i32 noundef 0) #7
  br label %cond.end2497.i

cond.end2497.i:                                   ; preds = %cond.false2491.i, %cond.true2481.i
  %822 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %822)
  %823 = load i32, ptr %virt, align 8
  %and2500.i = and i32 %823, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2500.i)
  %tobool2501.not.i = icmp eq i32 %and2500.i, 0
  br i1 %tobool2501.not.i, label %cond.end2497.i.cond.false2604.i_crit_edge, label %land.lhs.true2502.i

cond.end2497.i.cond.false2604.i_crit_edge:        ; preds = %cond.end2497.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2604.i

land.lhs.true2502.i:                              ; preds = %cond.end2497.i
  %funcs2505.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %824 = ptrtoint ptr %funcs2505.i to i32
  call void @__asan_load4_noabort(i32 %824)
  %825 = load ptr, ptr %funcs2505.i, align 4
  %tobool2506.not.i = icmp eq ptr %825, null
  br i1 %tobool2506.not.i, label %land.lhs.true2502.i.cond.false2604.i_crit_edge, label %land.lhs.true2507.i

land.lhs.true2502.i.cond.false2604.i_crit_edge:   ; preds = %land.lhs.true2502.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2604.i

land.lhs.true2507.i:                              ; preds = %land.lhs.true2502.i
  %sriov_wreg2511.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %825, i32 0, i32 12
  %826 = ptrtoint ptr %sriov_wreg2511.i to i32
  call void @__asan_load4_noabort(i32 %826)
  %827 = load ptr, ptr %sriov_wreg2511.i, align 4
  %tobool2512.not.i = icmp eq ptr %827, null
  br i1 %tobool2512.not.i, label %land.lhs.true2507.i.cond.false2604.i_crit_edge, label %cond.true2513.i

land.lhs.true2507.i.cond.false2604.i_crit_edge:   ; preds = %land.lhs.true2507.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2604.i

cond.true2513.i:                                  ; preds = %land.lhs.true2507.i
  %arrayidx2519.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %828 = ptrtoint ptr %arrayidx2519.i to i32
  call void @__asan_load4_noabort(i32 %828)
  %829 = load ptr, ptr %arrayidx2519.i, align 8
  %arrayidx2521.i = getelementptr i32, ptr %829, i32 1
  %830 = ptrtoint ptr %arrayidx2521.i to i32
  call void @__asan_load4_noabort(i32 %830)
  %831 = load i32, ptr %arrayidx2521.i, align 4
  %add2522.i = add i32 %831, 17
  %add2533.i = shl i32 %831, 2
  %shl2534.i = add i32 %add2533.i, 2312
  %and2535.i = and i32 %shl2534.i, 1048572
  %832 = add nsw i32 %and2535.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %832)
  %833 = icmp ult i32 %832, 9728
  %834 = add nsw i32 %and2535.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %834)
  %835 = icmp ult i32 %834, 9728
  %836 = add nsw i32 %and2535.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %836)
  %837 = icmp ult i32 %836, 1536
  br i1 %833, label %cond.true2513.i.if.end2599.i_crit_edge, label %if.else2576.i

cond.true2513.i.if.end2599.i_crit_edge:           ; preds = %cond.true2513.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2599.i

if.else2576.i:                                    ; preds = %cond.true2513.i
  %838 = add nsw i32 %and2535.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %838)
  %839 = icmp ult i32 %838, 1536
  br i1 %839, label %if.then2578.i, label %if.else2582.i

if.then2578.i:                                    ; preds = %if.else2576.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2581.i = add nuw nsw i32 %and2535.i, 67584
  br label %if.end2599.i

if.else2582.i:                                    ; preds = %if.else2576.i
  br i1 %835, label %if.else2582.i.if.end2599.i_crit_edge, label %if.else2588.i

if.else2582.i.if.end2599.i_crit_edge:             ; preds = %if.else2582.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2599.i

if.else2588.i:                                    ; preds = %if.else2582.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2593.i = add nsw i32 %and2535.i, -98304
  %spec.select10617.i = select i1 %837, i32 %add2593.i, i32 %and2535.i
  br label %if.end2599.i

if.end2599.i:                                     ; preds = %if.else2588.i, %if.else2582.i.if.end2599.i_crit_edge, %if.then2578.i, %cond.true2513.i.if.end2599.i_crit_edge
  %internal_reg_offset2523.0.i = phi i32 [ %add2581.i, %if.then2578.i ], [ %spec.select10617.i, %if.else2588.i ], [ %832, %cond.true2513.i.if.end2599.i_crit_edge ], [ %834, %if.else2582.i.if.end2599.i_crit_edge ]
  %840 = shl i32 %internal_reg_offset2523.0.i, 14
  %shl2602.i = and i32 %840, -65536
  %or2603.i = or i32 %shl2602.i, 1
  tail call void %827(ptr noundef %adev, i32 noundef %add2522.i, i32 noundef %or2603.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2790.i

cond.false2604.i:                                 ; preds = %land.lhs.true2507.i.cond.false2604.i_crit_edge, %land.lhs.true2502.i.cond.false2604.i_crit_edge, %cond.end2497.i.cond.false2604.i_crit_edge
  %arrayidx2606.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %841 = ptrtoint ptr %arrayidx2606.i to i32
  call void @__asan_load4_noabort(i32 %841)
  %842 = load ptr, ptr %arrayidx2606.i, align 8
  %arrayidx2608.i = getelementptr i32, ptr %842, i32 1
  %843 = ptrtoint ptr %arrayidx2608.i to i32
  call void @__asan_load4_noabort(i32 %843)
  %844 = load i32, ptr %arrayidx2608.i, align 4
  %add2609.i = add i32 %844, 17
  %add2620.i = shl i32 %844, 2
  %shl2621.i = add i32 %add2620.i, 2312
  %and2622.i = and i32 %shl2621.i, 1048572
  %845 = add nsw i32 %and2622.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %845)
  %846 = icmp ult i32 %845, 9728
  %847 = add nsw i32 %and2622.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %847)
  %848 = icmp ult i32 %847, 9728
  %849 = add nsw i32 %and2622.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %849)
  %850 = icmp ult i32 %849, 1536
  br i1 %846, label %cond.false2604.i.if.end2686.i_crit_edge, label %if.else2663.i

cond.false2604.i.if.end2686.i_crit_edge:          ; preds = %cond.false2604.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2686.i

if.else2663.i:                                    ; preds = %cond.false2604.i
  %851 = add nsw i32 %and2622.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %851)
  %852 = icmp ult i32 %851, 1536
  br i1 %852, label %if.then2665.i, label %if.else2669.i

if.then2665.i:                                    ; preds = %if.else2663.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2668.i = add nuw nsw i32 %and2622.i, 67584
  br label %if.end2686.i

if.else2669.i:                                    ; preds = %if.else2663.i
  br i1 %848, label %if.else2669.i.if.end2686.i_crit_edge, label %if.else2675.i

if.else2669.i.if.end2686.i_crit_edge:             ; preds = %if.else2669.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2686.i

if.else2675.i:                                    ; preds = %if.else2669.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2680.i = add nsw i32 %and2622.i, -98304
  %spec.select10618.i = select i1 %850, i32 %add2680.i, i32 %and2622.i
  br label %if.end2686.i

if.end2686.i:                                     ; preds = %if.else2675.i, %if.else2669.i.if.end2686.i_crit_edge, %if.then2665.i, %cond.false2604.i.if.end2686.i_crit_edge
  %internal_reg_offset2610.0.i = phi i32 [ %add2668.i, %if.then2665.i ], [ %spec.select10618.i, %if.else2675.i ], [ %845, %cond.false2604.i.if.end2686.i_crit_edge ], [ %847, %if.else2669.i.if.end2686.i_crit_edge ]
  %853 = shl i32 %internal_reg_offset2610.0.i, 14
  %shl2689.i = and i32 %853, -65536
  %or2690.i = or i32 %shl2689.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2609.i, i32 noundef %or2690.i, i32 noundef 0) #7
  br label %if.then2790.i

if.else2692.i:                                    ; preds = %if.else2429.i, %if.else2423.i.if.else2692.i_crit_edge, %if.then2419.i, %if.else2363.i.if.else2692.i_crit_edge
  %internal_reg_offset2364.0.i = phi i32 [ %add2422.i, %if.then2419.i ], [ %spec.select10616.i, %if.else2429.i ], [ %800, %if.else2363.i.if.else2692.i_crit_edge ], [ %802, %if.else2423.i.if.else2692.i_crit_edge ]
  %shr2442.i = lshr i32 %internal_reg_offset2364.0.i, 2
  %854 = ptrtoint ptr %dpg_sram_curr_addr2104.i to i32
  call void @__asan_load4_noabort(i32 %854)
  %855 = load ptr, ptr %dpg_sram_curr_addr2104.i, align 8
  %incdec.ptr2447.i = getelementptr i32, ptr %855, i32 1
  store ptr %incdec.ptr2447.i, ptr %dpg_sram_curr_addr2104.i, align 8
  %856 = ptrtoint ptr %855 to i32
  call void @__asan_store4_noabort(i32 %856)
  store i32 %shr2442.i, ptr %855, align 4
  %857 = ptrtoint ptr %gpu_addr2109.i to i32
  call void @__asan_load8_noabort(i32 %857)
  %858 = load i64, ptr %gpu_addr2109.i, align 8
  %shr2452.i = lshr i64 %858, 32
  %conv2454.i = trunc i64 %shr2452.i to i32
  %859 = load ptr, ptr %dpg_sram_curr_addr2104.i, align 8
  %incdec.ptr2459.i = getelementptr i32, ptr %859, i32 1
  store ptr %incdec.ptr2459.i, ptr %dpg_sram_curr_addr2104.i, align 8
  %860 = ptrtoint ptr %859 to i32
  call void @__asan_store4_noabort(i32 %860)
  store i32 %conv2454.i, ptr %859, align 4
  %861 = ptrtoint ptr %arrayidx2029.i to i32
  call void @__asan_load4_noabort(i32 %861)
  %862 = load ptr, ptr %arrayidx2029.i, align 8
  %arrayidx2702.i = getelementptr i32, ptr %862, i32 1
  %863 = ptrtoint ptr %arrayidx2702.i to i32
  call void @__asan_load4_noabort(i32 %863)
  %864 = load i32, ptr %arrayidx2702.i, align 4
  %add2703.i = shl i32 %864, 2
  %shl2704.i = add i32 %add2703.i, 2312
  %and2705.i = and i32 %shl2704.i, 1048572
  %865 = add nsw i32 %and2705.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %865)
  %866 = icmp ult i32 %865, 9728
  %867 = add nsw i32 %and2705.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %867)
  %868 = icmp ult i32 %867, 9728
  %869 = add nsw i32 %and2705.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %869)
  %870 = icmp ult i32 %869, 1536
  br i1 %866, label %if.else2692.i.if.end2769.i_crit_edge, label %if.else2746.i

if.else2692.i.if.end2769.i_crit_edge:             ; preds = %if.else2692.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2769.i

if.else2746.i:                                    ; preds = %if.else2692.i
  %871 = add nsw i32 %and2705.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %871)
  %872 = icmp ult i32 %871, 1536
  br i1 %872, label %if.then2748.i, label %if.else2752.i

if.then2748.i:                                    ; preds = %if.else2746.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2751.i = add nuw nsw i32 %and2705.i, 67584
  br label %if.end2769.i

if.else2752.i:                                    ; preds = %if.else2746.i
  br i1 %868, label %if.else2752.i.if.end2769.i_crit_edge, label %if.else2758.i

if.else2752.i.if.end2769.i_crit_edge:             ; preds = %if.else2752.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2769.i

if.else2758.i:                                    ; preds = %if.else2752.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2763.i = add nsw i32 %and2705.i, -98304
  %spec.select10619.i = select i1 %870, i32 %add2763.i, i32 %and2705.i
  br label %if.end2769.i

if.end2769.i:                                     ; preds = %if.else2758.i, %if.else2752.i.if.end2769.i_crit_edge, %if.then2748.i, %if.else2692.i.if.end2769.i_crit_edge
  %internal_reg_offset2693.0.i = phi i32 [ %add2751.i, %if.then2748.i ], [ %spec.select10619.i, %if.else2758.i ], [ %865, %if.else2692.i.if.end2769.i_crit_edge ], [ %867, %if.else2752.i.if.end2769.i_crit_edge ]
  %shr2771.i = lshr i32 %internal_reg_offset2693.0.i, 2
  %873 = ptrtoint ptr %dpg_sram_curr_addr2104.i to i32
  call void @__asan_load4_noabort(i32 %873)
  %874 = load ptr, ptr %dpg_sram_curr_addr2104.i, align 8
  %incdec.ptr2776.i = getelementptr i32, ptr %874, i32 1
  store ptr %incdec.ptr2776.i, ptr %dpg_sram_curr_addr2104.i, align 8
  %875 = ptrtoint ptr %874 to i32
  call void @__asan_store4_noabort(i32 %875)
  store i32 %shr2771.i, ptr %874, align 4
  %876 = load ptr, ptr %dpg_sram_curr_addr2104.i, align 8
  %incdec.ptr2781.i = getelementptr i32, ptr %876, i32 1
  store ptr %incdec.ptr2781.i, ptr %dpg_sram_curr_addr2104.i, align 8
  %877 = ptrtoint ptr %876 to i32
  call void @__asan_store4_noabort(i32 %877)
  store i32 32, ptr %876, align 4
  br label %if.else3340.i

if.then2790.i:                                    ; preds = %if.end2686.i, %if.end2599.i, %if.end795.i, %if.end716.i
  %offset.0.ph.i = phi i32 [ 0, %if.end716.i ], [ 0, %if.end795.i ], [ %and.i, %if.end2686.i ], [ %and.i, %if.end2599.i ]
  %878 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %878)
  %879 = load i32, ptr %virt, align 8
  %and2793.i = and i32 %879, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2793.i)
  %tobool2794.not.i = icmp eq i32 %and2793.i, 0
  br i1 %tobool2794.not.i, label %if.then2790.i.cond.false2816.i_crit_edge, label %land.lhs.true2795.i

if.then2790.i.cond.false2816.i_crit_edge:         ; preds = %if.then2790.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2816.i

land.lhs.true2795.i:                              ; preds = %if.then2790.i
  %funcs2798.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %880 = ptrtoint ptr %funcs2798.i to i32
  call void @__asan_load4_noabort(i32 %880)
  %881 = load ptr, ptr %funcs2798.i, align 4
  %tobool2799.not.i = icmp eq ptr %881, null
  br i1 %tobool2799.not.i, label %land.lhs.true2795.i.cond.false2816.i_crit_edge, label %land.lhs.true2800.i

land.lhs.true2795.i.cond.false2816.i_crit_edge:   ; preds = %land.lhs.true2795.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2816.i

land.lhs.true2800.i:                              ; preds = %land.lhs.true2795.i
  %sriov_wreg2804.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %881, i32 0, i32 12
  %882 = ptrtoint ptr %sriov_wreg2804.i to i32
  call void @__asan_load4_noabort(i32 %882)
  %883 = load ptr, ptr %sriov_wreg2804.i, align 4
  %tobool2805.not.i = icmp eq ptr %883, null
  br i1 %tobool2805.not.i, label %land.lhs.true2800.i.cond.false2816.i_crit_edge, label %cond.true2806.i

land.lhs.true2800.i.cond.false2816.i_crit_edge:   ; preds = %land.lhs.true2800.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2816.i

cond.true2806.i:                                  ; preds = %land.lhs.true2800.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2812.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %884 = ptrtoint ptr %arrayidx2812.i to i32
  call void @__asan_load4_noabort(i32 %884)
  %885 = load ptr, ptr %arrayidx2812.i, align 8
  %arrayidx2814.i = getelementptr i32, ptr %885, i32 1
  %886 = ptrtoint ptr %arrayidx2814.i to i32
  call void @__asan_load4_noabort(i32 %886)
  %887 = load i32, ptr %arrayidx2814.i, align 4
  %add2815.i = add i32 %887, 18
  tail call void %883(ptr noundef %adev, i32 noundef %add2815.i, i32 noundef %and.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2822.i

cond.false2816.i:                                 ; preds = %land.lhs.true2800.i.cond.false2816.i_crit_edge, %land.lhs.true2795.i.cond.false2816.i_crit_edge, %if.then2790.i.cond.false2816.i_crit_edge
  %arrayidx2818.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %888 = ptrtoint ptr %arrayidx2818.i to i32
  call void @__asan_load4_noabort(i32 %888)
  %889 = load ptr, ptr %arrayidx2818.i, align 8
  %arrayidx2820.i = getelementptr i32, ptr %889, i32 1
  %890 = ptrtoint ptr %arrayidx2820.i to i32
  call void @__asan_load4_noabort(i32 %890)
  %891 = load i32, ptr %arrayidx2820.i, align 4
  %add2821.i = add i32 %891, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2821.i, i32 noundef %and.i, i32 noundef 0) #7
  br label %cond.end2822.i

cond.end2822.i:                                   ; preds = %cond.false2816.i, %cond.true2806.i
  %892 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %892)
  %893 = load i32, ptr %virt, align 8
  %and2825.i = and i32 %893, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2825.i)
  %tobool2826.not.i = icmp eq i32 %and2825.i, 0
  br i1 %tobool2826.not.i, label %cond.end2822.i.cond.false2929.i_crit_edge, label %land.lhs.true2827.i

cond.end2822.i.cond.false2929.i_crit_edge:        ; preds = %cond.end2822.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2929.i

land.lhs.true2827.i:                              ; preds = %cond.end2822.i
  %funcs2830.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %894 = ptrtoint ptr %funcs2830.i to i32
  call void @__asan_load4_noabort(i32 %894)
  %895 = load ptr, ptr %funcs2830.i, align 4
  %tobool2831.not.i = icmp eq ptr %895, null
  br i1 %tobool2831.not.i, label %land.lhs.true2827.i.cond.false2929.i_crit_edge, label %land.lhs.true2832.i

land.lhs.true2827.i.cond.false2929.i_crit_edge:   ; preds = %land.lhs.true2827.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2929.i

land.lhs.true2832.i:                              ; preds = %land.lhs.true2827.i
  %sriov_wreg2836.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %895, i32 0, i32 12
  %896 = ptrtoint ptr %sriov_wreg2836.i to i32
  call void @__asan_load4_noabort(i32 %896)
  %897 = load ptr, ptr %sriov_wreg2836.i, align 4
  %tobool2837.not.i = icmp eq ptr %897, null
  br i1 %tobool2837.not.i, label %land.lhs.true2832.i.cond.false2929.i_crit_edge, label %cond.true2838.i

land.lhs.true2832.i.cond.false2929.i_crit_edge:   ; preds = %land.lhs.true2832.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2929.i

cond.true2838.i:                                  ; preds = %land.lhs.true2832.i
  %arrayidx2844.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %898 = ptrtoint ptr %arrayidx2844.i to i32
  call void @__asan_load4_noabort(i32 %898)
  %899 = load ptr, ptr %arrayidx2844.i, align 8
  %arrayidx2846.i = getelementptr i32, ptr %899, i32 1
  %900 = ptrtoint ptr %arrayidx2846.i to i32
  call void @__asan_load4_noabort(i32 %900)
  %901 = load i32, ptr %arrayidx2846.i, align 4
  %add2847.i = add i32 %901, 17
  %add2858.i = shl i32 %901, 2
  %shl2859.i = add i32 %add2858.i, 2316
  %and2860.i = and i32 %shl2859.i, 1048572
  %902 = add nsw i32 %and2860.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %902)
  %903 = icmp ult i32 %902, 9728
  %904 = add nsw i32 %and2860.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %904)
  %905 = icmp ult i32 %904, 9728
  %906 = add nsw i32 %and2860.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %906)
  %907 = icmp ult i32 %906, 1536
  br i1 %903, label %cond.true2838.i.if.end2924.i_crit_edge, label %if.else2901.i

cond.true2838.i.if.end2924.i_crit_edge:           ; preds = %cond.true2838.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2924.i

if.else2901.i:                                    ; preds = %cond.true2838.i
  %908 = add nsw i32 %and2860.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %908)
  %909 = icmp ult i32 %908, 1536
  br i1 %909, label %if.then2903.i, label %if.else2907.i

if.then2903.i:                                    ; preds = %if.else2901.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2906.i = add nuw nsw i32 %and2860.i, 67584
  br label %if.end2924.i

if.else2907.i:                                    ; preds = %if.else2901.i
  br i1 %905, label %if.else2907.i.if.end2924.i_crit_edge, label %if.else2913.i

if.else2907.i.if.end2924.i_crit_edge:             ; preds = %if.else2907.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2924.i

if.else2913.i:                                    ; preds = %if.else2907.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2918.i = add nsw i32 %and2860.i, -98304
  %spec.select10620.i = select i1 %907, i32 %add2918.i, i32 %and2860.i
  br label %if.end2924.i

if.end2924.i:                                     ; preds = %if.else2913.i, %if.else2907.i.if.end2924.i_crit_edge, %if.then2903.i, %cond.true2838.i.if.end2924.i_crit_edge
  %internal_reg_offset2848.0.i = phi i32 [ %add2906.i, %if.then2903.i ], [ %spec.select10620.i, %if.else2913.i ], [ %902, %cond.true2838.i.if.end2924.i_crit_edge ], [ %904, %if.else2907.i.if.end2924.i_crit_edge ]
  %910 = shl i32 %internal_reg_offset2848.0.i, 14
  %shl2927.i = and i32 %910, -65536
  %or2928.i = or i32 %shl2927.i, 1
  tail call void %897(ptr noundef %adev, i32 noundef %add2847.i, i32 noundef %or2928.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3438.i

cond.false2929.i:                                 ; preds = %land.lhs.true2832.i.cond.false2929.i_crit_edge, %land.lhs.true2827.i.cond.false2929.i_crit_edge, %cond.end2822.i.cond.false2929.i_crit_edge
  %arrayidx2931.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %911 = ptrtoint ptr %arrayidx2931.i to i32
  call void @__asan_load4_noabort(i32 %911)
  %912 = load ptr, ptr %arrayidx2931.i, align 8
  %arrayidx2933.i = getelementptr i32, ptr %912, i32 1
  %913 = ptrtoint ptr %arrayidx2933.i to i32
  call void @__asan_load4_noabort(i32 %913)
  %914 = load i32, ptr %arrayidx2933.i, align 4
  %add2934.i = add i32 %914, 17
  %add2945.i = shl i32 %914, 2
  %shl2946.i = add i32 %add2945.i, 2316
  %and2947.i = and i32 %shl2946.i, 1048572
  %915 = add nsw i32 %and2947.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %915)
  %916 = icmp ult i32 %915, 9728
  %917 = add nsw i32 %and2947.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %917)
  %918 = icmp ult i32 %917, 9728
  %919 = add nsw i32 %and2947.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %919)
  %920 = icmp ult i32 %919, 1536
  br i1 %916, label %cond.false2929.i.if.end3011.i_crit_edge, label %if.else2988.i

cond.false2929.i.if.end3011.i_crit_edge:          ; preds = %cond.false2929.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3011.i

if.else2988.i:                                    ; preds = %cond.false2929.i
  %921 = add nsw i32 %and2947.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %921)
  %922 = icmp ult i32 %921, 1536
  br i1 %922, label %if.then2990.i, label %if.else2994.i

if.then2990.i:                                    ; preds = %if.else2988.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2993.i = add nuw nsw i32 %and2947.i, 67584
  br label %if.end3011.i

if.else2994.i:                                    ; preds = %if.else2988.i
  br i1 %918, label %if.else2994.i.if.end3011.i_crit_edge, label %if.else3000.i

if.else2994.i.if.end3011.i_crit_edge:             ; preds = %if.else2994.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3011.i

if.else3000.i:                                    ; preds = %if.else2994.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3005.i = add nsw i32 %and2947.i, -98304
  %spec.select10621.i = select i1 %920, i32 %add3005.i, i32 %and2947.i
  br label %if.end3011.i

if.end3011.i:                                     ; preds = %if.else3000.i, %if.else2994.i.if.end3011.i_crit_edge, %if.then2990.i, %cond.false2929.i.if.end3011.i_crit_edge
  %internal_reg_offset2935.0.i = phi i32 [ %add2993.i, %if.then2990.i ], [ %spec.select10621.i, %if.else3000.i ], [ %915, %cond.false2929.i.if.end3011.i_crit_edge ], [ %917, %if.else2994.i.if.end3011.i_crit_edge ]
  %923 = shl i32 %internal_reg_offset2935.0.i, 14
  %shl3014.i = and i32 %923, -65536
  %or3015.i = or i32 %shl3014.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2934.i, i32 noundef %or3015.i, i32 noundef 0) #7
  br label %if.then3438.i

if.else3340.i:                                    ; preds = %if.end2769.i, %if.end1765.i
  %offset.0.i = phi i32 [ %and.i, %if.end2769.i ], [ 0, %if.end1765.i ]
  %arrayidx3348.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %924 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %924)
  %925 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx3350.i = getelementptr i32, ptr %925, i32 1
  %926 = ptrtoint ptr %arrayidx3350.i to i32
  call void @__asan_load4_noabort(i32 %926)
  %927 = load i32, ptr %arrayidx3350.i, align 4
  %add3351.i = shl i32 %927, 2
  %shl3352.i = add i32 %add3351.i, 2316
  %and3353.i = and i32 %shl3352.i, 1048572
  %928 = add nsw i32 %and3353.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %928)
  %929 = icmp ult i32 %928, 9728
  %930 = add nsw i32 %and3353.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %930)
  %931 = icmp ult i32 %930, 9728
  %932 = add nsw i32 %and3353.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %932)
  %933 = icmp ult i32 %932, 1536
  br i1 %929, label %if.else3340.i.if.else4683.i_crit_edge, label %if.else3394.i

if.else3340.i.if.else4683.i_crit_edge:            ; preds = %if.else3340.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4683.i

if.else3394.i:                                    ; preds = %if.else3340.i
  %934 = add nsw i32 %and3353.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %934)
  %935 = icmp ult i32 %934, 1536
  br i1 %935, label %if.then3396.i, label %if.else3400.i

if.then3396.i:                                    ; preds = %if.else3394.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3399.i = add nuw nsw i32 %and3353.i, 67584
  br label %if.else4683.i

if.else3400.i:                                    ; preds = %if.else3394.i
  br i1 %931, label %if.else3400.i.if.else4683.i_crit_edge, label %if.else3406.i

if.else3400.i.if.else4683.i_crit_edge:            ; preds = %if.else3400.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4683.i

if.else3406.i:                                    ; preds = %if.else3400.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3411.i = add nsw i32 %and3353.i, -98304
  %spec.select10622.i = select i1 %933, i32 %add3411.i, i32 %and3353.i
  br label %if.else4683.i

if.then3438.i:                                    ; preds = %if.end3011.i, %if.end2924.i
  %936 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %936)
  %937 = load i32, ptr %virt, align 8
  %and3441.i = and i32 %937, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3441.i)
  %tobool3442.not.i = icmp eq i32 %and3441.i, 0
  br i1 %tobool3442.not.i, label %if.then3438.i.cond.false3472.i_crit_edge, label %land.lhs.true3443.i

if.then3438.i.cond.false3472.i_crit_edge:         ; preds = %if.then3438.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3472.i

land.lhs.true3443.i:                              ; preds = %if.then3438.i
  %funcs3446.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %938 = ptrtoint ptr %funcs3446.i to i32
  call void @__asan_load4_noabort(i32 %938)
  %939 = load ptr, ptr %funcs3446.i, align 4
  %tobool3447.not.i = icmp eq ptr %939, null
  br i1 %tobool3447.not.i, label %land.lhs.true3443.i.cond.false3472.i_crit_edge, label %land.lhs.true3448.i

land.lhs.true3443.i.cond.false3472.i_crit_edge:   ; preds = %land.lhs.true3443.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3472.i

land.lhs.true3448.i:                              ; preds = %land.lhs.true3443.i
  %sriov_wreg3452.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %939, i32 0, i32 12
  %940 = ptrtoint ptr %sriov_wreg3452.i to i32
  call void @__asan_load4_noabort(i32 %940)
  %941 = load ptr, ptr %sriov_wreg3452.i, align 4
  %tobool3453.not.i = icmp eq ptr %941, null
  br i1 %tobool3453.not.i, label %land.lhs.true3448.i.cond.false3472.i_crit_edge, label %cond.true3454.i

land.lhs.true3448.i.cond.false3472.i_crit_edge:   ; preds = %land.lhs.true3448.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3472.i

cond.true3454.i:                                  ; preds = %land.lhs.true3448.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx3460.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %942 = ptrtoint ptr %arrayidx3460.i to i32
  call void @__asan_load4_noabort(i32 %942)
  %943 = load ptr, ptr %arrayidx3460.i, align 8
  %arrayidx3462.i = getelementptr i32, ptr %943, i32 1
  %944 = ptrtoint ptr %arrayidx3462.i to i32
  call void @__asan_load4_noabort(i32 %944)
  %945 = load i32, ptr %arrayidx3462.i, align 4
  %add3463.i = add i32 %945, 18
  %gpu_addr3467.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %946 = ptrtoint ptr %gpu_addr3467.i to i32
  call void @__asan_load8_noabort(i32 %946)
  %947 = load i64, ptr %gpu_addr3467.i, align 8
  %948 = trunc i64 %947 to i32
  %conv3471.i = add i32 %offset.0.ph.i, %948
  tail call void %941(ptr noundef %adev, i32 noundef %add3463.i, i32 noundef %conv3471.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3486.i

cond.false3472.i:                                 ; preds = %land.lhs.true3448.i.cond.false3472.i_crit_edge, %land.lhs.true3443.i.cond.false3472.i_crit_edge, %if.then3438.i.cond.false3472.i_crit_edge
  %arrayidx3474.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %949 = ptrtoint ptr %arrayidx3474.i to i32
  call void @__asan_load4_noabort(i32 %949)
  %950 = load ptr, ptr %arrayidx3474.i, align 8
  %arrayidx3476.i = getelementptr i32, ptr %950, i32 1
  %951 = ptrtoint ptr %arrayidx3476.i to i32
  call void @__asan_load4_noabort(i32 %951)
  %952 = load i32, ptr %arrayidx3476.i, align 4
  %add3477.i = add i32 %952, 18
  %gpu_addr3481.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %953 = ptrtoint ptr %gpu_addr3481.i to i32
  call void @__asan_load8_noabort(i32 %953)
  %954 = load i64, ptr %gpu_addr3481.i, align 8
  %955 = trunc i64 %954 to i32
  %conv3485.i = add i32 %offset.0.ph.i, %955
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3477.i, i32 noundef %conv3485.i, i32 noundef 0) #7
  br label %cond.end3486.i

cond.end3486.i:                                   ; preds = %cond.false3472.i, %cond.true3454.i
  %956 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %956)
  %957 = load i32, ptr %virt, align 8
  %and3489.i = and i32 %957, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3489.i)
  %tobool3490.not.i = icmp eq i32 %and3489.i, 0
  br i1 %tobool3490.not.i, label %cond.end3486.i.cond.false3593.i_crit_edge, label %land.lhs.true3491.i

cond.end3486.i.cond.false3593.i_crit_edge:        ; preds = %cond.end3486.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3593.i

land.lhs.true3491.i:                              ; preds = %cond.end3486.i
  %funcs3494.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %958 = ptrtoint ptr %funcs3494.i to i32
  call void @__asan_load4_noabort(i32 %958)
  %959 = load ptr, ptr %funcs3494.i, align 4
  %tobool3495.not.i = icmp eq ptr %959, null
  br i1 %tobool3495.not.i, label %land.lhs.true3491.i.cond.false3593.i_crit_edge, label %land.lhs.true3496.i

land.lhs.true3491.i.cond.false3593.i_crit_edge:   ; preds = %land.lhs.true3491.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3593.i

land.lhs.true3496.i:                              ; preds = %land.lhs.true3491.i
  %sriov_wreg3500.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %959, i32 0, i32 12
  %960 = ptrtoint ptr %sriov_wreg3500.i to i32
  call void @__asan_load4_noabort(i32 %960)
  %961 = load ptr, ptr %sriov_wreg3500.i, align 4
  %tobool3501.not.i = icmp eq ptr %961, null
  br i1 %tobool3501.not.i, label %land.lhs.true3496.i.cond.false3593.i_crit_edge, label %cond.true3502.i

land.lhs.true3496.i.cond.false3593.i_crit_edge:   ; preds = %land.lhs.true3496.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3593.i

cond.true3502.i:                                  ; preds = %land.lhs.true3496.i
  %arrayidx3508.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %962 = ptrtoint ptr %arrayidx3508.i to i32
  call void @__asan_load4_noabort(i32 %962)
  %963 = load ptr, ptr %arrayidx3508.i, align 8
  %arrayidx3510.i = getelementptr i32, ptr %963, i32 1
  %964 = ptrtoint ptr %arrayidx3510.i to i32
  call void @__asan_load4_noabort(i32 %964)
  %965 = load i32, ptr %arrayidx3510.i, align 4
  %add3511.i = add i32 %965, 17
  %add3522.i = shl i32 %965, 2
  %shl3523.i = add i32 %add3522.i, 5808
  %and3524.i = and i32 %shl3523.i, 1048572
  %966 = add nsw i32 %and3524.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %966)
  %967 = icmp ult i32 %966, 9728
  %968 = add nsw i32 %and3524.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %968)
  %969 = icmp ult i32 %968, 9728
  %970 = add nsw i32 %and3524.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %970)
  %971 = icmp ult i32 %970, 1536
  br i1 %967, label %cond.true3502.i.if.end3588.i_crit_edge, label %if.else3565.i

cond.true3502.i.if.end3588.i_crit_edge:           ; preds = %cond.true3502.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3588.i

if.else3565.i:                                    ; preds = %cond.true3502.i
  %972 = add nsw i32 %and3524.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %972)
  %973 = icmp ult i32 %972, 1536
  br i1 %973, label %if.then3567.i, label %if.else3571.i

if.then3567.i:                                    ; preds = %if.else3565.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3570.i = add nuw nsw i32 %and3524.i, 67584
  br label %if.end3588.i

if.else3571.i:                                    ; preds = %if.else3565.i
  br i1 %969, label %if.else3571.i.if.end3588.i_crit_edge, label %if.else3577.i

if.else3571.i.if.end3588.i_crit_edge:             ; preds = %if.else3571.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3588.i

if.else3577.i:                                    ; preds = %if.else3571.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3582.i = add nsw i32 %and3524.i, -98304
  %spec.select10623.i = select i1 %971, i32 %add3582.i, i32 %and3524.i
  br label %if.end3588.i

if.end3588.i:                                     ; preds = %if.else3577.i, %if.else3571.i.if.end3588.i_crit_edge, %if.then3567.i, %cond.true3502.i.if.end3588.i_crit_edge
  %internal_reg_offset3512.0.i = phi i32 [ %add3570.i, %if.then3567.i ], [ %spec.select10623.i, %if.else3577.i ], [ %966, %cond.true3502.i.if.end3588.i_crit_edge ], [ %968, %if.else3571.i.if.end3588.i_crit_edge ]
  %974 = shl i32 %internal_reg_offset3512.0.i, 14
  %shl3591.i = and i32 %974, -65536
  %or3592.i = or i32 %shl3591.i, 1
  tail call void %961(ptr noundef %adev, i32 noundef %add3511.i, i32 noundef %or3592.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3784.i

cond.false3593.i:                                 ; preds = %land.lhs.true3496.i.cond.false3593.i_crit_edge, %land.lhs.true3491.i.cond.false3593.i_crit_edge, %cond.end3486.i.cond.false3593.i_crit_edge
  %arrayidx3595.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %975 = ptrtoint ptr %arrayidx3595.i to i32
  call void @__asan_load4_noabort(i32 %975)
  %976 = load ptr, ptr %arrayidx3595.i, align 8
  %arrayidx3597.i = getelementptr i32, ptr %976, i32 1
  %977 = ptrtoint ptr %arrayidx3597.i to i32
  call void @__asan_load4_noabort(i32 %977)
  %978 = load i32, ptr %arrayidx3597.i, align 4
  %add3598.i = add i32 %978, 17
  %add3609.i = shl i32 %978, 2
  %shl3610.i = add i32 %add3609.i, 5808
  %and3611.i = and i32 %shl3610.i, 1048572
  %979 = add nsw i32 %and3611.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %979)
  %980 = icmp ult i32 %979, 9728
  %981 = add nsw i32 %and3611.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %981)
  %982 = icmp ult i32 %981, 9728
  %983 = add nsw i32 %and3611.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %983)
  %984 = icmp ult i32 %983, 1536
  br i1 %980, label %cond.false3593.i.if.end3675.i_crit_edge, label %if.else3652.i

cond.false3593.i.if.end3675.i_crit_edge:          ; preds = %cond.false3593.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3675.i

if.else3652.i:                                    ; preds = %cond.false3593.i
  %985 = add nsw i32 %and3611.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %985)
  %986 = icmp ult i32 %985, 1536
  br i1 %986, label %if.then3654.i, label %if.else3658.i

if.then3654.i:                                    ; preds = %if.else3652.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3657.i = add nuw nsw i32 %and3611.i, 67584
  br label %if.end3675.i

if.else3658.i:                                    ; preds = %if.else3652.i
  br i1 %982, label %if.else3658.i.if.end3675.i_crit_edge, label %if.else3664.i

if.else3658.i.if.end3675.i_crit_edge:             ; preds = %if.else3658.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3675.i

if.else3664.i:                                    ; preds = %if.else3658.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3669.i = add nsw i32 %and3611.i, -98304
  %spec.select10624.i = select i1 %984, i32 %add3669.i, i32 %and3611.i
  br label %if.end3675.i

if.end3675.i:                                     ; preds = %if.else3664.i, %if.else3658.i.if.end3675.i_crit_edge, %if.then3654.i, %cond.false3593.i.if.end3675.i_crit_edge
  %internal_reg_offset3599.0.i = phi i32 [ %add3657.i, %if.then3654.i ], [ %spec.select10624.i, %if.else3664.i ], [ %979, %cond.false3593.i.if.end3675.i_crit_edge ], [ %981, %if.else3658.i.if.end3675.i_crit_edge ]
  %987 = shl i32 %internal_reg_offset3599.0.i, 14
  %shl3678.i = and i32 %987, -65536
  %or3679.i = or i32 %shl3678.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3598.i, i32 noundef %or3679.i, i32 noundef 0) #7
  br label %if.then3784.i

if.then3784.i:                                    ; preds = %if.end3675.i, %if.end3588.i
  %988 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %988)
  %989 = load i32, ptr %virt, align 8
  %and3787.i = and i32 %989, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3787.i)
  %tobool3788.not.i = icmp eq i32 %and3787.i, 0
  br i1 %tobool3788.not.i, label %if.then3784.i.cond.false3819.i_crit_edge, label %land.lhs.true3789.i

if.then3784.i.cond.false3819.i_crit_edge:         ; preds = %if.then3784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3819.i

land.lhs.true3789.i:                              ; preds = %if.then3784.i
  %funcs3792.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %990 = ptrtoint ptr %funcs3792.i to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load ptr, ptr %funcs3792.i, align 4
  %tobool3793.not.i = icmp eq ptr %991, null
  br i1 %tobool3793.not.i, label %land.lhs.true3789.i.cond.false3819.i_crit_edge, label %land.lhs.true3794.i

land.lhs.true3789.i.cond.false3819.i_crit_edge:   ; preds = %land.lhs.true3789.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3819.i

land.lhs.true3794.i:                              ; preds = %land.lhs.true3789.i
  %sriov_wreg3798.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %991, i32 0, i32 12
  %992 = ptrtoint ptr %sriov_wreg3798.i to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load ptr, ptr %sriov_wreg3798.i, align 4
  %tobool3799.not.i = icmp eq ptr %993, null
  br i1 %tobool3799.not.i, label %land.lhs.true3794.i.cond.false3819.i_crit_edge, label %cond.true3800.i

land.lhs.true3794.i.cond.false3819.i_crit_edge:   ; preds = %land.lhs.true3794.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3819.i

cond.true3800.i:                                  ; preds = %land.lhs.true3794.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx3806.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %994 = ptrtoint ptr %arrayidx3806.i to i32
  call void @__asan_load4_noabort(i32 %994)
  %995 = load ptr, ptr %arrayidx3806.i, align 8
  %arrayidx3808.i = getelementptr i32, ptr %995, i32 1
  %996 = ptrtoint ptr %arrayidx3808.i to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load i32, ptr %arrayidx3808.i, align 4
  %add3809.i = add i32 %997, 18
  %gpu_addr3813.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %998 = ptrtoint ptr %gpu_addr3813.i to i32
  call void @__asan_load8_noabort(i32 %998)
  %999 = load i64, ptr %gpu_addr3813.i, align 8
  %conv3814.i = zext i32 %offset.0.ph.i to i64
  %add3815.i = add i64 %999, %conv3814.i
  %shr3816.i = lshr i64 %add3815.i, 32
  %conv3818.i = trunc i64 %shr3816.i to i32
  tail call void %993(ptr noundef %adev, i32 noundef %add3809.i, i32 noundef %conv3818.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3834.i

cond.false3819.i:                                 ; preds = %land.lhs.true3794.i.cond.false3819.i_crit_edge, %land.lhs.true3789.i.cond.false3819.i_crit_edge, %if.then3784.i.cond.false3819.i_crit_edge
  %arrayidx3821.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1000 = ptrtoint ptr %arrayidx3821.i to i32
  call void @__asan_load4_noabort(i32 %1000)
  %1001 = load ptr, ptr %arrayidx3821.i, align 8
  %arrayidx3823.i = getelementptr i32, ptr %1001, i32 1
  %1002 = ptrtoint ptr %arrayidx3823.i to i32
  call void @__asan_load4_noabort(i32 %1002)
  %1003 = load i32, ptr %arrayidx3823.i, align 4
  %add3824.i = add i32 %1003, 18
  %gpu_addr3828.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %1004 = ptrtoint ptr %gpu_addr3828.i to i32
  call void @__asan_load8_noabort(i32 %1004)
  %1005 = load i64, ptr %gpu_addr3828.i, align 8
  %conv3829.i = zext i32 %offset.0.ph.i to i64
  %add3830.i = add i64 %1005, %conv3829.i
  %shr3831.i = lshr i64 %add3830.i, 32
  %conv3833.i = trunc i64 %shr3831.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3824.i, i32 noundef %conv3833.i, i32 noundef 0) #7
  br label %cond.end3834.i

cond.end3834.i:                                   ; preds = %cond.false3819.i, %cond.true3800.i
  %1006 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1006)
  %1007 = load i32, ptr %virt, align 8
  %and3837.i = and i32 %1007, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3837.i)
  %tobool3838.not.i = icmp eq i32 %and3837.i, 0
  br i1 %tobool3838.not.i, label %cond.end3834.i.cond.false3941.i_crit_edge, label %land.lhs.true3839.i

cond.end3834.i.cond.false3941.i_crit_edge:        ; preds = %cond.end3834.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3941.i

land.lhs.true3839.i:                              ; preds = %cond.end3834.i
  %funcs3842.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1008 = ptrtoint ptr %funcs3842.i to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load ptr, ptr %funcs3842.i, align 4
  %tobool3843.not.i = icmp eq ptr %1009, null
  br i1 %tobool3843.not.i, label %land.lhs.true3839.i.cond.false3941.i_crit_edge, label %land.lhs.true3844.i

land.lhs.true3839.i.cond.false3941.i_crit_edge:   ; preds = %land.lhs.true3839.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3941.i

land.lhs.true3844.i:                              ; preds = %land.lhs.true3839.i
  %sriov_wreg3848.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1009, i32 0, i32 12
  %1010 = ptrtoint ptr %sriov_wreg3848.i to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load ptr, ptr %sriov_wreg3848.i, align 4
  %tobool3849.not.i = icmp eq ptr %1011, null
  br i1 %tobool3849.not.i, label %land.lhs.true3844.i.cond.false3941.i_crit_edge, label %cond.true3850.i

land.lhs.true3844.i.cond.false3941.i_crit_edge:   ; preds = %land.lhs.true3844.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3941.i

cond.true3850.i:                                  ; preds = %land.lhs.true3844.i
  %arrayidx3856.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1012 = ptrtoint ptr %arrayidx3856.i to i32
  call void @__asan_load4_noabort(i32 %1012)
  %1013 = load ptr, ptr %arrayidx3856.i, align 8
  %arrayidx3858.i = getelementptr i32, ptr %1013, i32 1
  %1014 = ptrtoint ptr %arrayidx3858.i to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load i32, ptr %arrayidx3858.i, align 4
  %add3859.i = add i32 %1015, 17
  %add3870.i = shl i32 %1015, 2
  %shl3871.i = add i32 %add3870.i, 5812
  %and3872.i = and i32 %shl3871.i, 1048572
  %1016 = add nsw i32 %and3872.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1016)
  %1017 = icmp ult i32 %1016, 9728
  %1018 = add nsw i32 %and3872.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1018)
  %1019 = icmp ult i32 %1018, 9728
  %1020 = add nsw i32 %and3872.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1020)
  %1021 = icmp ult i32 %1020, 1536
  br i1 %1017, label %cond.true3850.i.if.end3936.i_crit_edge, label %if.else3913.i

cond.true3850.i.if.end3936.i_crit_edge:           ; preds = %cond.true3850.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3936.i

if.else3913.i:                                    ; preds = %cond.true3850.i
  %1022 = add nsw i32 %and3872.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1022)
  %1023 = icmp ult i32 %1022, 1536
  br i1 %1023, label %if.then3915.i, label %if.else3919.i

if.then3915.i:                                    ; preds = %if.else3913.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3918.i = add nuw nsw i32 %and3872.i, 67584
  br label %if.end3936.i

if.else3919.i:                                    ; preds = %if.else3913.i
  br i1 %1019, label %if.else3919.i.if.end3936.i_crit_edge, label %if.else3925.i

if.else3919.i.if.end3936.i_crit_edge:             ; preds = %if.else3919.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3936.i

if.else3925.i:                                    ; preds = %if.else3919.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3930.i = add nsw i32 %and3872.i, -98304
  %spec.select10625.i = select i1 %1021, i32 %add3930.i, i32 %and3872.i
  br label %if.end3936.i

if.end3936.i:                                     ; preds = %if.else3925.i, %if.else3919.i.if.end3936.i_crit_edge, %if.then3915.i, %cond.true3850.i.if.end3936.i_crit_edge
  %internal_reg_offset3860.0.i = phi i32 [ %add3918.i, %if.then3915.i ], [ %spec.select10625.i, %if.else3925.i ], [ %1016, %cond.true3850.i.if.end3936.i_crit_edge ], [ %1018, %if.else3919.i.if.end3936.i_crit_edge ]
  %1024 = shl i32 %internal_reg_offset3860.0.i, 14
  %shl3939.i = and i32 %1024, -65536
  %or3940.i = or i32 %shl3939.i, 1
  tail call void %1011(ptr noundef %adev, i32 noundef %add3859.i, i32 noundef %or3940.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then4133.i

cond.false3941.i:                                 ; preds = %land.lhs.true3844.i.cond.false3941.i_crit_edge, %land.lhs.true3839.i.cond.false3941.i_crit_edge, %cond.end3834.i.cond.false3941.i_crit_edge
  %arrayidx3943.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1025 = ptrtoint ptr %arrayidx3943.i to i32
  call void @__asan_load4_noabort(i32 %1025)
  %1026 = load ptr, ptr %arrayidx3943.i, align 8
  %arrayidx3945.i = getelementptr i32, ptr %1026, i32 1
  %1027 = ptrtoint ptr %arrayidx3945.i to i32
  call void @__asan_load4_noabort(i32 %1027)
  %1028 = load i32, ptr %arrayidx3945.i, align 4
  %add3946.i = add i32 %1028, 17
  %add3957.i = shl i32 %1028, 2
  %shl3958.i = add i32 %add3957.i, 5812
  %and3959.i = and i32 %shl3958.i, 1048572
  %1029 = add nsw i32 %and3959.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1029)
  %1030 = icmp ult i32 %1029, 9728
  %1031 = add nsw i32 %and3959.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1031)
  %1032 = icmp ult i32 %1031, 9728
  %1033 = add nsw i32 %and3959.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1033)
  %1034 = icmp ult i32 %1033, 1536
  br i1 %1030, label %cond.false3941.i.if.end4023.i_crit_edge, label %if.else4000.i

cond.false3941.i.if.end4023.i_crit_edge:          ; preds = %cond.false3941.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4023.i

if.else4000.i:                                    ; preds = %cond.false3941.i
  %1035 = add nsw i32 %and3959.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1035)
  %1036 = icmp ult i32 %1035, 1536
  br i1 %1036, label %if.then4002.i, label %if.else4006.i

if.then4002.i:                                    ; preds = %if.else4000.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4005.i = add nuw nsw i32 %and3959.i, 67584
  br label %if.end4023.i

if.else4006.i:                                    ; preds = %if.else4000.i
  br i1 %1032, label %if.else4006.i.if.end4023.i_crit_edge, label %if.else4012.i

if.else4006.i.if.end4023.i_crit_edge:             ; preds = %if.else4006.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4023.i

if.else4012.i:                                    ; preds = %if.else4006.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4017.i = add nsw i32 %and3959.i, -98304
  %spec.select10626.i = select i1 %1034, i32 %add4017.i, i32 %and3959.i
  br label %if.end4023.i

if.end4023.i:                                     ; preds = %if.else4012.i, %if.else4006.i.if.end4023.i_crit_edge, %if.then4002.i, %cond.false3941.i.if.end4023.i_crit_edge
  %internal_reg_offset3947.0.i = phi i32 [ %add4005.i, %if.then4002.i ], [ %spec.select10626.i, %if.else4012.i ], [ %1029, %cond.false3941.i.if.end4023.i_crit_edge ], [ %1031, %if.else4006.i.if.end4023.i_crit_edge ]
  %1037 = shl i32 %internal_reg_offset3947.0.i, 14
  %shl4026.i = and i32 %1037, -65536
  %or4027.i = or i32 %shl4026.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3946.i, i32 noundef %or4027.i, i32 noundef 0) #7
  br label %if.then4133.i

if.then4133.i:                                    ; preds = %if.end4023.i, %if.end3936.i
  %1038 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1038)
  %1039 = load i32, ptr %virt, align 8
  %and4136.i = and i32 %1039, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4136.i)
  %tobool4137.not.i = icmp eq i32 %and4136.i, 0
  br i1 %tobool4137.not.i, label %if.then4133.i.cond.false4159.i_crit_edge, label %land.lhs.true4138.i

if.then4133.i.cond.false4159.i_crit_edge:         ; preds = %if.then4133.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4159.i

land.lhs.true4138.i:                              ; preds = %if.then4133.i
  %funcs4141.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1040 = ptrtoint ptr %funcs4141.i to i32
  call void @__asan_load4_noabort(i32 %1040)
  %1041 = load ptr, ptr %funcs4141.i, align 4
  %tobool4142.not.i = icmp eq ptr %1041, null
  br i1 %tobool4142.not.i, label %land.lhs.true4138.i.cond.false4159.i_crit_edge, label %land.lhs.true4143.i

land.lhs.true4138.i.cond.false4159.i_crit_edge:   ; preds = %land.lhs.true4138.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4159.i

land.lhs.true4143.i:                              ; preds = %land.lhs.true4138.i
  %sriov_wreg4147.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1041, i32 0, i32 12
  %1042 = ptrtoint ptr %sriov_wreg4147.i to i32
  call void @__asan_load4_noabort(i32 %1042)
  %1043 = load ptr, ptr %sriov_wreg4147.i, align 4
  %tobool4148.not.i = icmp eq ptr %1043, null
  br i1 %tobool4148.not.i, label %land.lhs.true4143.i.cond.false4159.i_crit_edge, label %cond.true4149.i

land.lhs.true4143.i.cond.false4159.i_crit_edge:   ; preds = %land.lhs.true4143.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4159.i

cond.true4149.i:                                  ; preds = %land.lhs.true4143.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx4155.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1044 = ptrtoint ptr %arrayidx4155.i to i32
  call void @__asan_load4_noabort(i32 %1044)
  %1045 = load ptr, ptr %arrayidx4155.i, align 8
  %arrayidx4157.i = getelementptr i32, ptr %1045, i32 1
  %1046 = ptrtoint ptr %arrayidx4157.i to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load i32, ptr %arrayidx4157.i, align 4
  %add4158.i = add i32 %1047, 18
  tail call void %1043(ptr noundef %adev, i32 noundef %add4158.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4165.i

cond.false4159.i:                                 ; preds = %land.lhs.true4143.i.cond.false4159.i_crit_edge, %land.lhs.true4138.i.cond.false4159.i_crit_edge, %if.then4133.i.cond.false4159.i_crit_edge
  %arrayidx4161.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1048 = ptrtoint ptr %arrayidx4161.i to i32
  call void @__asan_load4_noabort(i32 %1048)
  %1049 = load ptr, ptr %arrayidx4161.i, align 8
  %arrayidx4163.i = getelementptr i32, ptr %1049, i32 1
  %1050 = ptrtoint ptr %arrayidx4163.i to i32
  call void @__asan_load4_noabort(i32 %1050)
  %1051 = load i32, ptr %arrayidx4163.i, align 4
  %add4164.i = add i32 %1051, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4164.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4165.i

cond.end4165.i:                                   ; preds = %cond.false4159.i, %cond.true4149.i
  %1052 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load i32, ptr %virt, align 8
  %and4168.i = and i32 %1053, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4168.i)
  %tobool4169.not.i = icmp eq i32 %and4168.i, 0
  br i1 %tobool4169.not.i, label %cond.end4165.i.cond.false4272.i_crit_edge, label %land.lhs.true4170.i

cond.end4165.i.cond.false4272.i_crit_edge:        ; preds = %cond.end4165.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4272.i

land.lhs.true4170.i:                              ; preds = %cond.end4165.i
  %funcs4173.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1054 = ptrtoint ptr %funcs4173.i to i32
  call void @__asan_load4_noabort(i32 %1054)
  %1055 = load ptr, ptr %funcs4173.i, align 4
  %tobool4174.not.i = icmp eq ptr %1055, null
  br i1 %tobool4174.not.i, label %land.lhs.true4170.i.cond.false4272.i_crit_edge, label %land.lhs.true4175.i

land.lhs.true4170.i.cond.false4272.i_crit_edge:   ; preds = %land.lhs.true4170.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4272.i

land.lhs.true4175.i:                              ; preds = %land.lhs.true4170.i
  %sriov_wreg4179.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1055, i32 0, i32 12
  %1056 = ptrtoint ptr %sriov_wreg4179.i to i32
  call void @__asan_load4_noabort(i32 %1056)
  %1057 = load ptr, ptr %sriov_wreg4179.i, align 4
  %tobool4180.not.i = icmp eq ptr %1057, null
  br i1 %tobool4180.not.i, label %land.lhs.true4175.i.cond.false4272.i_crit_edge, label %cond.true4181.i

land.lhs.true4175.i.cond.false4272.i_crit_edge:   ; preds = %land.lhs.true4175.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4272.i

cond.true4181.i:                                  ; preds = %land.lhs.true4175.i
  %arrayidx4187.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1058 = ptrtoint ptr %arrayidx4187.i to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load ptr, ptr %arrayidx4187.i, align 8
  %arrayidx4189.i = getelementptr i32, ptr %1059, i32 1
  %1060 = ptrtoint ptr %arrayidx4189.i to i32
  call void @__asan_load4_noabort(i32 %1060)
  %1061 = load i32, ptr %arrayidx4189.i, align 4
  %add4190.i = add i32 %1061, 17
  %add4201.i = shl i32 %1061, 2
  %shl4202.i = add i32 %add4201.i, 2320
  %and4203.i = and i32 %shl4202.i, 1048572
  %1062 = add nsw i32 %and4203.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1062)
  %1063 = icmp ult i32 %1062, 9728
  %1064 = add nsw i32 %and4203.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1064)
  %1065 = icmp ult i32 %1064, 9728
  %1066 = add nsw i32 %and4203.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1066)
  %1067 = icmp ult i32 %1066, 1536
  br i1 %1063, label %cond.true4181.i.if.end4267.i_crit_edge, label %if.else4244.i

cond.true4181.i.if.end4267.i_crit_edge:           ; preds = %cond.true4181.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4267.i

if.else4244.i:                                    ; preds = %cond.true4181.i
  %1068 = add nsw i32 %and4203.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1068)
  %1069 = icmp ult i32 %1068, 1536
  br i1 %1069, label %if.then4246.i, label %if.else4250.i

if.then4246.i:                                    ; preds = %if.else4244.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4249.i = add nuw nsw i32 %and4203.i, 67584
  br label %if.end4267.i

if.else4250.i:                                    ; preds = %if.else4244.i
  br i1 %1065, label %if.else4250.i.if.end4267.i_crit_edge, label %if.else4256.i

if.else4250.i.if.end4267.i_crit_edge:             ; preds = %if.else4250.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4267.i

if.else4256.i:                                    ; preds = %if.else4250.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4261.i = add nsw i32 %and4203.i, -98304
  %spec.select10627.i = select i1 %1067, i32 %add4261.i, i32 %and4203.i
  br label %if.end4267.i

if.end4267.i:                                     ; preds = %if.else4256.i, %if.else4250.i.if.end4267.i_crit_edge, %if.then4246.i, %cond.true4181.i.if.end4267.i_crit_edge
  %internal_reg_offset4191.0.i = phi i32 [ %add4249.i, %if.then4246.i ], [ %spec.select10627.i, %if.else4256.i ], [ %1062, %cond.true4181.i.if.end4267.i_crit_edge ], [ %1064, %if.else4250.i.if.end4267.i_crit_edge ]
  %1070 = shl i32 %internal_reg_offset4191.0.i, 14
  %shl4270.i = and i32 %1070, -65536
  %or4271.i = or i32 %shl4270.i, 1
  tail call void %1057(ptr noundef %adev, i32 noundef %add4190.i, i32 noundef %or4271.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then5423.i

cond.false4272.i:                                 ; preds = %land.lhs.true4175.i.cond.false4272.i_crit_edge, %land.lhs.true4170.i.cond.false4272.i_crit_edge, %cond.end4165.i.cond.false4272.i_crit_edge
  %arrayidx4274.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1071 = ptrtoint ptr %arrayidx4274.i to i32
  call void @__asan_load4_noabort(i32 %1071)
  %1072 = load ptr, ptr %arrayidx4274.i, align 8
  %arrayidx4276.i = getelementptr i32, ptr %1072, i32 1
  %1073 = ptrtoint ptr %arrayidx4276.i to i32
  call void @__asan_load4_noabort(i32 %1073)
  %1074 = load i32, ptr %arrayidx4276.i, align 4
  %add4277.i = add i32 %1074, 17
  %add4288.i = shl i32 %1074, 2
  %shl4289.i = add i32 %add4288.i, 2320
  %and4290.i = and i32 %shl4289.i, 1048572
  %1075 = add nsw i32 %and4290.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1075)
  %1076 = icmp ult i32 %1075, 9728
  %1077 = add nsw i32 %and4290.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1077)
  %1078 = icmp ult i32 %1077, 9728
  %1079 = add nsw i32 %and4290.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1079)
  %1080 = icmp ult i32 %1079, 1536
  br i1 %1076, label %cond.false4272.i.if.end4354.i_crit_edge, label %if.else4331.i

cond.false4272.i.if.end4354.i_crit_edge:          ; preds = %cond.false4272.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4354.i

if.else4331.i:                                    ; preds = %cond.false4272.i
  %1081 = add nsw i32 %and4290.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1081)
  %1082 = icmp ult i32 %1081, 1536
  br i1 %1082, label %if.then4333.i, label %if.else4337.i

if.then4333.i:                                    ; preds = %if.else4331.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4336.i = add nuw nsw i32 %and4290.i, 67584
  br label %if.end4354.i

if.else4337.i:                                    ; preds = %if.else4331.i
  br i1 %1078, label %if.else4337.i.if.end4354.i_crit_edge, label %if.else4343.i

if.else4337.i.if.end4354.i_crit_edge:             ; preds = %if.else4337.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4354.i

if.else4343.i:                                    ; preds = %if.else4337.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4348.i = add nsw i32 %and4290.i, -98304
  %spec.select10628.i = select i1 %1080, i32 %add4348.i, i32 %and4290.i
  br label %if.end4354.i

if.end4354.i:                                     ; preds = %if.else4343.i, %if.else4337.i.if.end4354.i_crit_edge, %if.then4333.i, %cond.false4272.i.if.end4354.i_crit_edge
  %internal_reg_offset4278.0.i = phi i32 [ %add4336.i, %if.then4333.i ], [ %spec.select10628.i, %if.else4343.i ], [ %1075, %cond.false4272.i.if.end4354.i_crit_edge ], [ %1077, %if.else4337.i.if.end4354.i_crit_edge ]
  %1083 = shl i32 %internal_reg_offset4278.0.i, 14
  %shl4357.i = and i32 %1083, -65536
  %or4358.i = or i32 %shl4357.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4277.i, i32 noundef %or4358.i, i32 noundef 0) #7
  br label %if.then5423.i

if.else4683.i:                                    ; preds = %if.else3406.i, %if.else3400.i.if.else4683.i_crit_edge, %if.then3396.i, %if.else3340.i.if.else4683.i_crit_edge
  %internal_reg_offset3341.0.i = phi i32 [ %add3399.i, %if.then3396.i ], [ %spec.select10622.i, %if.else3406.i ], [ %928, %if.else3340.i.if.else4683.i_crit_edge ], [ %930, %if.else3400.i.if.else4683.i_crit_edge ]
  %shr3419.i = lshr i32 %internal_reg_offset3341.0.i, 2
  %dpg_sram_curr_addr3423.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 13
  %1084 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1084)
  %1085 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3424.i = getelementptr i32, ptr %1085, i32 1
  store ptr %incdec.ptr3424.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1086 = ptrtoint ptr %1085 to i32
  call void @__asan_store4_noabort(i32 %1086)
  store i32 %shr3419.i, ptr %1085, align 4
  %1087 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3429.i = getelementptr i32, ptr %1087, i32 1
  store ptr %incdec.ptr3429.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1088 = ptrtoint ptr %1087 to i32
  call void @__asan_store4_noabort(i32 %1088)
  store i32 0, ptr %1087, align 4
  %1089 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1089)
  %1090 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx4693.i = getelementptr i32, ptr %1090, i32 1
  %1091 = ptrtoint ptr %arrayidx4693.i to i32
  call void @__asan_load4_noabort(i32 %1091)
  %1092 = load i32, ptr %arrayidx4693.i, align 4
  %add4694.i = shl i32 %1092, 2
  %shl4695.i = add i32 %add4694.i, 5808
  %and4696.i = and i32 %shl4695.i, 1048572
  %1093 = add nsw i32 %and4696.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1093)
  %1094 = icmp ult i32 %1093, 9728
  %1095 = add nsw i32 %and4696.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1095)
  %1096 = icmp ult i32 %1095, 9728
  %1097 = add nsw i32 %and4696.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1097)
  %1098 = icmp ult i32 %1097, 1536
  br i1 %1094, label %if.else4683.i.if.end4760.i_crit_edge, label %if.else4737.i

if.else4683.i.if.end4760.i_crit_edge:             ; preds = %if.else4683.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4760.i

if.else4737.i:                                    ; preds = %if.else4683.i
  %1099 = add nsw i32 %and4696.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1099)
  %1100 = icmp ult i32 %1099, 1536
  br i1 %1100, label %if.then4739.i, label %if.else4743.i

if.then4739.i:                                    ; preds = %if.else4737.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4742.i = add nuw nsw i32 %and4696.i, 67584
  br label %if.end4760.i

if.else4743.i:                                    ; preds = %if.else4737.i
  br i1 %1096, label %if.else4743.i.if.end4760.i_crit_edge, label %if.else4749.i

if.else4743.i.if.end4760.i_crit_edge:             ; preds = %if.else4743.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4760.i

if.else4749.i:                                    ; preds = %if.else4743.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4754.i = add nsw i32 %and4696.i, -98304
  %spec.select10629.i = select i1 %1098, i32 %add4754.i, i32 %and4696.i
  br label %if.end4760.i

if.end4760.i:                                     ; preds = %if.else4749.i, %if.else4743.i.if.end4760.i_crit_edge, %if.then4739.i, %if.else4683.i.if.end4760.i_crit_edge
  %internal_reg_offset4684.0.i = phi i32 [ %add4742.i, %if.then4739.i ], [ %spec.select10629.i, %if.else4749.i ], [ %1093, %if.else4683.i.if.end4760.i_crit_edge ], [ %1095, %if.else4743.i.if.end4760.i_crit_edge ]
  %shr4762.i = lshr i32 %internal_reg_offset4684.0.i, 2
  %1101 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1101)
  %1102 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr4767.i = getelementptr i32, ptr %1102, i32 1
  store ptr %incdec.ptr4767.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1103 = ptrtoint ptr %1102 to i32
  call void @__asan_store4_noabort(i32 %1103)
  store i32 %shr4762.i, ptr %1102, align 4
  %1104 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr4772.i = getelementptr i32, ptr %1104, i32 1
  store ptr %incdec.ptr4772.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1105 = ptrtoint ptr %1104 to i32
  call void @__asan_store4_noabort(i32 %1105)
  store i32 0, ptr %1104, align 4
  %1106 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1106)
  %1107 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx5015.i = getelementptr i32, ptr %1107, i32 1
  %1108 = ptrtoint ptr %arrayidx5015.i to i32
  call void @__asan_load4_noabort(i32 %1108)
  %1109 = load i32, ptr %arrayidx5015.i, align 4
  %add5016.i = shl i32 %1109, 2
  %shl5017.i = add i32 %add5016.i, 5812
  %and5018.i = and i32 %shl5017.i, 1048572
  %1110 = add nsw i32 %and5018.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1110)
  %1111 = icmp ult i32 %1110, 9728
  %1112 = add nsw i32 %and5018.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1112)
  %1113 = icmp ult i32 %1112, 9728
  %1114 = add nsw i32 %and5018.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1114)
  %1115 = icmp ult i32 %1114, 1536
  br i1 %1111, label %if.end4760.i.if.end5082.i_crit_edge, label %if.else5059.i

if.end4760.i.if.end5082.i_crit_edge:              ; preds = %if.end4760.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5082.i

if.else5059.i:                                    ; preds = %if.end4760.i
  %1116 = add nsw i32 %and5018.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1116)
  %1117 = icmp ult i32 %1116, 1536
  br i1 %1117, label %if.then5061.i, label %if.else5065.i

if.then5061.i:                                    ; preds = %if.else5059.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5064.i = add nuw nsw i32 %and5018.i, 67584
  br label %if.end5082.i

if.else5065.i:                                    ; preds = %if.else5059.i
  br i1 %1113, label %if.else5065.i.if.end5082.i_crit_edge, label %if.else5071.i

if.else5065.i.if.end5082.i_crit_edge:             ; preds = %if.else5065.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5082.i

if.else5071.i:                                    ; preds = %if.else5065.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5076.i = add nsw i32 %and5018.i, -98304
  %spec.select10630.i = select i1 %1115, i32 %add5076.i, i32 %and5018.i
  br label %if.end5082.i

if.end5082.i:                                     ; preds = %if.else5071.i, %if.else5065.i.if.end5082.i_crit_edge, %if.then5061.i, %if.end4760.i.if.end5082.i_crit_edge
  %internal_reg_offset5006.0.i = phi i32 [ %add5064.i, %if.then5061.i ], [ %spec.select10630.i, %if.else5071.i ], [ %1110, %if.end4760.i.if.end5082.i_crit_edge ], [ %1112, %if.else5065.i.if.end5082.i_crit_edge ]
  %shr5084.i = lshr i32 %internal_reg_offset5006.0.i, 2
  %1118 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1118)
  %1119 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr5089.i = getelementptr i32, ptr %1119, i32 1
  store ptr %incdec.ptr5089.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1120 = ptrtoint ptr %1119 to i32
  call void @__asan_store4_noabort(i32 %1120)
  store i32 %shr5084.i, ptr %1119, align 4
  %1121 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr5094.i = getelementptr i32, ptr %1121, i32 1
  store ptr %incdec.ptr5094.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1122 = ptrtoint ptr %1121 to i32
  call void @__asan_store4_noabort(i32 %1122)
  store i32 0, ptr %1121, align 4
  %1123 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1123)
  %1124 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx5337.i = getelementptr i32, ptr %1124, i32 1
  %1125 = ptrtoint ptr %arrayidx5337.i to i32
  call void @__asan_load4_noabort(i32 %1125)
  %1126 = load i32, ptr %arrayidx5337.i, align 4
  %add5338.i = shl i32 %1126, 2
  %shl5339.i = add i32 %add5338.i, 2320
  %and5340.i = and i32 %shl5339.i, 1048572
  %1127 = add nsw i32 %and5340.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1127)
  %1128 = icmp ult i32 %1127, 9728
  %1129 = add nsw i32 %and5340.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1129)
  %1130 = icmp ult i32 %1129, 9728
  %1131 = add nsw i32 %and5340.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1131)
  %1132 = icmp ult i32 %1131, 1536
  br i1 %1128, label %if.end5082.i.if.else5650.i_crit_edge, label %if.else5381.i

if.end5082.i.if.else5650.i_crit_edge:             ; preds = %if.end5082.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5650.i

if.else5381.i:                                    ; preds = %if.end5082.i
  %1133 = add nsw i32 %and5340.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1133)
  %1134 = icmp ult i32 %1133, 1536
  br i1 %1134, label %if.then5383.i, label %if.else5387.i

if.then5383.i:                                    ; preds = %if.else5381.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5386.i = add nuw nsw i32 %and5340.i, 67584
  br label %if.else5650.i

if.else5387.i:                                    ; preds = %if.else5381.i
  br i1 %1130, label %if.else5387.i.if.else5650.i_crit_edge, label %if.else5393.i

if.else5387.i.if.else5650.i_crit_edge:            ; preds = %if.else5387.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5650.i

if.else5393.i:                                    ; preds = %if.else5387.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5398.i = add nsw i32 %and5340.i, -98304
  %spec.select10631.i = select i1 %1132, i32 %add5398.i, i32 %and5340.i
  br label %if.else5650.i

if.then5423.i:                                    ; preds = %if.end4354.i, %if.end4267.i
  %1135 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1135)
  %1136 = load i32, ptr %virt, align 8
  %and5426.i = and i32 %1136, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5426.i)
  %tobool5427.not.i = icmp eq i32 %and5426.i, 0
  br i1 %tobool5427.not.i, label %if.then5423.i.cond.false5449.i_crit_edge, label %land.lhs.true5428.i

if.then5423.i.cond.false5449.i_crit_edge:         ; preds = %if.then5423.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5449.i

land.lhs.true5428.i:                              ; preds = %if.then5423.i
  %funcs5431.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1137 = ptrtoint ptr %funcs5431.i to i32
  call void @__asan_load4_noabort(i32 %1137)
  %1138 = load ptr, ptr %funcs5431.i, align 4
  %tobool5432.not.i = icmp eq ptr %1138, null
  br i1 %tobool5432.not.i, label %land.lhs.true5428.i.cond.false5449.i_crit_edge, label %land.lhs.true5433.i

land.lhs.true5428.i.cond.false5449.i_crit_edge:   ; preds = %land.lhs.true5428.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5449.i

land.lhs.true5433.i:                              ; preds = %land.lhs.true5428.i
  %sriov_wreg5437.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1138, i32 0, i32 12
  %1139 = ptrtoint ptr %sriov_wreg5437.i to i32
  call void @__asan_load4_noabort(i32 %1139)
  %1140 = load ptr, ptr %sriov_wreg5437.i, align 4
  %tobool5438.not.i = icmp eq ptr %1140, null
  br i1 %tobool5438.not.i, label %land.lhs.true5433.i.cond.false5449.i_crit_edge, label %cond.true5439.i

land.lhs.true5433.i.cond.false5449.i_crit_edge:   ; preds = %land.lhs.true5433.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5449.i

cond.true5439.i:                                  ; preds = %land.lhs.true5433.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx5445.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1141 = ptrtoint ptr %arrayidx5445.i to i32
  call void @__asan_load4_noabort(i32 %1141)
  %1142 = load ptr, ptr %arrayidx5445.i, align 8
  %arrayidx5447.i = getelementptr i32, ptr %1142, i32 1
  %1143 = ptrtoint ptr %arrayidx5447.i to i32
  call void @__asan_load4_noabort(i32 %1143)
  %1144 = load i32, ptr %arrayidx5447.i, align 4
  %add5448.i = add i32 %1144, 18
  tail call void %1140(ptr noundef %adev, i32 noundef %add5448.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end5455.i

cond.false5449.i:                                 ; preds = %land.lhs.true5433.i.cond.false5449.i_crit_edge, %land.lhs.true5428.i.cond.false5449.i_crit_edge, %if.then5423.i.cond.false5449.i_crit_edge
  %arrayidx5451.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1145 = ptrtoint ptr %arrayidx5451.i to i32
  call void @__asan_load4_noabort(i32 %1145)
  %1146 = load ptr, ptr %arrayidx5451.i, align 8
  %arrayidx5453.i = getelementptr i32, ptr %1146, i32 1
  %1147 = ptrtoint ptr %arrayidx5453.i to i32
  call void @__asan_load4_noabort(i32 %1147)
  %1148 = load i32, ptr %arrayidx5453.i, align 4
  %add5454.i = add i32 %1148, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5454.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end5455.i

cond.end5455.i:                                   ; preds = %cond.false5449.i, %cond.true5439.i
  %1149 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1149)
  %1150 = load i32, ptr %virt, align 8
  %and5458.i = and i32 %1150, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5458.i)
  %tobool5459.not.i = icmp eq i32 %and5458.i, 0
  br i1 %tobool5459.not.i, label %cond.end5455.i.cond.false5562.i_crit_edge, label %land.lhs.true5460.i

cond.end5455.i.cond.false5562.i_crit_edge:        ; preds = %cond.end5455.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5562.i

land.lhs.true5460.i:                              ; preds = %cond.end5455.i
  %funcs5463.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1151 = ptrtoint ptr %funcs5463.i to i32
  call void @__asan_load4_noabort(i32 %1151)
  %1152 = load ptr, ptr %funcs5463.i, align 4
  %tobool5464.not.i = icmp eq ptr %1152, null
  br i1 %tobool5464.not.i, label %land.lhs.true5460.i.cond.false5562.i_crit_edge, label %land.lhs.true5465.i

land.lhs.true5460.i.cond.false5562.i_crit_edge:   ; preds = %land.lhs.true5460.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5562.i

land.lhs.true5465.i:                              ; preds = %land.lhs.true5460.i
  %sriov_wreg5469.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1152, i32 0, i32 12
  %1153 = ptrtoint ptr %sriov_wreg5469.i to i32
  call void @__asan_load4_noabort(i32 %1153)
  %1154 = load ptr, ptr %sriov_wreg5469.i, align 4
  %tobool5470.not.i = icmp eq ptr %1154, null
  br i1 %tobool5470.not.i, label %land.lhs.true5465.i.cond.false5562.i_crit_edge, label %cond.true5471.i

land.lhs.true5465.i.cond.false5562.i_crit_edge:   ; preds = %land.lhs.true5465.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5562.i

cond.true5471.i:                                  ; preds = %land.lhs.true5465.i
  %arrayidx5477.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1155 = ptrtoint ptr %arrayidx5477.i to i32
  call void @__asan_load4_noabort(i32 %1155)
  %1156 = load ptr, ptr %arrayidx5477.i, align 8
  %arrayidx5479.i = getelementptr i32, ptr %1156, i32 1
  %1157 = ptrtoint ptr %arrayidx5479.i to i32
  call void @__asan_load4_noabort(i32 %1157)
  %1158 = load i32, ptr %arrayidx5479.i, align 4
  %add5480.i = add i32 %1158, 17
  %add5491.i = shl i32 %1158, 2
  %shl5492.i = add i32 %add5491.i, 2324
  %and5493.i = and i32 %shl5492.i, 1048572
  %1159 = add nsw i32 %and5493.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1159)
  %1160 = icmp ult i32 %1159, 9728
  %1161 = add nsw i32 %and5493.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1161)
  %1162 = icmp ult i32 %1161, 9728
  %1163 = add nsw i32 %and5493.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1163)
  %1164 = icmp ult i32 %1163, 1536
  br i1 %1160, label %cond.true5471.i.if.end5557.i_crit_edge, label %if.else5534.i

cond.true5471.i.if.end5557.i_crit_edge:           ; preds = %cond.true5471.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5557.i

if.else5534.i:                                    ; preds = %cond.true5471.i
  %1165 = add nsw i32 %and5493.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1165)
  %1166 = icmp ult i32 %1165, 1536
  br i1 %1166, label %if.then5536.i, label %if.else5540.i

if.then5536.i:                                    ; preds = %if.else5534.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5539.i = add nuw nsw i32 %and5493.i, 67584
  br label %if.end5557.i

if.else5540.i:                                    ; preds = %if.else5534.i
  br i1 %1162, label %if.else5540.i.if.end5557.i_crit_edge, label %if.else5546.i

if.else5540.i.if.end5557.i_crit_edge:             ; preds = %if.else5540.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5557.i

if.else5546.i:                                    ; preds = %if.else5540.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5551.i = add nsw i32 %and5493.i, -98304
  %spec.select10632.i = select i1 %1164, i32 %add5551.i, i32 %and5493.i
  br label %if.end5557.i

if.end5557.i:                                     ; preds = %if.else5546.i, %if.else5540.i.if.end5557.i_crit_edge, %if.then5536.i, %cond.true5471.i.if.end5557.i_crit_edge
  %internal_reg_offset5481.0.i = phi i32 [ %add5539.i, %if.then5536.i ], [ %spec.select10632.i, %if.else5546.i ], [ %1159, %cond.true5471.i.if.end5557.i_crit_edge ], [ %1161, %if.else5540.i.if.end5557.i_crit_edge ]
  %1167 = shl i32 %internal_reg_offset5481.0.i, 14
  %shl5560.i = and i32 %1167, -65536
  %or5561.i = or i32 %shl5560.i, 1
  tail call void %1154(ptr noundef %adev, i32 noundef %add5480.i, i32 noundef %or5561.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then5745.i

cond.false5562.i:                                 ; preds = %land.lhs.true5465.i.cond.false5562.i_crit_edge, %land.lhs.true5460.i.cond.false5562.i_crit_edge, %cond.end5455.i.cond.false5562.i_crit_edge
  %arrayidx5564.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1168 = ptrtoint ptr %arrayidx5564.i to i32
  call void @__asan_load4_noabort(i32 %1168)
  %1169 = load ptr, ptr %arrayidx5564.i, align 8
  %arrayidx5566.i = getelementptr i32, ptr %1169, i32 1
  %1170 = ptrtoint ptr %arrayidx5566.i to i32
  call void @__asan_load4_noabort(i32 %1170)
  %1171 = load i32, ptr %arrayidx5566.i, align 4
  %add5567.i = add i32 %1171, 17
  %add5578.i = shl i32 %1171, 2
  %shl5579.i = add i32 %add5578.i, 2324
  %and5580.i = and i32 %shl5579.i, 1048572
  %1172 = add nsw i32 %and5580.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1172)
  %1173 = icmp ult i32 %1172, 9728
  %1174 = add nsw i32 %and5580.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1174)
  %1175 = icmp ult i32 %1174, 9728
  %1176 = add nsw i32 %and5580.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1176)
  %1177 = icmp ult i32 %1176, 1536
  br i1 %1173, label %cond.false5562.i.if.end5644.i_crit_edge, label %if.else5621.i

cond.false5562.i.if.end5644.i_crit_edge:          ; preds = %cond.false5562.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5644.i

if.else5621.i:                                    ; preds = %cond.false5562.i
  %1178 = add nsw i32 %and5580.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1178)
  %1179 = icmp ult i32 %1178, 1536
  br i1 %1179, label %if.then5623.i, label %if.else5627.i

if.then5623.i:                                    ; preds = %if.else5621.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5626.i = add nuw nsw i32 %and5580.i, 67584
  br label %if.end5644.i

if.else5627.i:                                    ; preds = %if.else5621.i
  br i1 %1175, label %if.else5627.i.if.end5644.i_crit_edge, label %if.else5633.i

if.else5627.i.if.end5644.i_crit_edge:             ; preds = %if.else5627.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5644.i

if.else5633.i:                                    ; preds = %if.else5627.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5638.i = add nsw i32 %and5580.i, -98304
  %spec.select10633.i = select i1 %1177, i32 %add5638.i, i32 %and5580.i
  br label %if.end5644.i

if.end5644.i:                                     ; preds = %if.else5633.i, %if.else5627.i.if.end5644.i_crit_edge, %if.then5623.i, %cond.false5562.i.if.end5644.i_crit_edge
  %internal_reg_offset5568.0.i = phi i32 [ %add5626.i, %if.then5623.i ], [ %spec.select10633.i, %if.else5633.i ], [ %1172, %cond.false5562.i.if.end5644.i_crit_edge ], [ %1174, %if.else5627.i.if.end5644.i_crit_edge ]
  %1180 = shl i32 %internal_reg_offset5568.0.i, 14
  %shl5647.i = and i32 %1180, -65536
  %or5648.i = or i32 %shl5647.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5567.i, i32 noundef %or5648.i, i32 noundef 0) #7
  br label %if.then5745.i

if.else5650.i:                                    ; preds = %if.else5393.i, %if.else5387.i.if.else5650.i_crit_edge, %if.then5383.i, %if.end5082.i.if.else5650.i_crit_edge
  %internal_reg_offset5328.0.i = phi i32 [ %add5386.i, %if.then5383.i ], [ %spec.select10631.i, %if.else5393.i ], [ %1127, %if.end5082.i.if.else5650.i_crit_edge ], [ %1129, %if.else5387.i.if.else5650.i_crit_edge ]
  %shr5406.i = lshr i32 %internal_reg_offset5328.0.i, 2
  %1181 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1181)
  %1182 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr5411.i = getelementptr i32, ptr %1182, i32 1
  store ptr %incdec.ptr5411.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1183 = ptrtoint ptr %1182 to i32
  call void @__asan_store4_noabort(i32 %1183)
  store i32 %shr5406.i, ptr %1182, align 4
  %1184 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr5416.i = getelementptr i32, ptr %1184, i32 1
  store ptr %incdec.ptr5416.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1185 = ptrtoint ptr %1184 to i32
  call void @__asan_store4_noabort(i32 %1185)
  store i32 0, ptr %1184, align 4
  %1186 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1186)
  %1187 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx5660.i = getelementptr i32, ptr %1187, i32 1
  %1188 = ptrtoint ptr %arrayidx5660.i to i32
  call void @__asan_load4_noabort(i32 %1188)
  %1189 = load i32, ptr %arrayidx5660.i, align 4
  %add5661.i = shl i32 %1189, 2
  %shl5662.i = add i32 %add5661.i, 2324
  %and5663.i = and i32 %shl5662.i, 1048572
  %1190 = add nsw i32 %and5663.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1190)
  %1191 = icmp ult i32 %1190, 9728
  %1192 = add nsw i32 %and5663.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1192)
  %1193 = icmp ult i32 %1192, 9728
  %1194 = add nsw i32 %and5663.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1194)
  %1195 = icmp ult i32 %1194, 1536
  br i1 %1191, label %if.else5650.i.if.else5990.i_crit_edge, label %if.else5704.i

if.else5650.i.if.else5990.i_crit_edge:            ; preds = %if.else5650.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5990.i

if.else5704.i:                                    ; preds = %if.else5650.i
  %1196 = add nsw i32 %and5663.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1196)
  %1197 = icmp ult i32 %1196, 1536
  br i1 %1197, label %if.then5706.i, label %if.else5710.i

if.then5706.i:                                    ; preds = %if.else5704.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5709.i = add nuw nsw i32 %and5663.i, 67584
  br label %if.else5990.i

if.else5710.i:                                    ; preds = %if.else5704.i
  br i1 %1193, label %if.else5710.i.if.else5990.i_crit_edge, label %if.else5716.i

if.else5710.i.if.else5990.i_crit_edge:            ; preds = %if.else5710.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5990.i

if.else5716.i:                                    ; preds = %if.else5710.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5721.i = add nsw i32 %and5663.i, -98304
  %spec.select10634.i = select i1 %1195, i32 %add5721.i, i32 %and5663.i
  br label %if.else5990.i

if.then5745.i:                                    ; preds = %if.end5644.i, %if.end5557.i
  %1198 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1198)
  %1199 = load i32, ptr %virt, align 8
  %and5748.i = and i32 %1199, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5748.i)
  %tobool5749.not.i = icmp eq i32 %and5748.i, 0
  br i1 %tobool5749.not.i, label %if.then5745.i.cond.false5780.i_crit_edge, label %land.lhs.true5750.i

if.then5745.i.cond.false5780.i_crit_edge:         ; preds = %if.then5745.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5780.i

land.lhs.true5750.i:                              ; preds = %if.then5745.i
  %funcs5753.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1200 = ptrtoint ptr %funcs5753.i to i32
  call void @__asan_load4_noabort(i32 %1200)
  %1201 = load ptr, ptr %funcs5753.i, align 4
  %tobool5754.not.i = icmp eq ptr %1201, null
  br i1 %tobool5754.not.i, label %land.lhs.true5750.i.cond.false5780.i_crit_edge, label %land.lhs.true5755.i

land.lhs.true5750.i.cond.false5780.i_crit_edge:   ; preds = %land.lhs.true5750.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5780.i

land.lhs.true5755.i:                              ; preds = %land.lhs.true5750.i
  %sriov_wreg5759.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1201, i32 0, i32 12
  %1202 = ptrtoint ptr %sriov_wreg5759.i to i32
  call void @__asan_load4_noabort(i32 %1202)
  %1203 = load ptr, ptr %sriov_wreg5759.i, align 4
  %tobool5760.not.i = icmp eq ptr %1203, null
  br i1 %tobool5760.not.i, label %land.lhs.true5755.i.cond.false5780.i_crit_edge, label %cond.true5761.i

land.lhs.true5755.i.cond.false5780.i_crit_edge:   ; preds = %land.lhs.true5755.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5780.i

cond.true5761.i:                                  ; preds = %land.lhs.true5755.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx5767.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1204 = ptrtoint ptr %arrayidx5767.i to i32
  call void @__asan_load4_noabort(i32 %1204)
  %1205 = load ptr, ptr %arrayidx5767.i, align 8
  %arrayidx5769.i = getelementptr i32, ptr %1205, i32 1
  %1206 = ptrtoint ptr %arrayidx5769.i to i32
  call void @__asan_load4_noabort(i32 %1206)
  %1207 = load i32, ptr %arrayidx5769.i, align 4
  %add5770.i = add i32 %1207, 18
  %gpu_addr5774.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %1208 = ptrtoint ptr %gpu_addr5774.i to i32
  call void @__asan_load8_noabort(i32 %1208)
  %1209 = load i64, ptr %gpu_addr5774.i, align 8
  %1210 = trunc i64 %1209 to i32
  %1211 = add i32 %offset.0.ph.i, 131072
  %conv5779.i = add i32 %1211, %1210
  tail call void %1203(ptr noundef %adev, i32 noundef %add5770.i, i32 noundef %conv5779.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end5795.i

cond.false5780.i:                                 ; preds = %land.lhs.true5755.i.cond.false5780.i_crit_edge, %land.lhs.true5750.i.cond.false5780.i_crit_edge, %if.then5745.i.cond.false5780.i_crit_edge
  %arrayidx5782.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1212 = ptrtoint ptr %arrayidx5782.i to i32
  call void @__asan_load4_noabort(i32 %1212)
  %1213 = load ptr, ptr %arrayidx5782.i, align 8
  %arrayidx5784.i = getelementptr i32, ptr %1213, i32 1
  %1214 = ptrtoint ptr %arrayidx5784.i to i32
  call void @__asan_load4_noabort(i32 %1214)
  %1215 = load i32, ptr %arrayidx5784.i, align 4
  %add5785.i = add i32 %1215, 18
  %gpu_addr5789.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %1216 = ptrtoint ptr %gpu_addr5789.i to i32
  call void @__asan_load8_noabort(i32 %1216)
  %1217 = load i64, ptr %gpu_addr5789.i, align 8
  %1218 = trunc i64 %1217 to i32
  %1219 = add i32 %offset.0.ph.i, 131072
  %conv5794.i = add i32 %1219, %1218
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5785.i, i32 noundef %conv5794.i, i32 noundef 0) #7
  br label %cond.end5795.i

cond.end5795.i:                                   ; preds = %cond.false5780.i, %cond.true5761.i
  %1220 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1220)
  %1221 = load i32, ptr %virt, align 8
  %and5798.i = and i32 %1221, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5798.i)
  %tobool5799.not.i = icmp eq i32 %and5798.i, 0
  br i1 %tobool5799.not.i, label %cond.end5795.i.cond.false5902.i_crit_edge, label %land.lhs.true5800.i

cond.end5795.i.cond.false5902.i_crit_edge:        ; preds = %cond.end5795.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5902.i

land.lhs.true5800.i:                              ; preds = %cond.end5795.i
  %funcs5803.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1222 = ptrtoint ptr %funcs5803.i to i32
  call void @__asan_load4_noabort(i32 %1222)
  %1223 = load ptr, ptr %funcs5803.i, align 4
  %tobool5804.not.i = icmp eq ptr %1223, null
  br i1 %tobool5804.not.i, label %land.lhs.true5800.i.cond.false5902.i_crit_edge, label %land.lhs.true5805.i

land.lhs.true5800.i.cond.false5902.i_crit_edge:   ; preds = %land.lhs.true5800.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5902.i

land.lhs.true5805.i:                              ; preds = %land.lhs.true5800.i
  %sriov_wreg5809.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1223, i32 0, i32 12
  %1224 = ptrtoint ptr %sriov_wreg5809.i to i32
  call void @__asan_load4_noabort(i32 %1224)
  %1225 = load ptr, ptr %sriov_wreg5809.i, align 4
  %tobool5810.not.i = icmp eq ptr %1225, null
  br i1 %tobool5810.not.i, label %land.lhs.true5805.i.cond.false5902.i_crit_edge, label %cond.true5811.i

land.lhs.true5805.i.cond.false5902.i_crit_edge:   ; preds = %land.lhs.true5805.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5902.i

cond.true5811.i:                                  ; preds = %land.lhs.true5805.i
  %arrayidx5817.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1226 = ptrtoint ptr %arrayidx5817.i to i32
  call void @__asan_load4_noabort(i32 %1226)
  %1227 = load ptr, ptr %arrayidx5817.i, align 8
  %arrayidx5819.i = getelementptr i32, ptr %1227, i32 1
  %1228 = ptrtoint ptr %arrayidx5819.i to i32
  call void @__asan_load4_noabort(i32 %1228)
  %1229 = load i32, ptr %arrayidx5819.i, align 4
  %add5820.i = add i32 %1229, 17
  %add5831.i = shl i32 %1229, 2
  %shl5832.i = add i32 %add5831.i, 5824
  %and5833.i = and i32 %shl5832.i, 1048572
  %1230 = add nsw i32 %and5833.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1230)
  %1231 = icmp ult i32 %1230, 9728
  %1232 = add nsw i32 %and5833.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1232)
  %1233 = icmp ult i32 %1232, 9728
  %1234 = add nsw i32 %and5833.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1234)
  %1235 = icmp ult i32 %1234, 1536
  br i1 %1231, label %cond.true5811.i.if.end5897.i_crit_edge, label %if.else5874.i

cond.true5811.i.if.end5897.i_crit_edge:           ; preds = %cond.true5811.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5897.i

if.else5874.i:                                    ; preds = %cond.true5811.i
  %1236 = add nsw i32 %and5833.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1236)
  %1237 = icmp ult i32 %1236, 1536
  br i1 %1237, label %if.then5876.i, label %if.else5880.i

if.then5876.i:                                    ; preds = %if.else5874.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5879.i = add nuw nsw i32 %and5833.i, 67584
  br label %if.end5897.i

if.else5880.i:                                    ; preds = %if.else5874.i
  br i1 %1233, label %if.else5880.i.if.end5897.i_crit_edge, label %if.else5886.i

if.else5880.i.if.end5897.i_crit_edge:             ; preds = %if.else5880.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5897.i

if.else5886.i:                                    ; preds = %if.else5880.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5891.i = add nsw i32 %and5833.i, -98304
  %spec.select10635.i = select i1 %1235, i32 %add5891.i, i32 %and5833.i
  br label %if.end5897.i

if.end5897.i:                                     ; preds = %if.else5886.i, %if.else5880.i.if.end5897.i_crit_edge, %if.then5876.i, %cond.true5811.i.if.end5897.i_crit_edge
  %internal_reg_offset5821.0.i = phi i32 [ %add5879.i, %if.then5876.i ], [ %spec.select10635.i, %if.else5886.i ], [ %1230, %cond.true5811.i.if.end5897.i_crit_edge ], [ %1232, %if.else5880.i.if.end5897.i_crit_edge ]
  %1238 = shl i32 %internal_reg_offset5821.0.i, 14
  %shl5900.i = and i32 %1238, -65536
  %or5901.i = or i32 %shl5900.i, 1
  tail call void %1225(ptr noundef %adev, i32 noundef %add5820.i, i32 noundef %or5901.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6094.i

cond.false5902.i:                                 ; preds = %land.lhs.true5805.i.cond.false5902.i_crit_edge, %land.lhs.true5800.i.cond.false5902.i_crit_edge, %cond.end5795.i.cond.false5902.i_crit_edge
  %arrayidx5904.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1239 = ptrtoint ptr %arrayidx5904.i to i32
  call void @__asan_load4_noabort(i32 %1239)
  %1240 = load ptr, ptr %arrayidx5904.i, align 8
  %arrayidx5906.i = getelementptr i32, ptr %1240, i32 1
  %1241 = ptrtoint ptr %arrayidx5906.i to i32
  call void @__asan_load4_noabort(i32 %1241)
  %1242 = load i32, ptr %arrayidx5906.i, align 4
  %add5907.i = add i32 %1242, 17
  %add5918.i = shl i32 %1242, 2
  %shl5919.i = add i32 %add5918.i, 5824
  %and5920.i = and i32 %shl5919.i, 1048572
  %1243 = add nsw i32 %and5920.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1243)
  %1244 = icmp ult i32 %1243, 9728
  %1245 = add nsw i32 %and5920.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1245)
  %1246 = icmp ult i32 %1245, 9728
  %1247 = add nsw i32 %and5920.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1247)
  %1248 = icmp ult i32 %1247, 1536
  br i1 %1244, label %cond.false5902.i.if.end5984.i_crit_edge, label %if.else5961.i

cond.false5902.i.if.end5984.i_crit_edge:          ; preds = %cond.false5902.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5984.i

if.else5961.i:                                    ; preds = %cond.false5902.i
  %1249 = add nsw i32 %and5920.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1249)
  %1250 = icmp ult i32 %1249, 1536
  br i1 %1250, label %if.then5963.i, label %if.else5967.i

if.then5963.i:                                    ; preds = %if.else5961.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5966.i = add nuw nsw i32 %and5920.i, 67584
  br label %if.end5984.i

if.else5967.i:                                    ; preds = %if.else5961.i
  br i1 %1246, label %if.else5967.i.if.end5984.i_crit_edge, label %if.else5973.i

if.else5967.i.if.end5984.i_crit_edge:             ; preds = %if.else5967.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5984.i

if.else5973.i:                                    ; preds = %if.else5967.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5978.i = add nsw i32 %and5920.i, -98304
  %spec.select10636.i = select i1 %1248, i32 %add5978.i, i32 %and5920.i
  br label %if.end5984.i

if.end5984.i:                                     ; preds = %if.else5973.i, %if.else5967.i.if.end5984.i_crit_edge, %if.then5963.i, %cond.false5902.i.if.end5984.i_crit_edge
  %internal_reg_offset5908.0.i = phi i32 [ %add5966.i, %if.then5963.i ], [ %spec.select10636.i, %if.else5973.i ], [ %1243, %cond.false5902.i.if.end5984.i_crit_edge ], [ %1245, %if.else5967.i.if.end5984.i_crit_edge ]
  %1251 = shl i32 %internal_reg_offset5908.0.i, 14
  %shl5987.i = and i32 %1251, -65536
  %or5988.i = or i32 %shl5987.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5907.i, i32 noundef %or5988.i, i32 noundef 0) #7
  br label %if.then6094.i

if.else5990.i:                                    ; preds = %if.else5716.i, %if.else5710.i.if.else5990.i_crit_edge, %if.then5706.i, %if.else5650.i.if.else5990.i_crit_edge
  %internal_reg_offset5651.0.i = phi i32 [ %add5709.i, %if.then5706.i ], [ %spec.select10634.i, %if.else5716.i ], [ %1190, %if.else5650.i.if.else5990.i_crit_edge ], [ %1192, %if.else5710.i.if.else5990.i_crit_edge ]
  %shr5729.i = lshr i32 %internal_reg_offset5651.0.i, 2
  %1252 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1252)
  %1253 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr5734.i = getelementptr i32, ptr %1253, i32 1
  store ptr %incdec.ptr5734.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1254 = ptrtoint ptr %1253 to i32
  call void @__asan_store4_noabort(i32 %1254)
  store i32 %shr5729.i, ptr %1253, align 4
  %1255 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr5739.i = getelementptr i32, ptr %1255, i32 1
  store ptr %incdec.ptr5739.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1256 = ptrtoint ptr %1255 to i32
  call void @__asan_store4_noabort(i32 %1256)
  store i32 131072, ptr %1255, align 4
  %1257 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1257)
  %1258 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx6000.i = getelementptr i32, ptr %1258, i32 1
  %1259 = ptrtoint ptr %arrayidx6000.i to i32
  call void @__asan_load4_noabort(i32 %1259)
  %1260 = load i32, ptr %arrayidx6000.i, align 4
  %add6001.i = shl i32 %1260, 2
  %shl6002.i = add i32 %add6001.i, 5824
  %and6003.i = and i32 %shl6002.i, 1048572
  %1261 = add nsw i32 %and6003.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1261)
  %1262 = icmp ult i32 %1261, 9728
  %1263 = add nsw i32 %and6003.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1263)
  %1264 = icmp ult i32 %1263, 9728
  %1265 = add nsw i32 %and6003.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1265)
  %1266 = icmp ult i32 %1265, 1536
  br i1 %1262, label %if.else5990.i.if.else6341.i_crit_edge, label %if.else6044.i

if.else5990.i.if.else6341.i_crit_edge:            ; preds = %if.else5990.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6341.i

if.else6044.i:                                    ; preds = %if.else5990.i
  %1267 = add nsw i32 %and6003.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1267)
  %1268 = icmp ult i32 %1267, 1536
  br i1 %1268, label %if.then6046.i, label %if.else6050.i

if.then6046.i:                                    ; preds = %if.else6044.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6049.i = add nuw nsw i32 %and6003.i, 67584
  br label %if.else6341.i

if.else6050.i:                                    ; preds = %if.else6044.i
  br i1 %1264, label %if.else6050.i.if.else6341.i_crit_edge, label %if.else6056.i

if.else6050.i.if.else6341.i_crit_edge:            ; preds = %if.else6050.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6341.i

if.else6056.i:                                    ; preds = %if.else6050.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6061.i = add nsw i32 %and6003.i, -98304
  %spec.select10637.i = select i1 %1266, i32 %add6061.i, i32 %and6003.i
  br label %if.else6341.i

if.then6094.i:                                    ; preds = %if.end5984.i, %if.end5897.i
  %1269 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1269)
  %1270 = load i32, ptr %virt, align 8
  %and6097.i = and i32 %1270, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6097.i)
  %tobool6098.not.i = icmp eq i32 %and6097.i, 0
  br i1 %tobool6098.not.i, label %if.then6094.i.cond.false6130.i_crit_edge, label %land.lhs.true6099.i

if.then6094.i.cond.false6130.i_crit_edge:         ; preds = %if.then6094.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6130.i

land.lhs.true6099.i:                              ; preds = %if.then6094.i
  %funcs6102.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1271 = ptrtoint ptr %funcs6102.i to i32
  call void @__asan_load4_noabort(i32 %1271)
  %1272 = load ptr, ptr %funcs6102.i, align 4
  %tobool6103.not.i = icmp eq ptr %1272, null
  br i1 %tobool6103.not.i, label %land.lhs.true6099.i.cond.false6130.i_crit_edge, label %land.lhs.true6104.i

land.lhs.true6099.i.cond.false6130.i_crit_edge:   ; preds = %land.lhs.true6099.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6130.i

land.lhs.true6104.i:                              ; preds = %land.lhs.true6099.i
  %sriov_wreg6108.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1272, i32 0, i32 12
  %1273 = ptrtoint ptr %sriov_wreg6108.i to i32
  call void @__asan_load4_noabort(i32 %1273)
  %1274 = load ptr, ptr %sriov_wreg6108.i, align 4
  %tobool6109.not.i = icmp eq ptr %1274, null
  br i1 %tobool6109.not.i, label %land.lhs.true6104.i.cond.false6130.i_crit_edge, label %cond.true6110.i

land.lhs.true6104.i.cond.false6130.i_crit_edge:   ; preds = %land.lhs.true6104.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6130.i

cond.true6110.i:                                  ; preds = %land.lhs.true6104.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx6116.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1275 = ptrtoint ptr %arrayidx6116.i to i32
  call void @__asan_load4_noabort(i32 %1275)
  %1276 = load ptr, ptr %arrayidx6116.i, align 8
  %arrayidx6118.i = getelementptr i32, ptr %1276, i32 1
  %1277 = ptrtoint ptr %arrayidx6118.i to i32
  call void @__asan_load4_noabort(i32 %1277)
  %1278 = load i32, ptr %arrayidx6118.i, align 4
  %add6119.i = add i32 %1278, 18
  %gpu_addr6123.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %1279 = ptrtoint ptr %gpu_addr6123.i to i32
  call void @__asan_load8_noabort(i32 %1279)
  %1280 = load i64, ptr %gpu_addr6123.i, align 8
  %conv6124.i = zext i32 %offset.0.ph.i to i64
  %add6125.i = add nuw nsw i64 %conv6124.i, 131072
  %add6126.i = add i64 %add6125.i, %1280
  %shr6127.i = lshr i64 %add6126.i, 32
  %conv6129.i = trunc i64 %shr6127.i to i32
  tail call void %1274(ptr noundef %adev, i32 noundef %add6119.i, i32 noundef %conv6129.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6146.i

cond.false6130.i:                                 ; preds = %land.lhs.true6104.i.cond.false6130.i_crit_edge, %land.lhs.true6099.i.cond.false6130.i_crit_edge, %if.then6094.i.cond.false6130.i_crit_edge
  %arrayidx6132.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1281 = ptrtoint ptr %arrayidx6132.i to i32
  call void @__asan_load4_noabort(i32 %1281)
  %1282 = load ptr, ptr %arrayidx6132.i, align 8
  %arrayidx6134.i = getelementptr i32, ptr %1282, i32 1
  %1283 = ptrtoint ptr %arrayidx6134.i to i32
  call void @__asan_load4_noabort(i32 %1283)
  %1284 = load i32, ptr %arrayidx6134.i, align 4
  %add6135.i = add i32 %1284, 18
  %gpu_addr6139.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %1285 = ptrtoint ptr %gpu_addr6139.i to i32
  call void @__asan_load8_noabort(i32 %1285)
  %1286 = load i64, ptr %gpu_addr6139.i, align 8
  %conv6140.i = zext i32 %offset.0.ph.i to i64
  %add6141.i = add nuw nsw i64 %conv6140.i, 131072
  %add6142.i = add i64 %add6141.i, %1286
  %shr6143.i = lshr i64 %add6142.i, 32
  %conv6145.i = trunc i64 %shr6143.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6135.i, i32 noundef %conv6145.i, i32 noundef 0) #7
  br label %cond.end6146.i

cond.end6146.i:                                   ; preds = %cond.false6130.i, %cond.true6110.i
  %1287 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1287)
  %1288 = load i32, ptr %virt, align 8
  %and6149.i = and i32 %1288, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6149.i)
  %tobool6150.not.i = icmp eq i32 %and6149.i, 0
  br i1 %tobool6150.not.i, label %cond.end6146.i.cond.false6253.i_crit_edge, label %land.lhs.true6151.i

cond.end6146.i.cond.false6253.i_crit_edge:        ; preds = %cond.end6146.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6253.i

land.lhs.true6151.i:                              ; preds = %cond.end6146.i
  %funcs6154.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1289 = ptrtoint ptr %funcs6154.i to i32
  call void @__asan_load4_noabort(i32 %1289)
  %1290 = load ptr, ptr %funcs6154.i, align 4
  %tobool6155.not.i = icmp eq ptr %1290, null
  br i1 %tobool6155.not.i, label %land.lhs.true6151.i.cond.false6253.i_crit_edge, label %land.lhs.true6156.i

land.lhs.true6151.i.cond.false6253.i_crit_edge:   ; preds = %land.lhs.true6151.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6253.i

land.lhs.true6156.i:                              ; preds = %land.lhs.true6151.i
  %sriov_wreg6160.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1290, i32 0, i32 12
  %1291 = ptrtoint ptr %sriov_wreg6160.i to i32
  call void @__asan_load4_noabort(i32 %1291)
  %1292 = load ptr, ptr %sriov_wreg6160.i, align 4
  %tobool6161.not.i = icmp eq ptr %1292, null
  br i1 %tobool6161.not.i, label %land.lhs.true6156.i.cond.false6253.i_crit_edge, label %cond.true6162.i

land.lhs.true6156.i.cond.false6253.i_crit_edge:   ; preds = %land.lhs.true6156.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6253.i

cond.true6162.i:                                  ; preds = %land.lhs.true6156.i
  %arrayidx6168.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1293 = ptrtoint ptr %arrayidx6168.i to i32
  call void @__asan_load4_noabort(i32 %1293)
  %1294 = load ptr, ptr %arrayidx6168.i, align 8
  %arrayidx6170.i = getelementptr i32, ptr %1294, i32 1
  %1295 = ptrtoint ptr %arrayidx6170.i to i32
  call void @__asan_load4_noabort(i32 %1295)
  %1296 = load i32, ptr %arrayidx6170.i, align 4
  %add6171.i = add i32 %1296, 17
  %add6182.i = shl i32 %1296, 2
  %shl6183.i = add i32 %add6182.i, 5828
  %and6184.i = and i32 %shl6183.i, 1048572
  %1297 = add nsw i32 %and6184.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1297)
  %1298 = icmp ult i32 %1297, 9728
  %1299 = add nsw i32 %and6184.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1299)
  %1300 = icmp ult i32 %1299, 9728
  %1301 = add nsw i32 %and6184.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1301)
  %1302 = icmp ult i32 %1301, 1536
  br i1 %1298, label %cond.true6162.i.if.end6248.i_crit_edge, label %if.else6225.i

cond.true6162.i.if.end6248.i_crit_edge:           ; preds = %cond.true6162.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6248.i

if.else6225.i:                                    ; preds = %cond.true6162.i
  %1303 = add nsw i32 %and6184.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1303)
  %1304 = icmp ult i32 %1303, 1536
  br i1 %1304, label %if.then6227.i, label %if.else6231.i

if.then6227.i:                                    ; preds = %if.else6225.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6230.i = add nuw nsw i32 %and6184.i, 67584
  br label %if.end6248.i

if.else6231.i:                                    ; preds = %if.else6225.i
  br i1 %1300, label %if.else6231.i.if.end6248.i_crit_edge, label %if.else6237.i

if.else6231.i.if.end6248.i_crit_edge:             ; preds = %if.else6231.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6248.i

if.else6237.i:                                    ; preds = %if.else6231.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6242.i = add nsw i32 %and6184.i, -98304
  %spec.select10638.i = select i1 %1302, i32 %add6242.i, i32 %and6184.i
  br label %if.end6248.i

if.end6248.i:                                     ; preds = %if.else6237.i, %if.else6231.i.if.end6248.i_crit_edge, %if.then6227.i, %cond.true6162.i.if.end6248.i_crit_edge
  %internal_reg_offset6172.0.i = phi i32 [ %add6230.i, %if.then6227.i ], [ %spec.select10638.i, %if.else6237.i ], [ %1297, %cond.true6162.i.if.end6248.i_crit_edge ], [ %1299, %if.else6231.i.if.end6248.i_crit_edge ]
  %1305 = shl i32 %internal_reg_offset6172.0.i, 14
  %shl6251.i = and i32 %1305, -65536
  %or6252.i = or i32 %shl6251.i, 1
  tail call void %1292(ptr noundef %adev, i32 noundef %add6171.i, i32 noundef %or6252.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6446.i

cond.false6253.i:                                 ; preds = %land.lhs.true6156.i.cond.false6253.i_crit_edge, %land.lhs.true6151.i.cond.false6253.i_crit_edge, %cond.end6146.i.cond.false6253.i_crit_edge
  %arrayidx6255.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1306 = ptrtoint ptr %arrayidx6255.i to i32
  call void @__asan_load4_noabort(i32 %1306)
  %1307 = load ptr, ptr %arrayidx6255.i, align 8
  %arrayidx6257.i = getelementptr i32, ptr %1307, i32 1
  %1308 = ptrtoint ptr %arrayidx6257.i to i32
  call void @__asan_load4_noabort(i32 %1308)
  %1309 = load i32, ptr %arrayidx6257.i, align 4
  %add6258.i = add i32 %1309, 17
  %add6269.i = shl i32 %1309, 2
  %shl6270.i = add i32 %add6269.i, 5828
  %and6271.i = and i32 %shl6270.i, 1048572
  %1310 = add nsw i32 %and6271.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1310)
  %1311 = icmp ult i32 %1310, 9728
  %1312 = add nsw i32 %and6271.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1312)
  %1313 = icmp ult i32 %1312, 9728
  %1314 = add nsw i32 %and6271.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1314)
  %1315 = icmp ult i32 %1314, 1536
  br i1 %1311, label %cond.false6253.i.if.end6335.i_crit_edge, label %if.else6312.i

cond.false6253.i.if.end6335.i_crit_edge:          ; preds = %cond.false6253.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6335.i

if.else6312.i:                                    ; preds = %cond.false6253.i
  %1316 = add nsw i32 %and6271.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1316)
  %1317 = icmp ult i32 %1316, 1536
  br i1 %1317, label %if.then6314.i, label %if.else6318.i

if.then6314.i:                                    ; preds = %if.else6312.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6317.i = add nuw nsw i32 %and6271.i, 67584
  br label %if.end6335.i

if.else6318.i:                                    ; preds = %if.else6312.i
  br i1 %1313, label %if.else6318.i.if.end6335.i_crit_edge, label %if.else6324.i

if.else6318.i.if.end6335.i_crit_edge:             ; preds = %if.else6318.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6335.i

if.else6324.i:                                    ; preds = %if.else6318.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6329.i = add nsw i32 %and6271.i, -98304
  %spec.select10639.i = select i1 %1315, i32 %add6329.i, i32 %and6271.i
  br label %if.end6335.i

if.end6335.i:                                     ; preds = %if.else6324.i, %if.else6318.i.if.end6335.i_crit_edge, %if.then6314.i, %cond.false6253.i.if.end6335.i_crit_edge
  %internal_reg_offset6259.0.i = phi i32 [ %add6317.i, %if.then6314.i ], [ %spec.select10639.i, %if.else6324.i ], [ %1310, %cond.false6253.i.if.end6335.i_crit_edge ], [ %1312, %if.else6318.i.if.end6335.i_crit_edge ]
  %1318 = shl i32 %internal_reg_offset6259.0.i, 14
  %shl6338.i = and i32 %1318, -65536
  %or6339.i = or i32 %shl6338.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6258.i, i32 noundef %or6339.i, i32 noundef 0) #7
  br label %if.then6446.i

if.else6341.i:                                    ; preds = %if.else6056.i, %if.else6050.i.if.else6341.i_crit_edge, %if.then6046.i, %if.else5990.i.if.else6341.i_crit_edge
  %internal_reg_offset5991.0.i = phi i32 [ %add6049.i, %if.then6046.i ], [ %spec.select10637.i, %if.else6056.i ], [ %1261, %if.else5990.i.if.else6341.i_crit_edge ], [ %1263, %if.else6050.i.if.else6341.i_crit_edge ]
  %shr6069.i = lshr i32 %internal_reg_offset5991.0.i, 2
  %1319 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1319)
  %1320 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr6074.i = getelementptr i32, ptr %1320, i32 1
  store ptr %incdec.ptr6074.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1321 = ptrtoint ptr %1320 to i32
  call void @__asan_store4_noabort(i32 %1321)
  store i32 %shr6069.i, ptr %1320, align 4
  %gpu_addr6078.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 2
  %1322 = ptrtoint ptr %gpu_addr6078.i to i32
  call void @__asan_load8_noabort(i32 %1322)
  %1323 = load i64, ptr %gpu_addr6078.i, align 8
  %1324 = trunc i64 %1323 to i32
  %1325 = add i32 %offset.0.i, 131072
  %conv6083.i = add i32 %1325, %1324
  %1326 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr6088.i = getelementptr i32, ptr %1326, i32 1
  store ptr %incdec.ptr6088.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1327 = ptrtoint ptr %1326 to i32
  call void @__asan_store4_noabort(i32 %1327)
  store i32 %conv6083.i, ptr %1326, align 4
  %1328 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1328)
  %1329 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx6351.i = getelementptr i32, ptr %1329, i32 1
  %1330 = ptrtoint ptr %arrayidx6351.i to i32
  call void @__asan_load4_noabort(i32 %1330)
  %1331 = load i32, ptr %arrayidx6351.i, align 4
  %add6352.i = shl i32 %1331, 2
  %shl6353.i = add i32 %add6352.i, 5828
  %and6354.i = and i32 %shl6353.i, 1048572
  %1332 = add nsw i32 %and6354.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1332)
  %1333 = icmp ult i32 %1332, 9728
  %1334 = add nsw i32 %and6354.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1334)
  %1335 = icmp ult i32 %1334, 9728
  %1336 = add nsw i32 %and6354.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1336)
  %1337 = icmp ult i32 %1336, 1536
  br i1 %1333, label %if.else6341.i.if.else6673.i_crit_edge, label %if.else6395.i

if.else6341.i.if.else6673.i_crit_edge:            ; preds = %if.else6341.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6673.i

if.else6395.i:                                    ; preds = %if.else6341.i
  %1338 = add nsw i32 %and6354.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1338)
  %1339 = icmp ult i32 %1338, 1536
  br i1 %1339, label %if.then6397.i, label %if.else6401.i

if.then6397.i:                                    ; preds = %if.else6395.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6400.i = add nuw nsw i32 %and6354.i, 67584
  br label %if.else6673.i

if.else6401.i:                                    ; preds = %if.else6395.i
  br i1 %1335, label %if.else6401.i.if.else6673.i_crit_edge, label %if.else6407.i

if.else6401.i.if.else6673.i_crit_edge:            ; preds = %if.else6401.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6673.i

if.else6407.i:                                    ; preds = %if.else6401.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6412.i = add nsw i32 %and6354.i, -98304
  %spec.select10640.i = select i1 %1337, i32 %add6412.i, i32 %and6354.i
  br label %if.else6673.i

if.then6446.i:                                    ; preds = %if.end6335.i, %if.end6248.i
  %1340 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1340)
  %1341 = load i32, ptr %virt, align 8
  %and6449.i = and i32 %1341, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6449.i)
  %tobool6450.not.i = icmp eq i32 %and6449.i, 0
  br i1 %tobool6450.not.i, label %if.then6446.i.cond.false6472.i_crit_edge, label %land.lhs.true6451.i

if.then6446.i.cond.false6472.i_crit_edge:         ; preds = %if.then6446.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6472.i

land.lhs.true6451.i:                              ; preds = %if.then6446.i
  %funcs6454.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1342 = ptrtoint ptr %funcs6454.i to i32
  call void @__asan_load4_noabort(i32 %1342)
  %1343 = load ptr, ptr %funcs6454.i, align 4
  %tobool6455.not.i = icmp eq ptr %1343, null
  br i1 %tobool6455.not.i, label %land.lhs.true6451.i.cond.false6472.i_crit_edge, label %land.lhs.true6456.i

land.lhs.true6451.i.cond.false6472.i_crit_edge:   ; preds = %land.lhs.true6451.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6472.i

land.lhs.true6456.i:                              ; preds = %land.lhs.true6451.i
  %sriov_wreg6460.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1343, i32 0, i32 12
  %1344 = ptrtoint ptr %sriov_wreg6460.i to i32
  call void @__asan_load4_noabort(i32 %1344)
  %1345 = load ptr, ptr %sriov_wreg6460.i, align 4
  %tobool6461.not.i = icmp eq ptr %1345, null
  br i1 %tobool6461.not.i, label %land.lhs.true6456.i.cond.false6472.i_crit_edge, label %cond.true6462.i

land.lhs.true6456.i.cond.false6472.i_crit_edge:   ; preds = %land.lhs.true6456.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6472.i

cond.true6462.i:                                  ; preds = %land.lhs.true6456.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx6468.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1346 = ptrtoint ptr %arrayidx6468.i to i32
  call void @__asan_load4_noabort(i32 %1346)
  %1347 = load ptr, ptr %arrayidx6468.i, align 8
  %arrayidx6470.i = getelementptr i32, ptr %1347, i32 1
  %1348 = ptrtoint ptr %arrayidx6470.i to i32
  call void @__asan_load4_noabort(i32 %1348)
  %1349 = load i32, ptr %arrayidx6470.i, align 4
  %add6471.i = add i32 %1349, 18
  tail call void %1345(ptr noundef %adev, i32 noundef %add6471.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6478.i

cond.false6472.i:                                 ; preds = %land.lhs.true6456.i.cond.false6472.i_crit_edge, %land.lhs.true6451.i.cond.false6472.i_crit_edge, %if.then6446.i.cond.false6472.i_crit_edge
  %arrayidx6474.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1350 = ptrtoint ptr %arrayidx6474.i to i32
  call void @__asan_load4_noabort(i32 %1350)
  %1351 = load ptr, ptr %arrayidx6474.i, align 8
  %arrayidx6476.i = getelementptr i32, ptr %1351, i32 1
  %1352 = ptrtoint ptr %arrayidx6476.i to i32
  call void @__asan_load4_noabort(i32 %1352)
  %1353 = load i32, ptr %arrayidx6476.i, align 4
  %add6477.i = add i32 %1353, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6477.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end6478.i

cond.end6478.i:                                   ; preds = %cond.false6472.i, %cond.true6462.i
  %1354 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1354)
  %1355 = load i32, ptr %virt, align 8
  %and6481.i = and i32 %1355, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6481.i)
  %tobool6482.not.i = icmp eq i32 %and6481.i, 0
  br i1 %tobool6482.not.i, label %cond.end6478.i.cond.false6585.i_crit_edge, label %land.lhs.true6483.i

cond.end6478.i.cond.false6585.i_crit_edge:        ; preds = %cond.end6478.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6585.i

land.lhs.true6483.i:                              ; preds = %cond.end6478.i
  %funcs6486.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1356 = ptrtoint ptr %funcs6486.i to i32
  call void @__asan_load4_noabort(i32 %1356)
  %1357 = load ptr, ptr %funcs6486.i, align 4
  %tobool6487.not.i = icmp eq ptr %1357, null
  br i1 %tobool6487.not.i, label %land.lhs.true6483.i.cond.false6585.i_crit_edge, label %land.lhs.true6488.i

land.lhs.true6483.i.cond.false6585.i_crit_edge:   ; preds = %land.lhs.true6483.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6585.i

land.lhs.true6488.i:                              ; preds = %land.lhs.true6483.i
  %sriov_wreg6492.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1357, i32 0, i32 12
  %1358 = ptrtoint ptr %sriov_wreg6492.i to i32
  call void @__asan_load4_noabort(i32 %1358)
  %1359 = load ptr, ptr %sriov_wreg6492.i, align 4
  %tobool6493.not.i = icmp eq ptr %1359, null
  br i1 %tobool6493.not.i, label %land.lhs.true6488.i.cond.false6585.i_crit_edge, label %cond.true6494.i

land.lhs.true6488.i.cond.false6585.i_crit_edge:   ; preds = %land.lhs.true6488.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6585.i

cond.true6494.i:                                  ; preds = %land.lhs.true6488.i
  %arrayidx6500.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1360 = ptrtoint ptr %arrayidx6500.i to i32
  call void @__asan_load4_noabort(i32 %1360)
  %1361 = load ptr, ptr %arrayidx6500.i, align 8
  %arrayidx6502.i = getelementptr i32, ptr %1361, i32 1
  %1362 = ptrtoint ptr %arrayidx6502.i to i32
  call void @__asan_load4_noabort(i32 %1362)
  %1363 = load i32, ptr %arrayidx6502.i, align 4
  %add6503.i = add i32 %1363, 17
  %add6514.i = shl i32 %1363, 2
  %shl6515.i = add i32 %add6514.i, 2328
  %and6516.i = and i32 %shl6515.i, 1048572
  %1364 = add nsw i32 %and6516.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1364)
  %1365 = icmp ult i32 %1364, 9728
  %1366 = add nsw i32 %and6516.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1366)
  %1367 = icmp ult i32 %1366, 9728
  %1368 = add nsw i32 %and6516.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1368)
  %1369 = icmp ult i32 %1368, 1536
  br i1 %1365, label %cond.true6494.i.if.end6580.i_crit_edge, label %if.else6557.i

cond.true6494.i.if.end6580.i_crit_edge:           ; preds = %cond.true6494.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6580.i

if.else6557.i:                                    ; preds = %cond.true6494.i
  %1370 = add nsw i32 %and6516.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1370)
  %1371 = icmp ult i32 %1370, 1536
  br i1 %1371, label %if.then6559.i, label %if.else6563.i

if.then6559.i:                                    ; preds = %if.else6557.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6562.i = add nuw nsw i32 %and6516.i, 67584
  br label %if.end6580.i

if.else6563.i:                                    ; preds = %if.else6557.i
  br i1 %1367, label %if.else6563.i.if.end6580.i_crit_edge, label %if.else6569.i

if.else6563.i.if.end6580.i_crit_edge:             ; preds = %if.else6563.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6580.i

if.else6569.i:                                    ; preds = %if.else6563.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6574.i = add nsw i32 %and6516.i, -98304
  %spec.select10641.i = select i1 %1369, i32 %add6574.i, i32 %and6516.i
  br label %if.end6580.i

if.end6580.i:                                     ; preds = %if.else6569.i, %if.else6563.i.if.end6580.i_crit_edge, %if.then6559.i, %cond.true6494.i.if.end6580.i_crit_edge
  %internal_reg_offset6504.0.i = phi i32 [ %add6562.i, %if.then6559.i ], [ %spec.select10641.i, %if.else6569.i ], [ %1364, %cond.true6494.i.if.end6580.i_crit_edge ], [ %1366, %if.else6563.i.if.end6580.i_crit_edge ]
  %1372 = shl i32 %internal_reg_offset6504.0.i, 14
  %shl6583.i = and i32 %1372, -65536
  %or6584.i = or i32 %shl6583.i, 1
  tail call void %1359(ptr noundef %adev, i32 noundef %add6503.i, i32 noundef %or6584.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6768.i

cond.false6585.i:                                 ; preds = %land.lhs.true6488.i.cond.false6585.i_crit_edge, %land.lhs.true6483.i.cond.false6585.i_crit_edge, %cond.end6478.i.cond.false6585.i_crit_edge
  %arrayidx6587.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1373 = ptrtoint ptr %arrayidx6587.i to i32
  call void @__asan_load4_noabort(i32 %1373)
  %1374 = load ptr, ptr %arrayidx6587.i, align 8
  %arrayidx6589.i = getelementptr i32, ptr %1374, i32 1
  %1375 = ptrtoint ptr %arrayidx6589.i to i32
  call void @__asan_load4_noabort(i32 %1375)
  %1376 = load i32, ptr %arrayidx6589.i, align 4
  %add6590.i = add i32 %1376, 17
  %add6601.i = shl i32 %1376, 2
  %shl6602.i = add i32 %add6601.i, 2328
  %and6603.i = and i32 %shl6602.i, 1048572
  %1377 = add nsw i32 %and6603.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1377)
  %1378 = icmp ult i32 %1377, 9728
  %1379 = add nsw i32 %and6603.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1379)
  %1380 = icmp ult i32 %1379, 9728
  %1381 = add nsw i32 %and6603.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1381)
  %1382 = icmp ult i32 %1381, 1536
  br i1 %1378, label %cond.false6585.i.if.end6667.i_crit_edge, label %if.else6644.i

cond.false6585.i.if.end6667.i_crit_edge:          ; preds = %cond.false6585.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6667.i

if.else6644.i:                                    ; preds = %cond.false6585.i
  %1383 = add nsw i32 %and6603.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1383)
  %1384 = icmp ult i32 %1383, 1536
  br i1 %1384, label %if.then6646.i, label %if.else6650.i

if.then6646.i:                                    ; preds = %if.else6644.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6649.i = add nuw nsw i32 %and6603.i, 67584
  br label %if.end6667.i

if.else6650.i:                                    ; preds = %if.else6644.i
  br i1 %1380, label %if.else6650.i.if.end6667.i_crit_edge, label %if.else6656.i

if.else6650.i.if.end6667.i_crit_edge:             ; preds = %if.else6650.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6667.i

if.else6656.i:                                    ; preds = %if.else6650.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6661.i = add nsw i32 %and6603.i, -98304
  %spec.select10642.i = select i1 %1382, i32 %add6661.i, i32 %and6603.i
  br label %if.end6667.i

if.end6667.i:                                     ; preds = %if.else6656.i, %if.else6650.i.if.end6667.i_crit_edge, %if.then6646.i, %cond.false6585.i.if.end6667.i_crit_edge
  %internal_reg_offset6591.0.i = phi i32 [ %add6649.i, %if.then6646.i ], [ %spec.select10642.i, %if.else6656.i ], [ %1377, %cond.false6585.i.if.end6667.i_crit_edge ], [ %1379, %if.else6650.i.if.end6667.i_crit_edge ]
  %1385 = shl i32 %internal_reg_offset6591.0.i, 14
  %shl6670.i = and i32 %1385, -65536
  %or6671.i = or i32 %shl6670.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6590.i, i32 noundef %or6671.i, i32 noundef 0) #7
  br label %if.then6768.i

if.else6673.i:                                    ; preds = %if.else6407.i, %if.else6401.i.if.else6673.i_crit_edge, %if.then6397.i, %if.else6341.i.if.else6673.i_crit_edge
  %internal_reg_offset6342.0.i = phi i32 [ %add6400.i, %if.then6397.i ], [ %spec.select10640.i, %if.else6407.i ], [ %1332, %if.else6341.i.if.else6673.i_crit_edge ], [ %1334, %if.else6401.i.if.else6673.i_crit_edge ]
  %shr6420.i = lshr i32 %internal_reg_offset6342.0.i, 2
  %1386 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1386)
  %1387 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr6425.i = getelementptr i32, ptr %1387, i32 1
  store ptr %incdec.ptr6425.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1388 = ptrtoint ptr %1387 to i32
  call void @__asan_store4_noabort(i32 %1388)
  store i32 %shr6420.i, ptr %1387, align 4
  %1389 = ptrtoint ptr %gpu_addr6078.i to i32
  call void @__asan_load8_noabort(i32 %1389)
  %1390 = load i64, ptr %gpu_addr6078.i, align 8
  %conv6430.i = zext i32 %offset.0.i to i64
  %add6431.i = add nuw nsw i64 %conv6430.i, 131072
  %add6432.i = add i64 %add6431.i, %1390
  %shr6433.i = lshr i64 %add6432.i, 32
  %conv6435.i = trunc i64 %shr6433.i to i32
  %1391 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr6440.i = getelementptr i32, ptr %1391, i32 1
  store ptr %incdec.ptr6440.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1392 = ptrtoint ptr %1391 to i32
  call void @__asan_store4_noabort(i32 %1392)
  store i32 %conv6435.i, ptr %1391, align 4
  %1393 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1393)
  %1394 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx6683.i = getelementptr i32, ptr %1394, i32 1
  %1395 = ptrtoint ptr %arrayidx6683.i to i32
  call void @__asan_load4_noabort(i32 %1395)
  %1396 = load i32, ptr %arrayidx6683.i, align 4
  %add6684.i = shl i32 %1396, 2
  %shl6685.i = add i32 %add6684.i, 2328
  %and6686.i = and i32 %shl6685.i, 1048572
  %1397 = add nsw i32 %and6686.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1397)
  %1398 = icmp ult i32 %1397, 9728
  %1399 = add nsw i32 %and6686.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1399)
  %1400 = icmp ult i32 %1399, 9728
  %1401 = add nsw i32 %and6686.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1401)
  %1402 = icmp ult i32 %1401, 1536
  br i1 %1398, label %if.else6673.i.if.else6995.i_crit_edge, label %if.else6727.i

if.else6673.i.if.else6995.i_crit_edge:            ; preds = %if.else6673.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6995.i

if.else6727.i:                                    ; preds = %if.else6673.i
  %1403 = add nsw i32 %and6686.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1403)
  %1404 = icmp ult i32 %1403, 1536
  br i1 %1404, label %if.then6729.i, label %if.else6733.i

if.then6729.i:                                    ; preds = %if.else6727.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6732.i = add nuw nsw i32 %and6686.i, 67584
  br label %if.else6995.i

if.else6733.i:                                    ; preds = %if.else6727.i
  br i1 %1400, label %if.else6733.i.if.else6995.i_crit_edge, label %if.else6739.i

if.else6733.i.if.else6995.i_crit_edge:            ; preds = %if.else6733.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6995.i

if.else6739.i:                                    ; preds = %if.else6733.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6744.i = add nsw i32 %and6686.i, -98304
  %spec.select10643.i = select i1 %1402, i32 %add6744.i, i32 %and6686.i
  br label %if.else6995.i

if.then6768.i:                                    ; preds = %if.end6667.i, %if.end6580.i
  %1405 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1405)
  %1406 = load i32, ptr %virt, align 8
  %and6771.i = and i32 %1406, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6771.i)
  %tobool6772.not.i = icmp eq i32 %and6771.i, 0
  br i1 %tobool6772.not.i, label %if.then6768.i.cond.false6794.i_crit_edge, label %land.lhs.true6773.i

if.then6768.i.cond.false6794.i_crit_edge:         ; preds = %if.then6768.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6794.i

land.lhs.true6773.i:                              ; preds = %if.then6768.i
  %funcs6776.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1407 = ptrtoint ptr %funcs6776.i to i32
  call void @__asan_load4_noabort(i32 %1407)
  %1408 = load ptr, ptr %funcs6776.i, align 4
  %tobool6777.not.i = icmp eq ptr %1408, null
  br i1 %tobool6777.not.i, label %land.lhs.true6773.i.cond.false6794.i_crit_edge, label %land.lhs.true6778.i

land.lhs.true6773.i.cond.false6794.i_crit_edge:   ; preds = %land.lhs.true6773.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6794.i

land.lhs.true6778.i:                              ; preds = %land.lhs.true6773.i
  %sriov_wreg6782.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1408, i32 0, i32 12
  %1409 = ptrtoint ptr %sriov_wreg6782.i to i32
  call void @__asan_load4_noabort(i32 %1409)
  %1410 = load ptr, ptr %sriov_wreg6782.i, align 4
  %tobool6783.not.i = icmp eq ptr %1410, null
  br i1 %tobool6783.not.i, label %land.lhs.true6778.i.cond.false6794.i_crit_edge, label %cond.true6784.i

land.lhs.true6778.i.cond.false6794.i_crit_edge:   ; preds = %land.lhs.true6778.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6794.i

cond.true6784.i:                                  ; preds = %land.lhs.true6778.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx6790.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1411 = ptrtoint ptr %arrayidx6790.i to i32
  call void @__asan_load4_noabort(i32 %1411)
  %1412 = load ptr, ptr %arrayidx6790.i, align 8
  %arrayidx6792.i = getelementptr i32, ptr %1412, i32 1
  %1413 = ptrtoint ptr %arrayidx6792.i to i32
  call void @__asan_load4_noabort(i32 %1413)
  %1414 = load i32, ptr %arrayidx6792.i, align 4
  %add6793.i = add i32 %1414, 18
  tail call void %1410(ptr noundef %adev, i32 noundef %add6793.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6800.i

cond.false6794.i:                                 ; preds = %land.lhs.true6778.i.cond.false6794.i_crit_edge, %land.lhs.true6773.i.cond.false6794.i_crit_edge, %if.then6768.i.cond.false6794.i_crit_edge
  %arrayidx6796.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1415 = ptrtoint ptr %arrayidx6796.i to i32
  call void @__asan_load4_noabort(i32 %1415)
  %1416 = load ptr, ptr %arrayidx6796.i, align 8
  %arrayidx6798.i = getelementptr i32, ptr %1416, i32 1
  %1417 = ptrtoint ptr %arrayidx6798.i to i32
  call void @__asan_load4_noabort(i32 %1417)
  %1418 = load i32, ptr %arrayidx6798.i, align 4
  %add6799.i = add i32 %1418, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6799.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end6800.i

cond.end6800.i:                                   ; preds = %cond.false6794.i, %cond.true6784.i
  %1419 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1419)
  %1420 = load i32, ptr %virt, align 8
  %and6803.i = and i32 %1420, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6803.i)
  %tobool6804.not.i = icmp eq i32 %and6803.i, 0
  br i1 %tobool6804.not.i, label %cond.end6800.i.cond.false6907.i_crit_edge, label %land.lhs.true6805.i

cond.end6800.i.cond.false6907.i_crit_edge:        ; preds = %cond.end6800.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6907.i

land.lhs.true6805.i:                              ; preds = %cond.end6800.i
  %funcs6808.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1421 = ptrtoint ptr %funcs6808.i to i32
  call void @__asan_load4_noabort(i32 %1421)
  %1422 = load ptr, ptr %funcs6808.i, align 4
  %tobool6809.not.i = icmp eq ptr %1422, null
  br i1 %tobool6809.not.i, label %land.lhs.true6805.i.cond.false6907.i_crit_edge, label %land.lhs.true6810.i

land.lhs.true6805.i.cond.false6907.i_crit_edge:   ; preds = %land.lhs.true6805.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6907.i

land.lhs.true6810.i:                              ; preds = %land.lhs.true6805.i
  %sriov_wreg6814.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1422, i32 0, i32 12
  %1423 = ptrtoint ptr %sriov_wreg6814.i to i32
  call void @__asan_load4_noabort(i32 %1423)
  %1424 = load ptr, ptr %sriov_wreg6814.i, align 4
  %tobool6815.not.i = icmp eq ptr %1424, null
  br i1 %tobool6815.not.i, label %land.lhs.true6810.i.cond.false6907.i_crit_edge, label %cond.true6816.i

land.lhs.true6810.i.cond.false6907.i_crit_edge:   ; preds = %land.lhs.true6810.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6907.i

cond.true6816.i:                                  ; preds = %land.lhs.true6810.i
  %arrayidx6822.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1425 = ptrtoint ptr %arrayidx6822.i to i32
  call void @__asan_load4_noabort(i32 %1425)
  %1426 = load ptr, ptr %arrayidx6822.i, align 8
  %arrayidx6824.i = getelementptr i32, ptr %1426, i32 1
  %1427 = ptrtoint ptr %arrayidx6824.i to i32
  call void @__asan_load4_noabort(i32 %1427)
  %1428 = load i32, ptr %arrayidx6824.i, align 4
  %add6825.i = add i32 %1428, 17
  %add6836.i = shl i32 %1428, 2
  %shl6837.i = add i32 %add6836.i, 2332
  %and6838.i = and i32 %shl6837.i, 1048572
  %1429 = add nsw i32 %and6838.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1429)
  %1430 = icmp ult i32 %1429, 9728
  %1431 = add nsw i32 %and6838.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1431)
  %1432 = icmp ult i32 %1431, 9728
  %1433 = add nsw i32 %and6838.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1433)
  %1434 = icmp ult i32 %1433, 1536
  br i1 %1430, label %cond.true6816.i.if.end6902.i_crit_edge, label %if.else6879.i

cond.true6816.i.if.end6902.i_crit_edge:           ; preds = %cond.true6816.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6902.i

if.else6879.i:                                    ; preds = %cond.true6816.i
  %1435 = add nsw i32 %and6838.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1435)
  %1436 = icmp ult i32 %1435, 1536
  br i1 %1436, label %if.then6881.i, label %if.else6885.i

if.then6881.i:                                    ; preds = %if.else6879.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6884.i = add nuw nsw i32 %and6838.i, 67584
  br label %if.end6902.i

if.else6885.i:                                    ; preds = %if.else6879.i
  br i1 %1432, label %if.else6885.i.if.end6902.i_crit_edge, label %if.else6891.i

if.else6885.i.if.end6902.i_crit_edge:             ; preds = %if.else6885.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6902.i

if.else6891.i:                                    ; preds = %if.else6885.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6896.i = add nsw i32 %and6838.i, -98304
  %spec.select10644.i = select i1 %1434, i32 %add6896.i, i32 %and6838.i
  br label %if.end6902.i

if.end6902.i:                                     ; preds = %if.else6891.i, %if.else6885.i.if.end6902.i_crit_edge, %if.then6881.i, %cond.true6816.i.if.end6902.i_crit_edge
  %internal_reg_offset6826.0.i = phi i32 [ %add6884.i, %if.then6881.i ], [ %spec.select10644.i, %if.else6891.i ], [ %1429, %cond.true6816.i.if.end6902.i_crit_edge ], [ %1431, %if.else6885.i.if.end6902.i_crit_edge ]
  %1437 = shl i32 %internal_reg_offset6826.0.i, 14
  %shl6905.i = and i32 %1437, -65536
  %or6906.i = or i32 %shl6905.i, 1
  tail call void %1424(ptr noundef %adev, i32 noundef %add6825.i, i32 noundef %or6906.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7090.i

cond.false6907.i:                                 ; preds = %land.lhs.true6810.i.cond.false6907.i_crit_edge, %land.lhs.true6805.i.cond.false6907.i_crit_edge, %cond.end6800.i.cond.false6907.i_crit_edge
  %arrayidx6909.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1438 = ptrtoint ptr %arrayidx6909.i to i32
  call void @__asan_load4_noabort(i32 %1438)
  %1439 = load ptr, ptr %arrayidx6909.i, align 8
  %arrayidx6911.i = getelementptr i32, ptr %1439, i32 1
  %1440 = ptrtoint ptr %arrayidx6911.i to i32
  call void @__asan_load4_noabort(i32 %1440)
  %1441 = load i32, ptr %arrayidx6911.i, align 4
  %add6912.i = add i32 %1441, 17
  %add6923.i = shl i32 %1441, 2
  %shl6924.i = add i32 %add6923.i, 2332
  %and6925.i = and i32 %shl6924.i, 1048572
  %1442 = add nsw i32 %and6925.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1442)
  %1443 = icmp ult i32 %1442, 9728
  %1444 = add nsw i32 %and6925.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1444)
  %1445 = icmp ult i32 %1444, 9728
  %1446 = add nsw i32 %and6925.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1446)
  %1447 = icmp ult i32 %1446, 1536
  br i1 %1443, label %cond.false6907.i.if.end6989.i_crit_edge, label %if.else6966.i

cond.false6907.i.if.end6989.i_crit_edge:          ; preds = %cond.false6907.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6989.i

if.else6966.i:                                    ; preds = %cond.false6907.i
  %1448 = add nsw i32 %and6925.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1448)
  %1449 = icmp ult i32 %1448, 1536
  br i1 %1449, label %if.then6968.i, label %if.else6972.i

if.then6968.i:                                    ; preds = %if.else6966.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6971.i = add nuw nsw i32 %and6925.i, 67584
  br label %if.end6989.i

if.else6972.i:                                    ; preds = %if.else6966.i
  br i1 %1445, label %if.else6972.i.if.end6989.i_crit_edge, label %if.else6978.i

if.else6972.i.if.end6989.i_crit_edge:             ; preds = %if.else6972.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6989.i

if.else6978.i:                                    ; preds = %if.else6972.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6983.i = add nsw i32 %and6925.i, -98304
  %spec.select10645.i = select i1 %1447, i32 %add6983.i, i32 %and6925.i
  br label %if.end6989.i

if.end6989.i:                                     ; preds = %if.else6978.i, %if.else6972.i.if.end6989.i_crit_edge, %if.then6968.i, %cond.false6907.i.if.end6989.i_crit_edge
  %internal_reg_offset6913.0.i = phi i32 [ %add6971.i, %if.then6968.i ], [ %spec.select10645.i, %if.else6978.i ], [ %1442, %cond.false6907.i.if.end6989.i_crit_edge ], [ %1444, %if.else6972.i.if.end6989.i_crit_edge ]
  %1450 = shl i32 %internal_reg_offset6913.0.i, 14
  %shl6992.i = and i32 %1450, -65536
  %or6993.i = or i32 %shl6992.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6912.i, i32 noundef %or6993.i, i32 noundef 0) #7
  br label %if.then7090.i

if.else6995.i:                                    ; preds = %if.else6739.i, %if.else6733.i.if.else6995.i_crit_edge, %if.then6729.i, %if.else6673.i.if.else6995.i_crit_edge
  %internal_reg_offset6674.0.i = phi i32 [ %add6732.i, %if.then6729.i ], [ %spec.select10643.i, %if.else6739.i ], [ %1397, %if.else6673.i.if.else6995.i_crit_edge ], [ %1399, %if.else6733.i.if.else6995.i_crit_edge ]
  %shr6752.i = lshr i32 %internal_reg_offset6674.0.i, 2
  %1451 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1451)
  %1452 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr6757.i = getelementptr i32, ptr %1452, i32 1
  store ptr %incdec.ptr6757.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1453 = ptrtoint ptr %1452 to i32
  call void @__asan_store4_noabort(i32 %1453)
  store i32 %shr6752.i, ptr %1452, align 4
  %1454 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr6762.i = getelementptr i32, ptr %1454, i32 1
  store ptr %incdec.ptr6762.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1455 = ptrtoint ptr %1454 to i32
  call void @__asan_store4_noabort(i32 %1455)
  store i32 0, ptr %1454, align 4
  %1456 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1456)
  %1457 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx7005.i = getelementptr i32, ptr %1457, i32 1
  %1458 = ptrtoint ptr %arrayidx7005.i to i32
  call void @__asan_load4_noabort(i32 %1458)
  %1459 = load i32, ptr %arrayidx7005.i, align 4
  %add7006.i = shl i32 %1459, 2
  %shl7007.i = add i32 %add7006.i, 2332
  %and7008.i = and i32 %shl7007.i, 1048572
  %1460 = add nsw i32 %and7008.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1460)
  %1461 = icmp ult i32 %1460, 9728
  %1462 = add nsw i32 %and7008.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1462)
  %1463 = icmp ult i32 %1462, 9728
  %1464 = add nsw i32 %and7008.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1464)
  %1465 = icmp ult i32 %1464, 1536
  br i1 %1461, label %if.else6995.i.if.else7328.i_crit_edge, label %if.else7049.i

if.else6995.i.if.else7328.i_crit_edge:            ; preds = %if.else6995.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7328.i

if.else7049.i:                                    ; preds = %if.else6995.i
  %1466 = add nsw i32 %and7008.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1466)
  %1467 = icmp ult i32 %1466, 1536
  br i1 %1467, label %if.then7051.i, label %if.else7055.i

if.then7051.i:                                    ; preds = %if.else7049.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7054.i = add nuw nsw i32 %and7008.i, 67584
  br label %if.else7328.i

if.else7055.i:                                    ; preds = %if.else7049.i
  br i1 %1463, label %if.else7055.i.if.else7328.i_crit_edge, label %if.else7061.i

if.else7055.i.if.else7328.i_crit_edge:            ; preds = %if.else7055.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7328.i

if.else7061.i:                                    ; preds = %if.else7055.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7066.i = add nsw i32 %and7008.i, -98304
  %spec.select10646.i = select i1 %1465, i32 %add7066.i, i32 %and7008.i
  br label %if.else7328.i

if.then7090.i:                                    ; preds = %if.end6989.i, %if.end6902.i
  %1468 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1468)
  %1469 = load i32, ptr %virt, align 8
  %and7093.i = and i32 %1469, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7093.i)
  %tobool7094.not.i = icmp eq i32 %and7093.i, 0
  br i1 %tobool7094.not.i, label %if.then7090.i.cond.false7121.i_crit_edge, label %land.lhs.true7095.i

if.then7090.i.cond.false7121.i_crit_edge:         ; preds = %if.then7090.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7121.i

land.lhs.true7095.i:                              ; preds = %if.then7090.i
  %funcs7098.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1470 = ptrtoint ptr %funcs7098.i to i32
  call void @__asan_load4_noabort(i32 %1470)
  %1471 = load ptr, ptr %funcs7098.i, align 4
  %tobool7099.not.i = icmp eq ptr %1471, null
  br i1 %tobool7099.not.i, label %land.lhs.true7095.i.cond.false7121.i_crit_edge, label %land.lhs.true7100.i

land.lhs.true7095.i.cond.false7121.i_crit_edge:   ; preds = %land.lhs.true7095.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7121.i

land.lhs.true7100.i:                              ; preds = %land.lhs.true7095.i
  %sriov_wreg7104.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1471, i32 0, i32 12
  %1472 = ptrtoint ptr %sriov_wreg7104.i to i32
  call void @__asan_load4_noabort(i32 %1472)
  %1473 = load ptr, ptr %sriov_wreg7104.i, align 4
  %tobool7105.not.i = icmp eq ptr %1473, null
  br i1 %tobool7105.not.i, label %land.lhs.true7100.i.cond.false7121.i_crit_edge, label %cond.true7106.i

land.lhs.true7100.i.cond.false7121.i_crit_edge:   ; preds = %land.lhs.true7100.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7121.i

cond.true7106.i:                                  ; preds = %land.lhs.true7100.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx7112.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1474 = ptrtoint ptr %arrayidx7112.i to i32
  call void @__asan_load4_noabort(i32 %1474)
  %1475 = load ptr, ptr %arrayidx7112.i, align 8
  %arrayidx7114.i = getelementptr i32, ptr %1475, i32 1
  %1476 = ptrtoint ptr %arrayidx7114.i to i32
  call void @__asan_load4_noabort(i32 %1476)
  %1477 = load i32, ptr %arrayidx7114.i, align 4
  %add7115.i = add i32 %1477, 18
  %fw_shared_gpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 16
  %1478 = ptrtoint ptr %fw_shared_gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %1478)
  %1479 = load i64, ptr %fw_shared_gpu_addr.i, align 8
  %conv7120.i = trunc i64 %1479 to i32
  tail call void %1473(ptr noundef %adev, i32 noundef %add7115.i, i32 noundef %conv7120.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7133.i

cond.false7121.i:                                 ; preds = %land.lhs.true7100.i.cond.false7121.i_crit_edge, %land.lhs.true7095.i.cond.false7121.i_crit_edge, %if.then7090.i.cond.false7121.i_crit_edge
  %arrayidx7123.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1480 = ptrtoint ptr %arrayidx7123.i to i32
  call void @__asan_load4_noabort(i32 %1480)
  %1481 = load ptr, ptr %arrayidx7123.i, align 8
  %arrayidx7125.i = getelementptr i32, ptr %1481, i32 1
  %1482 = ptrtoint ptr %arrayidx7125.i to i32
  call void @__asan_load4_noabort(i32 %1482)
  %1483 = load i32, ptr %arrayidx7125.i, align 4
  %add7126.i = add i32 %1483, 18
  %fw_shared_gpu_addr7130.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 16
  %1484 = ptrtoint ptr %fw_shared_gpu_addr7130.i to i32
  call void @__asan_load8_noabort(i32 %1484)
  %1485 = load i64, ptr %fw_shared_gpu_addr7130.i, align 8
  %conv7132.i = trunc i64 %1485 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7126.i, i32 noundef %conv7132.i, i32 noundef 0) #7
  br label %cond.end7133.i

cond.end7133.i:                                   ; preds = %cond.false7121.i, %cond.true7106.i
  %1486 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1486)
  %1487 = load i32, ptr %virt, align 8
  %and7136.i = and i32 %1487, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7136.i)
  %tobool7137.not.i = icmp eq i32 %and7136.i, 0
  br i1 %tobool7137.not.i, label %cond.end7133.i.cond.false7240.i_crit_edge, label %land.lhs.true7138.i

cond.end7133.i.cond.false7240.i_crit_edge:        ; preds = %cond.end7133.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7240.i

land.lhs.true7138.i:                              ; preds = %cond.end7133.i
  %funcs7141.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1488 = ptrtoint ptr %funcs7141.i to i32
  call void @__asan_load4_noabort(i32 %1488)
  %1489 = load ptr, ptr %funcs7141.i, align 4
  %tobool7142.not.i = icmp eq ptr %1489, null
  br i1 %tobool7142.not.i, label %land.lhs.true7138.i.cond.false7240.i_crit_edge, label %land.lhs.true7143.i

land.lhs.true7138.i.cond.false7240.i_crit_edge:   ; preds = %land.lhs.true7138.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7240.i

land.lhs.true7143.i:                              ; preds = %land.lhs.true7138.i
  %sriov_wreg7147.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1489, i32 0, i32 12
  %1490 = ptrtoint ptr %sriov_wreg7147.i to i32
  call void @__asan_load4_noabort(i32 %1490)
  %1491 = load ptr, ptr %sriov_wreg7147.i, align 4
  %tobool7148.not.i = icmp eq ptr %1491, null
  br i1 %tobool7148.not.i, label %land.lhs.true7143.i.cond.false7240.i_crit_edge, label %cond.true7149.i

land.lhs.true7143.i.cond.false7240.i_crit_edge:   ; preds = %land.lhs.true7143.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7240.i

cond.true7149.i:                                  ; preds = %land.lhs.true7143.i
  %arrayidx7155.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1492 = ptrtoint ptr %arrayidx7155.i to i32
  call void @__asan_load4_noabort(i32 %1492)
  %1493 = load ptr, ptr %arrayidx7155.i, align 8
  %arrayidx7157.i = getelementptr i32, ptr %1493, i32 1
  %1494 = ptrtoint ptr %arrayidx7157.i to i32
  call void @__asan_load4_noabort(i32 %1494)
  %1495 = load i32, ptr %arrayidx7157.i, align 4
  %add7158.i = add i32 %1495, 17
  %add7169.i = shl i32 %1495, 2
  %shl7170.i = add i32 %add7169.i, 6284
  %and7171.i = and i32 %shl7170.i, 1048572
  %1496 = add nsw i32 %and7171.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1496)
  %1497 = icmp ult i32 %1496, 9728
  %1498 = add nsw i32 %and7171.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1498)
  %1499 = icmp ult i32 %1498, 9728
  %1500 = add nsw i32 %and7171.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1500)
  %1501 = icmp ult i32 %1500, 1536
  br i1 %1497, label %cond.true7149.i.if.end7235.i_crit_edge, label %if.else7212.i

cond.true7149.i.if.end7235.i_crit_edge:           ; preds = %cond.true7149.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7235.i

if.else7212.i:                                    ; preds = %cond.true7149.i
  %1502 = add nsw i32 %and7171.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1502)
  %1503 = icmp ult i32 %1502, 1536
  br i1 %1503, label %if.then7214.i, label %if.else7218.i

if.then7214.i:                                    ; preds = %if.else7212.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7217.i = add nuw nsw i32 %and7171.i, 67584
  br label %if.end7235.i

if.else7218.i:                                    ; preds = %if.else7212.i
  br i1 %1499, label %if.else7218.i.if.end7235.i_crit_edge, label %if.else7224.i

if.else7218.i.if.end7235.i_crit_edge:             ; preds = %if.else7218.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7235.i

if.else7224.i:                                    ; preds = %if.else7218.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7229.i = add nsw i32 %and7171.i, -98304
  %spec.select10647.i = select i1 %1501, i32 %add7229.i, i32 %and7171.i
  br label %if.end7235.i

if.end7235.i:                                     ; preds = %if.else7224.i, %if.else7218.i.if.end7235.i_crit_edge, %if.then7214.i, %cond.true7149.i.if.end7235.i_crit_edge
  %internal_reg_offset7159.0.i = phi i32 [ %add7217.i, %if.then7214.i ], [ %spec.select10647.i, %if.else7224.i ], [ %1496, %cond.true7149.i.if.end7235.i_crit_edge ], [ %1498, %if.else7218.i.if.end7235.i_crit_edge ]
  %1504 = shl i32 %internal_reg_offset7159.0.i, 14
  %shl7238.i = and i32 %1504, -65536
  %or7239.i = or i32 %shl7238.i, 1
  tail call void %1491(ptr noundef %adev, i32 noundef %add7158.i, i32 noundef %or7239.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7429.i

cond.false7240.i:                                 ; preds = %land.lhs.true7143.i.cond.false7240.i_crit_edge, %land.lhs.true7138.i.cond.false7240.i_crit_edge, %cond.end7133.i.cond.false7240.i_crit_edge
  %arrayidx7242.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1505 = ptrtoint ptr %arrayidx7242.i to i32
  call void @__asan_load4_noabort(i32 %1505)
  %1506 = load ptr, ptr %arrayidx7242.i, align 8
  %arrayidx7244.i = getelementptr i32, ptr %1506, i32 1
  %1507 = ptrtoint ptr %arrayidx7244.i to i32
  call void @__asan_load4_noabort(i32 %1507)
  %1508 = load i32, ptr %arrayidx7244.i, align 4
  %add7245.i = add i32 %1508, 17
  %add7256.i = shl i32 %1508, 2
  %shl7257.i = add i32 %add7256.i, 6284
  %and7258.i = and i32 %shl7257.i, 1048572
  %1509 = add nsw i32 %and7258.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1509)
  %1510 = icmp ult i32 %1509, 9728
  %1511 = add nsw i32 %and7258.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1511)
  %1512 = icmp ult i32 %1511, 9728
  %1513 = add nsw i32 %and7258.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1513)
  %1514 = icmp ult i32 %1513, 1536
  br i1 %1510, label %cond.false7240.i.if.end7322.i_crit_edge, label %if.else7299.i

cond.false7240.i.if.end7322.i_crit_edge:          ; preds = %cond.false7240.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7322.i

if.else7299.i:                                    ; preds = %cond.false7240.i
  %1515 = add nsw i32 %and7258.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1515)
  %1516 = icmp ult i32 %1515, 1536
  br i1 %1516, label %if.then7301.i, label %if.else7305.i

if.then7301.i:                                    ; preds = %if.else7299.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7304.i = add nuw nsw i32 %and7258.i, 67584
  br label %if.end7322.i

if.else7305.i:                                    ; preds = %if.else7299.i
  br i1 %1512, label %if.else7305.i.if.end7322.i_crit_edge, label %if.else7311.i

if.else7305.i.if.end7322.i_crit_edge:             ; preds = %if.else7305.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7322.i

if.else7311.i:                                    ; preds = %if.else7305.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7316.i = add nsw i32 %and7258.i, -98304
  %spec.select10648.i = select i1 %1514, i32 %add7316.i, i32 %and7258.i
  br label %if.end7322.i

if.end7322.i:                                     ; preds = %if.else7311.i, %if.else7305.i.if.end7322.i_crit_edge, %if.then7301.i, %cond.false7240.i.if.end7322.i_crit_edge
  %internal_reg_offset7246.0.i = phi i32 [ %add7304.i, %if.then7301.i ], [ %spec.select10648.i, %if.else7311.i ], [ %1509, %cond.false7240.i.if.end7322.i_crit_edge ], [ %1511, %if.else7305.i.if.end7322.i_crit_edge ]
  %1517 = shl i32 %internal_reg_offset7246.0.i, 14
  %shl7325.i = and i32 %1517, -65536
  %or7326.i = or i32 %shl7325.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7245.i, i32 noundef %or7326.i, i32 noundef 0) #7
  br label %if.then7429.i

if.else7328.i:                                    ; preds = %if.else7061.i, %if.else7055.i.if.else7328.i_crit_edge, %if.then7051.i, %if.else6995.i.if.else7328.i_crit_edge
  %internal_reg_offset6996.0.i = phi i32 [ %add7054.i, %if.then7051.i ], [ %spec.select10646.i, %if.else7061.i ], [ %1460, %if.else6995.i.if.else7328.i_crit_edge ], [ %1462, %if.else7055.i.if.else7328.i_crit_edge ]
  %shr7074.i = lshr i32 %internal_reg_offset6996.0.i, 2
  %1518 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1518)
  %1519 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr7079.i = getelementptr i32, ptr %1519, i32 1
  store ptr %incdec.ptr7079.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1520 = ptrtoint ptr %1519 to i32
  call void @__asan_store4_noabort(i32 %1520)
  store i32 %shr7074.i, ptr %1519, align 4
  %1521 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr7084.i = getelementptr i32, ptr %1521, i32 1
  store ptr %incdec.ptr7084.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1522 = ptrtoint ptr %1521 to i32
  call void @__asan_store4_noabort(i32 %1522)
  store i32 524288, ptr %1521, align 4
  %1523 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1523)
  %1524 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx7338.i = getelementptr i32, ptr %1524, i32 1
  %1525 = ptrtoint ptr %arrayidx7338.i to i32
  call void @__asan_load4_noabort(i32 %1525)
  %1526 = load i32, ptr %arrayidx7338.i, align 4
  %add7339.i = shl i32 %1526, 2
  %shl7340.i = add i32 %add7339.i, 6284
  %and7341.i = and i32 %shl7340.i, 1048572
  %1527 = add nsw i32 %and7341.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1527)
  %1528 = icmp ult i32 %1527, 9728
  %1529 = add nsw i32 %and7341.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1529)
  %1530 = icmp ult i32 %1529, 9728
  %1531 = add nsw i32 %and7341.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1531)
  %1532 = icmp ult i32 %1531, 1536
  br i1 %1528, label %if.else7328.i.if.else7670.i_crit_edge, label %if.else7382.i

if.else7328.i.if.else7670.i_crit_edge:            ; preds = %if.else7328.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7670.i

if.else7382.i:                                    ; preds = %if.else7328.i
  %1533 = add nsw i32 %and7341.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1533)
  %1534 = icmp ult i32 %1533, 1536
  br i1 %1534, label %if.then7384.i, label %if.else7388.i

if.then7384.i:                                    ; preds = %if.else7382.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7387.i = add nuw nsw i32 %and7341.i, 67584
  br label %if.else7670.i

if.else7388.i:                                    ; preds = %if.else7382.i
  br i1 %1530, label %if.else7388.i.if.else7670.i_crit_edge, label %if.else7394.i

if.else7388.i.if.else7670.i_crit_edge:            ; preds = %if.else7388.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7670.i

if.else7394.i:                                    ; preds = %if.else7388.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7399.i = add nsw i32 %and7341.i, -98304
  %spec.select10649.i = select i1 %1532, i32 %add7399.i, i32 %and7341.i
  br label %if.else7670.i

if.then7429.i:                                    ; preds = %if.end7322.i, %if.end7235.i
  %1535 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1535)
  %1536 = load i32, ptr %virt, align 8
  %and7432.i = and i32 %1536, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7432.i)
  %tobool7433.not.i = icmp eq i32 %and7432.i, 0
  br i1 %tobool7433.not.i, label %if.then7429.i.cond.false7462.i_crit_edge, label %land.lhs.true7434.i

if.then7429.i.cond.false7462.i_crit_edge:         ; preds = %if.then7429.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7462.i

land.lhs.true7434.i:                              ; preds = %if.then7429.i
  %funcs7437.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1537 = ptrtoint ptr %funcs7437.i to i32
  call void @__asan_load4_noabort(i32 %1537)
  %1538 = load ptr, ptr %funcs7437.i, align 4
  %tobool7438.not.i = icmp eq ptr %1538, null
  br i1 %tobool7438.not.i, label %land.lhs.true7434.i.cond.false7462.i_crit_edge, label %land.lhs.true7439.i

land.lhs.true7434.i.cond.false7462.i_crit_edge:   ; preds = %land.lhs.true7434.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7462.i

land.lhs.true7439.i:                              ; preds = %land.lhs.true7434.i
  %sriov_wreg7443.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1538, i32 0, i32 12
  %1539 = ptrtoint ptr %sriov_wreg7443.i to i32
  call void @__asan_load4_noabort(i32 %1539)
  %1540 = load ptr, ptr %sriov_wreg7443.i, align 4
  %tobool7444.not.i = icmp eq ptr %1540, null
  br i1 %tobool7444.not.i, label %land.lhs.true7439.i.cond.false7462.i_crit_edge, label %cond.true7445.i

land.lhs.true7439.i.cond.false7462.i_crit_edge:   ; preds = %land.lhs.true7439.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7462.i

cond.true7445.i:                                  ; preds = %land.lhs.true7439.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx7451.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1541 = ptrtoint ptr %arrayidx7451.i to i32
  call void @__asan_load4_noabort(i32 %1541)
  %1542 = load ptr, ptr %arrayidx7451.i, align 8
  %arrayidx7453.i = getelementptr i32, ptr %1542, i32 1
  %1543 = ptrtoint ptr %arrayidx7453.i to i32
  call void @__asan_load4_noabort(i32 %1543)
  %1544 = load i32, ptr %arrayidx7453.i, align 4
  %add7454.i = add i32 %1544, 18
  %fw_shared_gpu_addr7458.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 16
  %1545 = ptrtoint ptr %fw_shared_gpu_addr7458.i to i32
  call void @__asan_load8_noabort(i32 %1545)
  %1546 = load i64, ptr %fw_shared_gpu_addr7458.i, align 8
  %shr7459.i = lshr i64 %1546, 32
  %conv7461.i = trunc i64 %shr7459.i to i32
  tail call void %1540(ptr noundef %adev, i32 noundef %add7454.i, i32 noundef %conv7461.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7475.i

cond.false7462.i:                                 ; preds = %land.lhs.true7439.i.cond.false7462.i_crit_edge, %land.lhs.true7434.i.cond.false7462.i_crit_edge, %if.then7429.i.cond.false7462.i_crit_edge
  %arrayidx7464.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1547 = ptrtoint ptr %arrayidx7464.i to i32
  call void @__asan_load4_noabort(i32 %1547)
  %1548 = load ptr, ptr %arrayidx7464.i, align 8
  %arrayidx7466.i = getelementptr i32, ptr %1548, i32 1
  %1549 = ptrtoint ptr %arrayidx7466.i to i32
  call void @__asan_load4_noabort(i32 %1549)
  %1550 = load i32, ptr %arrayidx7466.i, align 4
  %add7467.i = add i32 %1550, 18
  %fw_shared_gpu_addr7471.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 16
  %1551 = ptrtoint ptr %fw_shared_gpu_addr7471.i to i32
  call void @__asan_load8_noabort(i32 %1551)
  %1552 = load i64, ptr %fw_shared_gpu_addr7471.i, align 8
  %shr7472.i = lshr i64 %1552, 32
  %conv7474.i = trunc i64 %shr7472.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7467.i, i32 noundef %conv7474.i, i32 noundef 0) #7
  br label %cond.end7475.i

cond.end7475.i:                                   ; preds = %cond.false7462.i, %cond.true7445.i
  %1553 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1553)
  %1554 = load i32, ptr %virt, align 8
  %and7478.i = and i32 %1554, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7478.i)
  %tobool7479.not.i = icmp eq i32 %and7478.i, 0
  br i1 %tobool7479.not.i, label %cond.end7475.i.cond.false7582.i_crit_edge, label %land.lhs.true7480.i

cond.end7475.i.cond.false7582.i_crit_edge:        ; preds = %cond.end7475.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7582.i

land.lhs.true7480.i:                              ; preds = %cond.end7475.i
  %funcs7483.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1555 = ptrtoint ptr %funcs7483.i to i32
  call void @__asan_load4_noabort(i32 %1555)
  %1556 = load ptr, ptr %funcs7483.i, align 4
  %tobool7484.not.i = icmp eq ptr %1556, null
  br i1 %tobool7484.not.i, label %land.lhs.true7480.i.cond.false7582.i_crit_edge, label %land.lhs.true7485.i

land.lhs.true7480.i.cond.false7582.i_crit_edge:   ; preds = %land.lhs.true7480.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7582.i

land.lhs.true7485.i:                              ; preds = %land.lhs.true7480.i
  %sriov_wreg7489.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1556, i32 0, i32 12
  %1557 = ptrtoint ptr %sriov_wreg7489.i to i32
  call void @__asan_load4_noabort(i32 %1557)
  %1558 = load ptr, ptr %sriov_wreg7489.i, align 4
  %tobool7490.not.i = icmp eq ptr %1558, null
  br i1 %tobool7490.not.i, label %land.lhs.true7485.i.cond.false7582.i_crit_edge, label %cond.true7491.i

land.lhs.true7485.i.cond.false7582.i_crit_edge:   ; preds = %land.lhs.true7485.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7582.i

cond.true7491.i:                                  ; preds = %land.lhs.true7485.i
  %arrayidx7497.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1559 = ptrtoint ptr %arrayidx7497.i to i32
  call void @__asan_load4_noabort(i32 %1559)
  %1560 = load ptr, ptr %arrayidx7497.i, align 8
  %arrayidx7499.i = getelementptr i32, ptr %1560, i32 1
  %1561 = ptrtoint ptr %arrayidx7499.i to i32
  call void @__asan_load4_noabort(i32 %1561)
  %1562 = load i32, ptr %arrayidx7499.i, align 4
  %add7500.i = add i32 %1562, 17
  %add7511.i = shl i32 %1562, 2
  %shl7512.i = add i32 %add7511.i, 6280
  %and7513.i = and i32 %shl7512.i, 1048572
  %1563 = add nsw i32 %and7513.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1563)
  %1564 = icmp ult i32 %1563, 9728
  %1565 = add nsw i32 %and7513.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1565)
  %1566 = icmp ult i32 %1565, 9728
  %1567 = add nsw i32 %and7513.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1567)
  %1568 = icmp ult i32 %1567, 1536
  br i1 %1564, label %cond.true7491.i.if.end7577.i_crit_edge, label %if.else7554.i

cond.true7491.i.if.end7577.i_crit_edge:           ; preds = %cond.true7491.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7577.i

if.else7554.i:                                    ; preds = %cond.true7491.i
  %1569 = add nsw i32 %and7513.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1569)
  %1570 = icmp ult i32 %1569, 1536
  br i1 %1570, label %if.then7556.i, label %if.else7560.i

if.then7556.i:                                    ; preds = %if.else7554.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7559.i = add nuw nsw i32 %and7513.i, 67584
  br label %if.end7577.i

if.else7560.i:                                    ; preds = %if.else7554.i
  br i1 %1566, label %if.else7560.i.if.end7577.i_crit_edge, label %if.else7566.i

if.else7560.i.if.end7577.i_crit_edge:             ; preds = %if.else7560.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7577.i

if.else7566.i:                                    ; preds = %if.else7560.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7571.i = add nsw i32 %and7513.i, -98304
  %spec.select10650.i = select i1 %1568, i32 %add7571.i, i32 %and7513.i
  br label %if.end7577.i

if.end7577.i:                                     ; preds = %if.else7566.i, %if.else7560.i.if.end7577.i_crit_edge, %if.then7556.i, %cond.true7491.i.if.end7577.i_crit_edge
  %internal_reg_offset7501.0.i = phi i32 [ %add7559.i, %if.then7556.i ], [ %spec.select10650.i, %if.else7566.i ], [ %1563, %cond.true7491.i.if.end7577.i_crit_edge ], [ %1565, %if.else7560.i.if.end7577.i_crit_edge ]
  %1571 = shl i32 %internal_reg_offset7501.0.i, 14
  %shl7580.i = and i32 %1571, -65536
  %or7581.i = or i32 %shl7580.i, 1
  tail call void %1558(ptr noundef %adev, i32 noundef %add7500.i, i32 noundef %or7581.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7772.i

cond.false7582.i:                                 ; preds = %land.lhs.true7485.i.cond.false7582.i_crit_edge, %land.lhs.true7480.i.cond.false7582.i_crit_edge, %cond.end7475.i.cond.false7582.i_crit_edge
  %arrayidx7584.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1572 = ptrtoint ptr %arrayidx7584.i to i32
  call void @__asan_load4_noabort(i32 %1572)
  %1573 = load ptr, ptr %arrayidx7584.i, align 8
  %arrayidx7586.i = getelementptr i32, ptr %1573, i32 1
  %1574 = ptrtoint ptr %arrayidx7586.i to i32
  call void @__asan_load4_noabort(i32 %1574)
  %1575 = load i32, ptr %arrayidx7586.i, align 4
  %add7587.i = add i32 %1575, 17
  %add7598.i = shl i32 %1575, 2
  %shl7599.i = add i32 %add7598.i, 6280
  %and7600.i = and i32 %shl7599.i, 1048572
  %1576 = add nsw i32 %and7600.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1576)
  %1577 = icmp ult i32 %1576, 9728
  %1578 = add nsw i32 %and7600.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1578)
  %1579 = icmp ult i32 %1578, 9728
  %1580 = add nsw i32 %and7600.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1580)
  %1581 = icmp ult i32 %1580, 1536
  br i1 %1577, label %cond.false7582.i.if.end7664.i_crit_edge, label %if.else7641.i

cond.false7582.i.if.end7664.i_crit_edge:          ; preds = %cond.false7582.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7664.i

if.else7641.i:                                    ; preds = %cond.false7582.i
  %1582 = add nsw i32 %and7600.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1582)
  %1583 = icmp ult i32 %1582, 1536
  br i1 %1583, label %if.then7643.i, label %if.else7647.i

if.then7643.i:                                    ; preds = %if.else7641.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7646.i = add nuw nsw i32 %and7600.i, 67584
  br label %if.end7664.i

if.else7647.i:                                    ; preds = %if.else7641.i
  br i1 %1579, label %if.else7647.i.if.end7664.i_crit_edge, label %if.else7653.i

if.else7647.i.if.end7664.i_crit_edge:             ; preds = %if.else7647.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7664.i

if.else7653.i:                                    ; preds = %if.else7647.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7658.i = add nsw i32 %and7600.i, -98304
  %spec.select10651.i = select i1 %1581, i32 %add7658.i, i32 %and7600.i
  br label %if.end7664.i

if.end7664.i:                                     ; preds = %if.else7653.i, %if.else7647.i.if.end7664.i_crit_edge, %if.then7643.i, %cond.false7582.i.if.end7664.i_crit_edge
  %internal_reg_offset7588.0.i = phi i32 [ %add7646.i, %if.then7643.i ], [ %spec.select10651.i, %if.else7653.i ], [ %1576, %cond.false7582.i.if.end7664.i_crit_edge ], [ %1578, %if.else7647.i.if.end7664.i_crit_edge ]
  %1584 = shl i32 %internal_reg_offset7588.0.i, 14
  %shl7667.i = and i32 %1584, -65536
  %or7668.i = or i32 %shl7667.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7587.i, i32 noundef %or7668.i, i32 noundef 0) #7
  br label %if.then7772.i

if.else7670.i:                                    ; preds = %if.else7394.i, %if.else7388.i.if.else7670.i_crit_edge, %if.then7384.i, %if.else7328.i.if.else7670.i_crit_edge
  %internal_reg_offset7329.0.i = phi i32 [ %add7387.i, %if.then7384.i ], [ %spec.select10649.i, %if.else7394.i ], [ %1527, %if.else7328.i.if.else7670.i_crit_edge ], [ %1529, %if.else7388.i.if.else7670.i_crit_edge ]
  %shr7407.i = lshr i32 %internal_reg_offset7329.0.i, 2
  %1585 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1585)
  %1586 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr7412.i = getelementptr i32, ptr %1586, i32 1
  store ptr %incdec.ptr7412.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1587 = ptrtoint ptr %1586 to i32
  call void @__asan_store4_noabort(i32 %1587)
  store i32 %shr7407.i, ptr %1586, align 4
  %fw_shared_gpu_addr7416.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 16
  %1588 = ptrtoint ptr %fw_shared_gpu_addr7416.i to i32
  call void @__asan_load8_noabort(i32 %1588)
  %1589 = load i64, ptr %fw_shared_gpu_addr7416.i, align 8
  %conv7418.i = trunc i64 %1589 to i32
  %1590 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr7423.i = getelementptr i32, ptr %1590, i32 1
  store ptr %incdec.ptr7423.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1591 = ptrtoint ptr %1590 to i32
  call void @__asan_store4_noabort(i32 %1591)
  store i32 %conv7418.i, ptr %1590, align 4
  %1592 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1592)
  %1593 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx7680.i = getelementptr i32, ptr %1593, i32 1
  %1594 = ptrtoint ptr %arrayidx7680.i to i32
  call void @__asan_load4_noabort(i32 %1594)
  %1595 = load i32, ptr %arrayidx7680.i, align 4
  %add7681.i = shl i32 %1595, 2
  %shl7682.i = add i32 %add7681.i, 6280
  %and7683.i = and i32 %shl7682.i, 1048572
  %1596 = add nsw i32 %and7683.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1596)
  %1597 = icmp ult i32 %1596, 9728
  %1598 = add nsw i32 %and7683.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1598)
  %1599 = icmp ult i32 %1598, 9728
  %1600 = add nsw i32 %and7683.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1600)
  %1601 = icmp ult i32 %1600, 1536
  br i1 %1597, label %if.else7670.i.if.else7999.i_crit_edge, label %if.else7724.i

if.else7670.i.if.else7999.i_crit_edge:            ; preds = %if.else7670.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7999.i

if.else7724.i:                                    ; preds = %if.else7670.i
  %1602 = add nsw i32 %and7683.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1602)
  %1603 = icmp ult i32 %1602, 1536
  br i1 %1603, label %if.then7726.i, label %if.else7730.i

if.then7726.i:                                    ; preds = %if.else7724.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7729.i = add nuw nsw i32 %and7683.i, 67584
  br label %if.else7999.i

if.else7730.i:                                    ; preds = %if.else7724.i
  br i1 %1599, label %if.else7730.i.if.else7999.i_crit_edge, label %if.else7736.i

if.else7730.i.if.else7999.i_crit_edge:            ; preds = %if.else7730.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7999.i

if.else7736.i:                                    ; preds = %if.else7730.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7741.i = add nsw i32 %and7683.i, -98304
  %spec.select10652.i = select i1 %1601, i32 %add7741.i, i32 %and7683.i
  br label %if.else7999.i

if.then7772.i:                                    ; preds = %if.end7664.i, %if.end7577.i
  %1604 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1604)
  %1605 = load i32, ptr %virt, align 8
  %and7775.i = and i32 %1605, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7775.i)
  %tobool7776.not.i = icmp eq i32 %and7775.i, 0
  br i1 %tobool7776.not.i, label %if.then7772.i.cond.false7798.i_crit_edge, label %land.lhs.true7777.i

if.then7772.i.cond.false7798.i_crit_edge:         ; preds = %if.then7772.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7798.i

land.lhs.true7777.i:                              ; preds = %if.then7772.i
  %funcs7780.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1606 = ptrtoint ptr %funcs7780.i to i32
  call void @__asan_load4_noabort(i32 %1606)
  %1607 = load ptr, ptr %funcs7780.i, align 4
  %tobool7781.not.i = icmp eq ptr %1607, null
  br i1 %tobool7781.not.i, label %land.lhs.true7777.i.cond.false7798.i_crit_edge, label %land.lhs.true7782.i

land.lhs.true7777.i.cond.false7798.i_crit_edge:   ; preds = %land.lhs.true7777.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7798.i

land.lhs.true7782.i:                              ; preds = %land.lhs.true7777.i
  %sriov_wreg7786.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1607, i32 0, i32 12
  %1608 = ptrtoint ptr %sriov_wreg7786.i to i32
  call void @__asan_load4_noabort(i32 %1608)
  %1609 = load ptr, ptr %sriov_wreg7786.i, align 4
  %tobool7787.not.i = icmp eq ptr %1609, null
  br i1 %tobool7787.not.i, label %land.lhs.true7782.i.cond.false7798.i_crit_edge, label %cond.true7788.i

land.lhs.true7782.i.cond.false7798.i_crit_edge:   ; preds = %land.lhs.true7782.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7798.i

cond.true7788.i:                                  ; preds = %land.lhs.true7782.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx7794.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1610 = ptrtoint ptr %arrayidx7794.i to i32
  call void @__asan_load4_noabort(i32 %1610)
  %1611 = load ptr, ptr %arrayidx7794.i, align 8
  %arrayidx7796.i = getelementptr i32, ptr %1611, i32 1
  %1612 = ptrtoint ptr %arrayidx7796.i to i32
  call void @__asan_load4_noabort(i32 %1612)
  %1613 = load i32, ptr %arrayidx7796.i, align 4
  %add7797.i = add i32 %1613, 18
  tail call void %1609(ptr noundef %adev, i32 noundef %add7797.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7804.i

cond.false7798.i:                                 ; preds = %land.lhs.true7782.i.cond.false7798.i_crit_edge, %land.lhs.true7777.i.cond.false7798.i_crit_edge, %if.then7772.i.cond.false7798.i_crit_edge
  %arrayidx7800.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1614 = ptrtoint ptr %arrayidx7800.i to i32
  call void @__asan_load4_noabort(i32 %1614)
  %1615 = load ptr, ptr %arrayidx7800.i, align 8
  %arrayidx7802.i = getelementptr i32, ptr %1615, i32 1
  %1616 = ptrtoint ptr %arrayidx7802.i to i32
  call void @__asan_load4_noabort(i32 %1616)
  %1617 = load i32, ptr %arrayidx7802.i, align 4
  %add7803.i = add i32 %1617, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7803.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end7804.i

cond.end7804.i:                                   ; preds = %cond.false7798.i, %cond.true7788.i
  %1618 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1618)
  %1619 = load i32, ptr %virt, align 8
  %and7807.i = and i32 %1619, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7807.i)
  %tobool7808.not.i = icmp eq i32 %and7807.i, 0
  br i1 %tobool7808.not.i, label %cond.end7804.i.cond.false7911.i_crit_edge, label %land.lhs.true7809.i

cond.end7804.i.cond.false7911.i_crit_edge:        ; preds = %cond.end7804.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7911.i

land.lhs.true7809.i:                              ; preds = %cond.end7804.i
  %funcs7812.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1620 = ptrtoint ptr %funcs7812.i to i32
  call void @__asan_load4_noabort(i32 %1620)
  %1621 = load ptr, ptr %funcs7812.i, align 4
  %tobool7813.not.i = icmp eq ptr %1621, null
  br i1 %tobool7813.not.i, label %land.lhs.true7809.i.cond.false7911.i_crit_edge, label %land.lhs.true7814.i

land.lhs.true7809.i.cond.false7911.i_crit_edge:   ; preds = %land.lhs.true7809.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7911.i

land.lhs.true7814.i:                              ; preds = %land.lhs.true7809.i
  %sriov_wreg7818.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1621, i32 0, i32 12
  %1622 = ptrtoint ptr %sriov_wreg7818.i to i32
  call void @__asan_load4_noabort(i32 %1622)
  %1623 = load ptr, ptr %sriov_wreg7818.i, align 4
  %tobool7819.not.i = icmp eq ptr %1623, null
  br i1 %tobool7819.not.i, label %land.lhs.true7814.i.cond.false7911.i_crit_edge, label %cond.true7820.i

land.lhs.true7814.i.cond.false7911.i_crit_edge:   ; preds = %land.lhs.true7814.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7911.i

cond.true7820.i:                                  ; preds = %land.lhs.true7814.i
  %arrayidx7826.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1624 = ptrtoint ptr %arrayidx7826.i to i32
  call void @__asan_load4_noabort(i32 %1624)
  %1625 = load ptr, ptr %arrayidx7826.i, align 8
  %arrayidx7828.i = getelementptr i32, ptr %1625, i32 1
  %1626 = ptrtoint ptr %arrayidx7828.i to i32
  call void @__asan_load4_noabort(i32 %1626)
  %1627 = load i32, ptr %arrayidx7828.i, align 4
  %add7829.i = add i32 %1627, 17
  %add7840.i = shl i32 %1627, 2
  %shl7841.i = add i32 %add7840.i, 2384
  %and7842.i = and i32 %shl7841.i, 1048572
  %1628 = add nsw i32 %and7842.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1628)
  %1629 = icmp ult i32 %1628, 9728
  %1630 = add nsw i32 %and7842.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1630)
  %1631 = icmp ult i32 %1630, 9728
  %1632 = add nsw i32 %and7842.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1632)
  %1633 = icmp ult i32 %1632, 1536
  br i1 %1629, label %cond.true7820.i.if.end7906.i_crit_edge, label %if.else7883.i

cond.true7820.i.if.end7906.i_crit_edge:           ; preds = %cond.true7820.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7906.i

if.else7883.i:                                    ; preds = %cond.true7820.i
  %1634 = add nsw i32 %and7842.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1634)
  %1635 = icmp ult i32 %1634, 1536
  br i1 %1635, label %if.then7885.i, label %if.else7889.i

if.then7885.i:                                    ; preds = %if.else7883.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7888.i = add nuw nsw i32 %and7842.i, 67584
  br label %if.end7906.i

if.else7889.i:                                    ; preds = %if.else7883.i
  br i1 %1631, label %if.else7889.i.if.end7906.i_crit_edge, label %if.else7895.i

if.else7889.i.if.end7906.i_crit_edge:             ; preds = %if.else7889.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7906.i

if.else7895.i:                                    ; preds = %if.else7889.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7900.i = add nsw i32 %and7842.i, -98304
  %spec.select10653.i = select i1 %1633, i32 %add7900.i, i32 %and7842.i
  br label %if.end7906.i

if.end7906.i:                                     ; preds = %if.else7895.i, %if.else7889.i.if.end7906.i_crit_edge, %if.then7885.i, %cond.true7820.i.if.end7906.i_crit_edge
  %internal_reg_offset7830.0.i = phi i32 [ %add7888.i, %if.then7885.i ], [ %spec.select10653.i, %if.else7895.i ], [ %1628, %cond.true7820.i.if.end7906.i_crit_edge ], [ %1630, %if.else7889.i.if.end7906.i_crit_edge ]
  %1636 = shl i32 %internal_reg_offset7830.0.i, 14
  %shl7909.i = and i32 %1636, -65536
  %or7910.i = or i32 %shl7909.i, 1
  tail call void %1623(ptr noundef %adev, i32 noundef %add7829.i, i32 noundef %or7910.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then8094.i

cond.false7911.i:                                 ; preds = %land.lhs.true7814.i.cond.false7911.i_crit_edge, %land.lhs.true7809.i.cond.false7911.i_crit_edge, %cond.end7804.i.cond.false7911.i_crit_edge
  %arrayidx7913.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1637 = ptrtoint ptr %arrayidx7913.i to i32
  call void @__asan_load4_noabort(i32 %1637)
  %1638 = load ptr, ptr %arrayidx7913.i, align 8
  %arrayidx7915.i = getelementptr i32, ptr %1638, i32 1
  %1639 = ptrtoint ptr %arrayidx7915.i to i32
  call void @__asan_load4_noabort(i32 %1639)
  %1640 = load i32, ptr %arrayidx7915.i, align 4
  %add7916.i = add i32 %1640, 17
  %add7927.i = shl i32 %1640, 2
  %shl7928.i = add i32 %add7927.i, 2384
  %and7929.i = and i32 %shl7928.i, 1048572
  %1641 = add nsw i32 %and7929.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1641)
  %1642 = icmp ult i32 %1641, 9728
  %1643 = add nsw i32 %and7929.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1643)
  %1644 = icmp ult i32 %1643, 9728
  %1645 = add nsw i32 %and7929.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1645)
  %1646 = icmp ult i32 %1645, 1536
  br i1 %1642, label %cond.false7911.i.if.end7993.i_crit_edge, label %if.else7970.i

cond.false7911.i.if.end7993.i_crit_edge:          ; preds = %cond.false7911.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7993.i

if.else7970.i:                                    ; preds = %cond.false7911.i
  %1647 = add nsw i32 %and7929.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1647)
  %1648 = icmp ult i32 %1647, 1536
  br i1 %1648, label %if.then7972.i, label %if.else7976.i

if.then7972.i:                                    ; preds = %if.else7970.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7975.i = add nuw nsw i32 %and7929.i, 67584
  br label %if.end7993.i

if.else7976.i:                                    ; preds = %if.else7970.i
  br i1 %1644, label %if.else7976.i.if.end7993.i_crit_edge, label %if.else7982.i

if.else7976.i.if.end7993.i_crit_edge:             ; preds = %if.else7976.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7993.i

if.else7982.i:                                    ; preds = %if.else7976.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7987.i = add nsw i32 %and7929.i, -98304
  %spec.select10654.i = select i1 %1646, i32 %add7987.i, i32 %and7929.i
  br label %if.end7993.i

if.end7993.i:                                     ; preds = %if.else7982.i, %if.else7976.i.if.end7993.i_crit_edge, %if.then7972.i, %cond.false7911.i.if.end7993.i_crit_edge
  %internal_reg_offset7917.0.i = phi i32 [ %add7975.i, %if.then7972.i ], [ %spec.select10654.i, %if.else7982.i ], [ %1641, %cond.false7911.i.if.end7993.i_crit_edge ], [ %1643, %if.else7976.i.if.end7993.i_crit_edge ]
  %1649 = shl i32 %internal_reg_offset7917.0.i, 14
  %shl7996.i = and i32 %1649, -65536
  %or7997.i = or i32 %shl7996.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7916.i, i32 noundef %or7997.i, i32 noundef 0) #7
  br label %if.then8094.i

if.else7999.i:                                    ; preds = %if.else7736.i, %if.else7730.i.if.else7999.i_crit_edge, %if.then7726.i, %if.else7670.i.if.else7999.i_crit_edge
  %internal_reg_offset7671.0.i = phi i32 [ %add7729.i, %if.then7726.i ], [ %spec.select10652.i, %if.else7736.i ], [ %1596, %if.else7670.i.if.else7999.i_crit_edge ], [ %1598, %if.else7730.i.if.else7999.i_crit_edge ]
  %shr7749.i = lshr i32 %internal_reg_offset7671.0.i, 2
  %1650 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1650)
  %1651 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr7754.i = getelementptr i32, ptr %1651, i32 1
  store ptr %incdec.ptr7754.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1652 = ptrtoint ptr %1651 to i32
  call void @__asan_store4_noabort(i32 %1652)
  store i32 %shr7749.i, ptr %1651, align 4
  %1653 = ptrtoint ptr %fw_shared_gpu_addr7416.i to i32
  call void @__asan_load8_noabort(i32 %1653)
  %1654 = load i64, ptr %fw_shared_gpu_addr7416.i, align 8
  %shr7759.i = lshr i64 %1654, 32
  %conv7761.i = trunc i64 %shr7759.i to i32
  %1655 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr7766.i = getelementptr i32, ptr %1655, i32 1
  store ptr %incdec.ptr7766.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1656 = ptrtoint ptr %1655 to i32
  call void @__asan_store4_noabort(i32 %1656)
  store i32 %conv7761.i, ptr %1655, align 4
  %1657 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1657)
  %1658 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx8009.i = getelementptr i32, ptr %1658, i32 1
  %1659 = ptrtoint ptr %arrayidx8009.i to i32
  call void @__asan_load4_noabort(i32 %1659)
  %1660 = load i32, ptr %arrayidx8009.i, align 4
  %add8010.i = shl i32 %1660, 2
  %shl8011.i = add i32 %add8010.i, 2384
  %and8012.i = and i32 %shl8011.i, 1048572
  %1661 = add nsw i32 %and8012.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1661)
  %1662 = icmp ult i32 %1661, 9728
  %1663 = add nsw i32 %and8012.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1663)
  %1664 = icmp ult i32 %1663, 9728
  %1665 = add nsw i32 %and8012.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1665)
  %1666 = icmp ult i32 %1665, 1536
  br i1 %1662, label %if.else7999.i.if.else8321.i_crit_edge, label %if.else8053.i

if.else7999.i.if.else8321.i_crit_edge:            ; preds = %if.else7999.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8321.i

if.else8053.i:                                    ; preds = %if.else7999.i
  %1667 = add nsw i32 %and8012.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1667)
  %1668 = icmp ult i32 %1667, 1536
  br i1 %1668, label %if.then8055.i, label %if.else8059.i

if.then8055.i:                                    ; preds = %if.else8053.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8058.i = add nuw nsw i32 %and8012.i, 67584
  br label %if.else8321.i

if.else8059.i:                                    ; preds = %if.else8053.i
  br i1 %1664, label %if.else8059.i.if.else8321.i_crit_edge, label %if.else8065.i

if.else8059.i.if.else8321.i_crit_edge:            ; preds = %if.else8059.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8321.i

if.else8065.i:                                    ; preds = %if.else8059.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8070.i = add nsw i32 %and8012.i, -98304
  %spec.select10655.i = select i1 %1666, i32 %add8070.i, i32 %and8012.i
  br label %if.else8321.i

if.then8094.i:                                    ; preds = %if.end7993.i, %if.end7906.i
  %1669 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1669)
  %1670 = load i32, ptr %virt, align 8
  %and8097.i = and i32 %1670, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8097.i)
  %tobool8098.not.i = icmp eq i32 %and8097.i, 0
  br i1 %tobool8098.not.i, label %if.then8094.i.cond.false8120.i_crit_edge, label %land.lhs.true8099.i

if.then8094.i.cond.false8120.i_crit_edge:         ; preds = %if.then8094.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8120.i

land.lhs.true8099.i:                              ; preds = %if.then8094.i
  %funcs8102.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1671 = ptrtoint ptr %funcs8102.i to i32
  call void @__asan_load4_noabort(i32 %1671)
  %1672 = load ptr, ptr %funcs8102.i, align 4
  %tobool8103.not.i = icmp eq ptr %1672, null
  br i1 %tobool8103.not.i, label %land.lhs.true8099.i.cond.false8120.i_crit_edge, label %land.lhs.true8104.i

land.lhs.true8099.i.cond.false8120.i_crit_edge:   ; preds = %land.lhs.true8099.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8120.i

land.lhs.true8104.i:                              ; preds = %land.lhs.true8099.i
  %sriov_wreg8108.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1672, i32 0, i32 12
  %1673 = ptrtoint ptr %sriov_wreg8108.i to i32
  call void @__asan_load4_noabort(i32 %1673)
  %1674 = load ptr, ptr %sriov_wreg8108.i, align 4
  %tobool8109.not.i = icmp eq ptr %1674, null
  br i1 %tobool8109.not.i, label %land.lhs.true8104.i.cond.false8120.i_crit_edge, label %cond.true8110.i

land.lhs.true8104.i.cond.false8120.i_crit_edge:   ; preds = %land.lhs.true8104.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8120.i

cond.true8110.i:                                  ; preds = %land.lhs.true8104.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx8116.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1675 = ptrtoint ptr %arrayidx8116.i to i32
  call void @__asan_load4_noabort(i32 %1675)
  %1676 = load ptr, ptr %arrayidx8116.i, align 8
  %arrayidx8118.i = getelementptr i32, ptr %1676, i32 1
  %1677 = ptrtoint ptr %arrayidx8118.i to i32
  call void @__asan_load4_noabort(i32 %1677)
  %1678 = load i32, ptr %arrayidx8118.i, align 4
  %add8119.i = add i32 %1678, 18
  tail call void %1674(ptr noundef %adev, i32 noundef %add8119.i, i32 noundef 4096, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end8126.i

cond.false8120.i:                                 ; preds = %land.lhs.true8104.i.cond.false8120.i_crit_edge, %land.lhs.true8099.i.cond.false8120.i_crit_edge, %if.then8094.i.cond.false8120.i_crit_edge
  %arrayidx8122.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1679 = ptrtoint ptr %arrayidx8122.i to i32
  call void @__asan_load4_noabort(i32 %1679)
  %1680 = load ptr, ptr %arrayidx8122.i, align 8
  %arrayidx8124.i = getelementptr i32, ptr %1680, i32 1
  %1681 = ptrtoint ptr %arrayidx8124.i to i32
  call void @__asan_load4_noabort(i32 %1681)
  %1682 = load i32, ptr %arrayidx8124.i, align 4
  %add8125.i = add i32 %1682, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8125.i, i32 noundef 4096, i32 noundef 0) #7
  br label %cond.end8126.i

cond.end8126.i:                                   ; preds = %cond.false8120.i, %cond.true8110.i
  %1683 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1683)
  %1684 = load i32, ptr %virt, align 8
  %and8129.i = and i32 %1684, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8129.i)
  %tobool8130.not.i = icmp eq i32 %and8129.i, 0
  br i1 %tobool8130.not.i, label %cond.end8126.i.cond.false8233.i_crit_edge, label %land.lhs.true8131.i

cond.end8126.i.cond.false8233.i_crit_edge:        ; preds = %cond.end8126.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8233.i

land.lhs.true8131.i:                              ; preds = %cond.end8126.i
  %funcs8134.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1685 = ptrtoint ptr %funcs8134.i to i32
  call void @__asan_load4_noabort(i32 %1685)
  %1686 = load ptr, ptr %funcs8134.i, align 4
  %tobool8135.not.i = icmp eq ptr %1686, null
  br i1 %tobool8135.not.i, label %land.lhs.true8131.i.cond.false8233.i_crit_edge, label %land.lhs.true8136.i

land.lhs.true8131.i.cond.false8233.i_crit_edge:   ; preds = %land.lhs.true8131.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8233.i

land.lhs.true8136.i:                              ; preds = %land.lhs.true8131.i
  %sriov_wreg8140.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1686, i32 0, i32 12
  %1687 = ptrtoint ptr %sriov_wreg8140.i to i32
  call void @__asan_load4_noabort(i32 %1687)
  %1688 = load ptr, ptr %sriov_wreg8140.i, align 4
  %tobool8141.not.i = icmp eq ptr %1688, null
  br i1 %tobool8141.not.i, label %land.lhs.true8136.i.cond.false8233.i_crit_edge, label %cond.true8142.i

land.lhs.true8136.i.cond.false8233.i_crit_edge:   ; preds = %land.lhs.true8136.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8233.i

cond.true8142.i:                                  ; preds = %land.lhs.true8136.i
  %arrayidx8148.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1689 = ptrtoint ptr %arrayidx8148.i to i32
  call void @__asan_load4_noabort(i32 %1689)
  %1690 = load ptr, ptr %arrayidx8148.i, align 8
  %arrayidx8150.i = getelementptr i32, ptr %1690, i32 1
  %1691 = ptrtoint ptr %arrayidx8150.i to i32
  call void @__asan_load4_noabort(i32 %1691)
  %1692 = load i32, ptr %arrayidx8150.i, align 4
  %add8151.i = add i32 %1692, 17
  %add8162.i = shl i32 %1692, 2
  %shl8163.i = add i32 %add8162.i, 2388
  %and8164.i = and i32 %shl8163.i, 1048572
  %1693 = add nsw i32 %and8164.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1693)
  %1694 = icmp ult i32 %1693, 9728
  %1695 = add nsw i32 %and8164.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1695)
  %1696 = icmp ult i32 %1695, 9728
  %1697 = add nsw i32 %and8164.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1697)
  %1698 = icmp ult i32 %1697, 1536
  br i1 %1694, label %cond.true8142.i.if.end8228.i_crit_edge, label %if.else8205.i

cond.true8142.i.if.end8228.i_crit_edge:           ; preds = %cond.true8142.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8228.i

if.else8205.i:                                    ; preds = %cond.true8142.i
  %1699 = add nsw i32 %and8164.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1699)
  %1700 = icmp ult i32 %1699, 1536
  br i1 %1700, label %if.then8207.i, label %if.else8211.i

if.then8207.i:                                    ; preds = %if.else8205.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8210.i = add nuw nsw i32 %and8164.i, 67584
  br label %if.end8228.i

if.else8211.i:                                    ; preds = %if.else8205.i
  br i1 %1696, label %if.else8211.i.if.end8228.i_crit_edge, label %if.else8217.i

if.else8211.i.if.end8228.i_crit_edge:             ; preds = %if.else8211.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8228.i

if.else8217.i:                                    ; preds = %if.else8211.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8222.i = add nsw i32 %and8164.i, -98304
  %spec.select10656.i = select i1 %1698, i32 %add8222.i, i32 %and8164.i
  br label %if.end8228.i

if.end8228.i:                                     ; preds = %if.else8217.i, %if.else8211.i.if.end8228.i_crit_edge, %if.then8207.i, %cond.true8142.i.if.end8228.i_crit_edge
  %internal_reg_offset8152.0.i = phi i32 [ %add8210.i, %if.then8207.i ], [ %spec.select10656.i, %if.else8217.i ], [ %1693, %cond.true8142.i.if.end8228.i_crit_edge ], [ %1695, %if.else8211.i.if.end8228.i_crit_edge ]
  %1701 = shl i32 %internal_reg_offset8152.0.i, 14
  %shl8231.i = and i32 %1701, -65536
  %or8232.i = or i32 %shl8231.i, 1
  tail call void %1688(ptr noundef %adev, i32 noundef %add8151.i, i32 noundef %or8232.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then8416.i

cond.false8233.i:                                 ; preds = %land.lhs.true8136.i.cond.false8233.i_crit_edge, %land.lhs.true8131.i.cond.false8233.i_crit_edge, %cond.end8126.i.cond.false8233.i_crit_edge
  %arrayidx8235.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1702 = ptrtoint ptr %arrayidx8235.i to i32
  call void @__asan_load4_noabort(i32 %1702)
  %1703 = load ptr, ptr %arrayidx8235.i, align 8
  %arrayidx8237.i = getelementptr i32, ptr %1703, i32 1
  %1704 = ptrtoint ptr %arrayidx8237.i to i32
  call void @__asan_load4_noabort(i32 %1704)
  %1705 = load i32, ptr %arrayidx8237.i, align 4
  %add8238.i = add i32 %1705, 17
  %add8249.i = shl i32 %1705, 2
  %shl8250.i = add i32 %add8249.i, 2388
  %and8251.i = and i32 %shl8250.i, 1048572
  %1706 = add nsw i32 %and8251.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1706)
  %1707 = icmp ult i32 %1706, 9728
  %1708 = add nsw i32 %and8251.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1708)
  %1709 = icmp ult i32 %1708, 9728
  %1710 = add nsw i32 %and8251.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1710)
  %1711 = icmp ult i32 %1710, 1536
  br i1 %1707, label %cond.false8233.i.if.end8315.i_crit_edge, label %if.else8292.i

cond.false8233.i.if.end8315.i_crit_edge:          ; preds = %cond.false8233.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8315.i

if.else8292.i:                                    ; preds = %cond.false8233.i
  %1712 = add nsw i32 %and8251.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1712)
  %1713 = icmp ult i32 %1712, 1536
  br i1 %1713, label %if.then8294.i, label %if.else8298.i

if.then8294.i:                                    ; preds = %if.else8292.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8297.i = add nuw nsw i32 %and8251.i, 67584
  br label %if.end8315.i

if.else8298.i:                                    ; preds = %if.else8292.i
  br i1 %1709, label %if.else8298.i.if.end8315.i_crit_edge, label %if.else8304.i

if.else8298.i.if.end8315.i_crit_edge:             ; preds = %if.else8298.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8315.i

if.else8304.i:                                    ; preds = %if.else8298.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8309.i = add nsw i32 %and8251.i, -98304
  %spec.select10657.i = select i1 %1711, i32 %add8309.i, i32 %and8251.i
  br label %if.end8315.i

if.end8315.i:                                     ; preds = %if.else8304.i, %if.else8298.i.if.end8315.i_crit_edge, %if.then8294.i, %cond.false8233.i.if.end8315.i_crit_edge
  %internal_reg_offset8239.0.i = phi i32 [ %add8297.i, %if.then8294.i ], [ %spec.select10657.i, %if.else8304.i ], [ %1706, %cond.false8233.i.if.end8315.i_crit_edge ], [ %1708, %if.else8298.i.if.end8315.i_crit_edge ]
  %1714 = shl i32 %internal_reg_offset8239.0.i, 14
  %shl8318.i = and i32 %1714, -65536
  %or8319.i = or i32 %shl8318.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8238.i, i32 noundef %or8319.i, i32 noundef 0) #7
  br label %if.then8416.i

if.else8321.i:                                    ; preds = %if.else8065.i, %if.else8059.i.if.else8321.i_crit_edge, %if.then8055.i, %if.else7999.i.if.else8321.i_crit_edge
  %internal_reg_offset8000.0.i = phi i32 [ %add8058.i, %if.then8055.i ], [ %spec.select10655.i, %if.else8065.i ], [ %1661, %if.else7999.i.if.else8321.i_crit_edge ], [ %1663, %if.else8059.i.if.else8321.i_crit_edge ]
  %shr8078.i = lshr i32 %internal_reg_offset8000.0.i, 2
  %1715 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1715)
  %1716 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr8083.i = getelementptr i32, ptr %1716, i32 1
  store ptr %incdec.ptr8083.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1717 = ptrtoint ptr %1716 to i32
  call void @__asan_store4_noabort(i32 %1717)
  store i32 %shr8078.i, ptr %1716, align 4
  %1718 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr8088.i = getelementptr i32, ptr %1718, i32 1
  store ptr %incdec.ptr8088.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1719 = ptrtoint ptr %1718 to i32
  call void @__asan_store4_noabort(i32 %1719)
  store i32 0, ptr %1718, align 4
  %1720 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1720)
  %1721 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx8331.i = getelementptr i32, ptr %1721, i32 1
  %1722 = ptrtoint ptr %arrayidx8331.i to i32
  call void @__asan_load4_noabort(i32 %1722)
  %1723 = load i32, ptr %arrayidx8331.i, align 4
  %add8332.i = shl i32 %1723, 2
  %shl8333.i = add i32 %add8332.i, 2388
  %and8334.i = and i32 %shl8333.i, 1048572
  %1724 = add nsw i32 %and8334.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1724)
  %1725 = icmp ult i32 %1724, 9728
  %1726 = add nsw i32 %and8334.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1726)
  %1727 = icmp ult i32 %1726, 9728
  %1728 = add nsw i32 %and8334.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1728)
  %1729 = icmp ult i32 %1728, 1536
  br i1 %1725, label %if.else8321.i.if.else8647.i_crit_edge, label %if.else8375.i

if.else8321.i.if.else8647.i_crit_edge:            ; preds = %if.else8321.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8647.i

if.else8375.i:                                    ; preds = %if.else8321.i
  %1730 = add nsw i32 %and8334.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1730)
  %1731 = icmp ult i32 %1730, 1536
  br i1 %1731, label %if.then8377.i, label %if.else8381.i

if.then8377.i:                                    ; preds = %if.else8375.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8380.i = add nuw nsw i32 %and8334.i, 67584
  br label %if.else8647.i

if.else8381.i:                                    ; preds = %if.else8375.i
  br i1 %1727, label %if.else8381.i.if.else8647.i_crit_edge, label %if.else8387.i

if.else8381.i.if.else8647.i_crit_edge:            ; preds = %if.else8381.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8647.i

if.else8387.i:                                    ; preds = %if.else8381.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8392.i = add nsw i32 %and8334.i, -98304
  %spec.select10658.i = select i1 %1729, i32 %add8392.i, i32 %and8334.i
  br label %if.else8647.i

if.then8416.i:                                    ; preds = %if.end8315.i, %if.end8228.i
  %1732 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1732)
  %1733 = load i32, ptr %virt, align 8
  %and8419.i = and i32 %1733, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8419.i)
  %tobool8420.not.i = icmp eq i32 %and8419.i, 0
  br i1 %tobool8420.not.i, label %if.then8416.i.cond.false8443.i_crit_edge, label %land.lhs.true8421.i

if.then8416.i.cond.false8443.i_crit_edge:         ; preds = %if.then8416.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8443.i

land.lhs.true8421.i:                              ; preds = %if.then8416.i
  %funcs8424.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1734 = ptrtoint ptr %funcs8424.i to i32
  call void @__asan_load4_noabort(i32 %1734)
  %1735 = load ptr, ptr %funcs8424.i, align 4
  %tobool8425.not.i = icmp eq ptr %1735, null
  br i1 %tobool8425.not.i, label %land.lhs.true8421.i.cond.false8443.i_crit_edge, label %land.lhs.true8426.i

land.lhs.true8421.i.cond.false8443.i_crit_edge:   ; preds = %land.lhs.true8421.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8443.i

land.lhs.true8426.i:                              ; preds = %land.lhs.true8421.i
  %sriov_wreg8430.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1735, i32 0, i32 12
  %1736 = ptrtoint ptr %sriov_wreg8430.i to i32
  call void @__asan_load4_noabort(i32 %1736)
  %1737 = load ptr, ptr %sriov_wreg8430.i, align 4
  %tobool8431.not.i = icmp eq ptr %1737, null
  br i1 %tobool8431.not.i, label %land.lhs.true8426.i.cond.false8443.i_crit_edge, label %cond.true8432.i

land.lhs.true8426.i.cond.false8443.i_crit_edge:   ; preds = %land.lhs.true8426.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8443.i

cond.true8432.i:                                  ; preds = %land.lhs.true8426.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx8438.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1738 = ptrtoint ptr %arrayidx8438.i to i32
  call void @__asan_load4_noabort(i32 %1738)
  %1739 = load ptr, ptr %arrayidx8438.i, align 8
  %arrayidx8440.i = getelementptr i32, ptr %1739, i32 1
  %1740 = ptrtoint ptr %arrayidx8440.i to i32
  call void @__asan_load4_noabort(i32 %1740)
  %1741 = load i32, ptr %arrayidx8440.i, align 4
  %add8441.i = add i32 %1741, 18
  %gb_addr_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1742 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %1742)
  %1743 = load i32, ptr %gb_addr_config.i, align 4
  tail call void %1737(ptr noundef %adev, i32 noundef %add8441.i, i32 noundef %1743, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end8452.i

cond.false8443.i:                                 ; preds = %land.lhs.true8426.i.cond.false8443.i_crit_edge, %land.lhs.true8421.i.cond.false8443.i_crit_edge, %if.then8416.i.cond.false8443.i_crit_edge
  %arrayidx8445.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1744 = ptrtoint ptr %arrayidx8445.i to i32
  call void @__asan_load4_noabort(i32 %1744)
  %1745 = load ptr, ptr %arrayidx8445.i, align 8
  %arrayidx8447.i = getelementptr i32, ptr %1745, i32 1
  %1746 = ptrtoint ptr %arrayidx8447.i to i32
  call void @__asan_load4_noabort(i32 %1746)
  %1747 = load i32, ptr %arrayidx8447.i, align 4
  %add8448.i = add i32 %1747, 18
  %gb_addr_config8451.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1748 = ptrtoint ptr %gb_addr_config8451.i to i32
  call void @__asan_load4_noabort(i32 %1748)
  %1749 = load i32, ptr %gb_addr_config8451.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8448.i, i32 noundef %1749, i32 noundef 0) #7
  br label %cond.end8452.i

cond.end8452.i:                                   ; preds = %cond.false8443.i, %cond.true8432.i
  %1750 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1750)
  %1751 = load i32, ptr %virt, align 8
  %and8455.i = and i32 %1751, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8455.i)
  %tobool8456.not.i = icmp eq i32 %and8455.i, 0
  br i1 %tobool8456.not.i, label %cond.end8452.i.cond.false8559.i_crit_edge, label %land.lhs.true8457.i

cond.end8452.i.cond.false8559.i_crit_edge:        ; preds = %cond.end8452.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8559.i

land.lhs.true8457.i:                              ; preds = %cond.end8452.i
  %funcs8460.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1752 = ptrtoint ptr %funcs8460.i to i32
  call void @__asan_load4_noabort(i32 %1752)
  %1753 = load ptr, ptr %funcs8460.i, align 4
  %tobool8461.not.i = icmp eq ptr %1753, null
  br i1 %tobool8461.not.i, label %land.lhs.true8457.i.cond.false8559.i_crit_edge, label %land.lhs.true8462.i

land.lhs.true8457.i.cond.false8559.i_crit_edge:   ; preds = %land.lhs.true8457.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8559.i

land.lhs.true8462.i:                              ; preds = %land.lhs.true8457.i
  %sriov_wreg8466.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1753, i32 0, i32 12
  %1754 = ptrtoint ptr %sriov_wreg8466.i to i32
  call void @__asan_load4_noabort(i32 %1754)
  %1755 = load ptr, ptr %sriov_wreg8466.i, align 4
  %tobool8467.not.i = icmp eq ptr %1755, null
  br i1 %tobool8467.not.i, label %land.lhs.true8462.i.cond.false8559.i_crit_edge, label %cond.true8468.i

land.lhs.true8462.i.cond.false8559.i_crit_edge:   ; preds = %land.lhs.true8462.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8559.i

cond.true8468.i:                                  ; preds = %land.lhs.true8462.i
  %arrayidx8474.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1756 = ptrtoint ptr %arrayidx8474.i to i32
  call void @__asan_load4_noabort(i32 %1756)
  %1757 = load ptr, ptr %arrayidx8474.i, align 8
  %arrayidx8476.i = getelementptr i32, ptr %1757, i32 1
  %1758 = ptrtoint ptr %arrayidx8476.i to i32
  call void @__asan_load4_noabort(i32 %1758)
  %1759 = load i32, ptr %arrayidx8476.i, align 4
  %add8477.i = add i32 %1759, 17
  %add8488.i = shl i32 %1759, 2
  %shl8489.i = add i32 %add8488.i, 296
  %and8490.i = and i32 %shl8489.i, 1048572
  %1760 = add nsw i32 %and8490.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1760)
  %1761 = icmp ult i32 %1760, 9728
  %1762 = add nsw i32 %and8490.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1762)
  %1763 = icmp ult i32 %1762, 9728
  %1764 = add nsw i32 %and8490.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1764)
  %1765 = icmp ult i32 %1764, 1536
  br i1 %1761, label %cond.true8468.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge, label %if.else8531.i

cond.true8468.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge: ; preds = %cond.true8468.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_mc_resume_dpg_mode.exit

if.else8531.i:                                    ; preds = %cond.true8468.i
  %1766 = add nsw i32 %and8490.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1766)
  %1767 = icmp ult i32 %1766, 1536
  br i1 %1767, label %if.then8533.i, label %if.else8537.i

if.then8533.i:                                    ; preds = %if.else8531.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8536.i = add nuw nsw i32 %and8490.i, 67584
  br label %vcn_v2_0_mc_resume_dpg_mode.exit

if.else8537.i:                                    ; preds = %if.else8531.i
  br i1 %1763, label %if.else8537.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge, label %if.else8543.i

if.else8537.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge: ; preds = %if.else8537.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_mc_resume_dpg_mode.exit

if.else8543.i:                                    ; preds = %if.else8537.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8548.i = add nsw i32 %and8490.i, -98304
  %spec.select10659.i = select i1 %1765, i32 %add8548.i, i32 %and8490.i
  br label %vcn_v2_0_mc_resume_dpg_mode.exit

cond.false8559.i:                                 ; preds = %land.lhs.true8462.i.cond.false8559.i_crit_edge, %land.lhs.true8457.i.cond.false8559.i_crit_edge, %cond.end8452.i.cond.false8559.i_crit_edge
  %arrayidx8561.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1768 = ptrtoint ptr %arrayidx8561.i to i32
  call void @__asan_load4_noabort(i32 %1768)
  %1769 = load ptr, ptr %arrayidx8561.i, align 8
  %arrayidx8563.i = getelementptr i32, ptr %1769, i32 1
  %1770 = ptrtoint ptr %arrayidx8563.i to i32
  call void @__asan_load4_noabort(i32 %1770)
  %1771 = load i32, ptr %arrayidx8563.i, align 4
  %add8564.i = add i32 %1771, 17
  %add8575.i = shl i32 %1771, 2
  %shl8576.i = add i32 %add8575.i, 296
  %and8577.i = and i32 %shl8576.i, 1048572
  %1772 = add nsw i32 %and8577.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1772)
  %1773 = icmp ult i32 %1772, 9728
  %1774 = add nsw i32 %and8577.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1774)
  %1775 = icmp ult i32 %1774, 9728
  %1776 = add nsw i32 %and8577.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1776)
  %1777 = icmp ult i32 %1776, 1536
  br i1 %1773, label %cond.false8559.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge, label %if.else8618.i

cond.false8559.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge: ; preds = %cond.false8559.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_mc_resume_dpg_mode.exit.thread78

if.else8618.i:                                    ; preds = %cond.false8559.i
  %1778 = add nsw i32 %and8577.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1778)
  %1779 = icmp ult i32 %1778, 1536
  br i1 %1779, label %if.then8620.i, label %if.else8624.i

if.then8620.i:                                    ; preds = %if.else8618.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8623.i = add nuw nsw i32 %and8577.i, 67584
  br label %vcn_v2_0_mc_resume_dpg_mode.exit.thread78

if.else8624.i:                                    ; preds = %if.else8618.i
  br i1 %1775, label %if.else8624.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge, label %if.else8630.i

if.else8624.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge: ; preds = %if.else8624.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v2_0_mc_resume_dpg_mode.exit.thread78

if.else8630.i:                                    ; preds = %if.else8624.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8635.i = add nsw i32 %and8577.i, -98304
  %spec.select10660.i = select i1 %1777, i32 %add8635.i, i32 %and8577.i
  br label %vcn_v2_0_mc_resume_dpg_mode.exit.thread78

vcn_v2_0_mc_resume_dpg_mode.exit.thread78:        ; preds = %if.else8630.i, %if.else8624.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge, %if.then8620.i, %cond.false8559.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge
  %internal_reg_offset8565.0.i = phi i32 [ %add8623.i, %if.then8620.i ], [ %spec.select10660.i, %if.else8630.i ], [ %1772, %cond.false8559.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge ], [ %1774, %if.else8624.i.vcn_v2_0_mc_resume_dpg_mode.exit.thread78_crit_edge ]
  %1780 = shl i32 %internal_reg_offset8565.0.i, 14
  %shl8644.i = and i32 %1780, -65536
  %or8645.i = or i32 %shl8644.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8564.i, i32 noundef %or8645.i, i32 noundef 0) #7
  br label %if.then2304

if.else8647.i:                                    ; preds = %if.else8387.i, %if.else8381.i.if.else8647.i_crit_edge, %if.then8377.i, %if.else8321.i.if.else8647.i_crit_edge
  %internal_reg_offset8322.0.i = phi i32 [ %add8380.i, %if.then8377.i ], [ %spec.select10658.i, %if.else8387.i ], [ %1724, %if.else8321.i.if.else8647.i_crit_edge ], [ %1726, %if.else8381.i.if.else8647.i_crit_edge ]
  %shr8400.i = lshr i32 %internal_reg_offset8322.0.i, 2
  %1781 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1781)
  %1782 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr8405.i = getelementptr i32, ptr %1782, i32 1
  store ptr %incdec.ptr8405.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1783 = ptrtoint ptr %1782 to i32
  call void @__asan_store4_noabort(i32 %1783)
  store i32 %shr8400.i, ptr %1782, align 4
  %1784 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr8410.i = getelementptr i32, ptr %1784, i32 1
  store ptr %incdec.ptr8410.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1785 = ptrtoint ptr %1784 to i32
  call void @__asan_store4_noabort(i32 %1785)
  store i32 4096, ptr %1784, align 4
  %1786 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1786)
  %1787 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx8657.i = getelementptr i32, ptr %1787, i32 1
  %1788 = ptrtoint ptr %arrayidx8657.i to i32
  call void @__asan_load4_noabort(i32 %1788)
  %1789 = load i32, ptr %arrayidx8657.i, align 4
  %add8658.i = shl i32 %1789, 2
  %shl8659.i = add i32 %add8658.i, 296
  %and8660.i = and i32 %shl8659.i, 1048572
  %1790 = add nsw i32 %and8660.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1790)
  %1791 = icmp ult i32 %1790, 9728
  %1792 = add nsw i32 %and8660.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1792)
  %1793 = icmp ult i32 %1792, 9728
  %1794 = add nsw i32 %and8660.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1794)
  %1795 = icmp ult i32 %1794, 1536
  br i1 %1791, label %if.else8647.i.if.else2531_crit_edge, label %if.else8701.i

if.else8647.i.if.else2531_crit_edge:              ; preds = %if.else8647.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2531

if.else8701.i:                                    ; preds = %if.else8647.i
  %1796 = add nsw i32 %and8660.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1796)
  %1797 = icmp ult i32 %1796, 1536
  br i1 %1797, label %if.then8703.i, label %if.else8707.i

if.then8703.i:                                    ; preds = %if.else8701.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8706.i = add nuw nsw i32 %and8660.i, 67584
  br label %if.else2531

if.else8707.i:                                    ; preds = %if.else8701.i
  br i1 %1793, label %if.else8707.i.if.else2531_crit_edge, label %if.else8713.i

if.else8707.i.if.else2531_crit_edge:              ; preds = %if.else8707.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2531

if.else8713.i:                                    ; preds = %if.else8707.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8718.i = add nsw i32 %and8660.i, -98304
  %spec.select10661.i = select i1 %1795, i32 %add8718.i, i32 %and8660.i
  br label %if.else2531

vcn_v2_0_mc_resume_dpg_mode.exit:                 ; preds = %if.else8543.i, %if.else8537.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge, %if.then8533.i, %cond.true8468.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge
  %internal_reg_offset8478.0.i = phi i32 [ %add8536.i, %if.then8533.i ], [ %spec.select10659.i, %if.else8543.i ], [ %1760, %cond.true8468.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge ], [ %1762, %if.else8537.i.vcn_v2_0_mc_resume_dpg_mode.exit_crit_edge ]
  %1798 = shl i32 %internal_reg_offset8478.0.i, 14
  %shl8557.i = and i32 %1798, -65536
  %or8558.i = or i32 %shl8557.i, 1
  tail call void %1755(ptr noundef %adev, i32 noundef %add8477.i, i32 noundef %or8558.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2304

if.then2304:                                      ; preds = %vcn_v2_0_mc_resume_dpg_mode.exit, %vcn_v2_0_mc_resume_dpg_mode.exit.thread78
  %1799 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1799)
  %1800 = load i32, ptr %virt, align 8
  %and2307 = and i32 %1800, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2307)
  %tobool2308.not = icmp eq i32 %and2307, 0
  br i1 %tobool2308.not, label %if.then2304.cond.false2330_crit_edge, label %land.lhs.true2309

if.then2304.cond.false2330_crit_edge:             ; preds = %if.then2304
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2330

land.lhs.true2309:                                ; preds = %if.then2304
  %funcs2312 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1801 = ptrtoint ptr %funcs2312 to i32
  call void @__asan_load4_noabort(i32 %1801)
  %1802 = load ptr, ptr %funcs2312, align 4
  %tobool2313.not = icmp eq ptr %1802, null
  br i1 %tobool2313.not, label %land.lhs.true2309.cond.false2330_crit_edge, label %land.lhs.true2314

land.lhs.true2309.cond.false2330_crit_edge:       ; preds = %land.lhs.true2309
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2330

land.lhs.true2314:                                ; preds = %land.lhs.true2309
  %sriov_wreg2318 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1802, i32 0, i32 12
  %1803 = ptrtoint ptr %sriov_wreg2318 to i32
  call void @__asan_load4_noabort(i32 %1803)
  %1804 = load ptr, ptr %sriov_wreg2318, align 4
  %tobool2319.not = icmp eq ptr %1804, null
  br i1 %tobool2319.not, label %land.lhs.true2314.cond.false2330_crit_edge, label %cond.true2320

land.lhs.true2314.cond.false2330_crit_edge:       ; preds = %land.lhs.true2314
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2330

cond.true2320:                                    ; preds = %land.lhs.true2314
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2326 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1805 = ptrtoint ptr %arrayidx2326 to i32
  call void @__asan_load4_noabort(i32 %1805)
  %1806 = load ptr, ptr %arrayidx2326, align 8
  %arrayidx2328 = getelementptr i32, ptr %1806, i32 1
  %1807 = ptrtoint ptr %arrayidx2328 to i32
  call void @__asan_load4_noabort(i32 %1807)
  %1808 = load i32, ptr %arrayidx2328, align 4
  %add2329 = add i32 %1808, 18
  tail call void %1804(ptr noundef %adev, i32 noundef %add2329, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2336

cond.false2330:                                   ; preds = %land.lhs.true2314.cond.false2330_crit_edge, %land.lhs.true2309.cond.false2330_crit_edge, %if.then2304.cond.false2330_crit_edge
  %arrayidx2332 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1809 = ptrtoint ptr %arrayidx2332 to i32
  call void @__asan_load4_noabort(i32 %1809)
  %1810 = load ptr, ptr %arrayidx2332, align 8
  %arrayidx2334 = getelementptr i32, ptr %1810, i32 1
  %1811 = ptrtoint ptr %arrayidx2334 to i32
  call void @__asan_load4_noabort(i32 %1811)
  %1812 = load i32, ptr %arrayidx2334, align 4
  %add2335 = add i32 %1812, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2335, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end2336

cond.end2336:                                     ; preds = %cond.false2330, %cond.true2320
  %1813 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1813)
  %1814 = load i32, ptr %virt, align 8
  %and2339 = and i32 %1814, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2339)
  %tobool2340.not = icmp eq i32 %and2339, 0
  br i1 %tobool2340.not, label %cond.end2336.cond.false2443_crit_edge, label %land.lhs.true2341

cond.end2336.cond.false2443_crit_edge:            ; preds = %cond.end2336
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2443

land.lhs.true2341:                                ; preds = %cond.end2336
  %funcs2344 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1815 = ptrtoint ptr %funcs2344 to i32
  call void @__asan_load4_noabort(i32 %1815)
  %1816 = load ptr, ptr %funcs2344, align 4
  %tobool2345.not = icmp eq ptr %1816, null
  br i1 %tobool2345.not, label %land.lhs.true2341.cond.false2443_crit_edge, label %land.lhs.true2346

land.lhs.true2341.cond.false2443_crit_edge:       ; preds = %land.lhs.true2341
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2443

land.lhs.true2346:                                ; preds = %land.lhs.true2341
  %sriov_wreg2350 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1816, i32 0, i32 12
  %1817 = ptrtoint ptr %sriov_wreg2350 to i32
  call void @__asan_load4_noabort(i32 %1817)
  %1818 = load ptr, ptr %sriov_wreg2350, align 4
  %tobool2351.not = icmp eq ptr %1818, null
  br i1 %tobool2351.not, label %land.lhs.true2346.cond.false2443_crit_edge, label %cond.true2352

land.lhs.true2346.cond.false2443_crit_edge:       ; preds = %land.lhs.true2346
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2443

cond.true2352:                                    ; preds = %land.lhs.true2346
  %arrayidx2358 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1819 = ptrtoint ptr %arrayidx2358 to i32
  call void @__asan_load4_noabort(i32 %1819)
  %1820 = load ptr, ptr %arrayidx2358, align 8
  %arrayidx2360 = getelementptr i32, ptr %1820, i32 1
  %1821 = ptrtoint ptr %arrayidx2360 to i32
  call void @__asan_load4_noabort(i32 %1821)
  %1822 = load i32, ptr %arrayidx2360, align 4
  %add2361 = add i32 %1822, 17
  %add2372 = shl i32 %1822, 2
  %shl2373 = add i32 %add2372, 2480
  %and2374 = and i32 %shl2373, 1048572
  %1823 = add nsw i32 %and2374, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1823)
  %1824 = icmp ult i32 %1823, 9728
  %1825 = add nsw i32 %and2374, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1825)
  %1826 = icmp ult i32 %1825, 9728
  %1827 = add nsw i32 %and2374, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1827)
  %1828 = icmp ult i32 %1827, 1536
  br i1 %1824, label %cond.true2352.if.end2438_crit_edge, label %if.else2415

cond.true2352.if.end2438_crit_edge:               ; preds = %cond.true2352
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2438

if.else2415:                                      ; preds = %cond.true2352
  %1829 = add nsw i32 %and2374, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1829)
  %1830 = icmp ult i32 %1829, 1536
  br i1 %1830, label %if.then2417, label %if.else2421

if.then2417:                                      ; preds = %if.else2415
  call void @__sanitizer_cov_trace_pc() #9
  %add2420 = add nuw nsw i32 %and2374, 67584
  br label %if.end2438

if.else2421:                                      ; preds = %if.else2415
  br i1 %1826, label %if.else2421.if.end2438_crit_edge, label %if.else2427

if.else2421.if.end2438_crit_edge:                 ; preds = %if.else2421
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2438

if.else2427:                                      ; preds = %if.else2421
  call void @__sanitizer_cov_trace_pc() #9
  %add2432 = add nsw i32 %and2374, -98304
  %spec.select59 = select i1 %1828, i32 %add2432, i32 %and2374
  br label %if.end2438

if.end2438:                                       ; preds = %if.else2427, %if.else2421.if.end2438_crit_edge, %if.then2417, %cond.true2352.if.end2438_crit_edge
  %internal_reg_offset2362.0 = phi i32 [ %add2420, %if.then2417 ], [ %spec.select59, %if.else2427 ], [ %1823, %cond.true2352.if.end2438_crit_edge ], [ %1825, %if.else2421.if.end2438_crit_edge ]
  %1831 = shl i32 %internal_reg_offset2362.0, 14
  %shl2441 = and i32 %1831, -65536
  %or2442 = or i32 %shl2441, 1
  tail call void %1818(ptr noundef %adev, i32 noundef %add2361, i32 noundef %or2442, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2626

cond.false2443:                                   ; preds = %land.lhs.true2346.cond.false2443_crit_edge, %land.lhs.true2341.cond.false2443_crit_edge, %cond.end2336.cond.false2443_crit_edge
  %arrayidx2445 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1832 = ptrtoint ptr %arrayidx2445 to i32
  call void @__asan_load4_noabort(i32 %1832)
  %1833 = load ptr, ptr %arrayidx2445, align 8
  %arrayidx2447 = getelementptr i32, ptr %1833, i32 1
  %1834 = ptrtoint ptr %arrayidx2447 to i32
  call void @__asan_load4_noabort(i32 %1834)
  %1835 = load i32, ptr %arrayidx2447, align 4
  %add2448 = add i32 %1835, 17
  %add2459 = shl i32 %1835, 2
  %shl2460 = add i32 %add2459, 2480
  %and2461 = and i32 %shl2460, 1048572
  %1836 = add nsw i32 %and2461, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1836)
  %1837 = icmp ult i32 %1836, 9728
  %1838 = add nsw i32 %and2461, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1838)
  %1839 = icmp ult i32 %1838, 9728
  %1840 = add nsw i32 %and2461, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1840)
  %1841 = icmp ult i32 %1840, 1536
  br i1 %1837, label %cond.false2443.if.end2525_crit_edge, label %if.else2502

cond.false2443.if.end2525_crit_edge:              ; preds = %cond.false2443
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2525

if.else2502:                                      ; preds = %cond.false2443
  %1842 = add nsw i32 %and2461, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1842)
  %1843 = icmp ult i32 %1842, 1536
  br i1 %1843, label %if.then2504, label %if.else2508

if.then2504:                                      ; preds = %if.else2502
  call void @__sanitizer_cov_trace_pc() #9
  %add2507 = add nuw nsw i32 %and2461, 67584
  br label %if.end2525

if.else2508:                                      ; preds = %if.else2502
  br i1 %1839, label %if.else2508.if.end2525_crit_edge, label %if.else2514

if.else2508.if.end2525_crit_edge:                 ; preds = %if.else2508
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2525

if.else2514:                                      ; preds = %if.else2508
  call void @__sanitizer_cov_trace_pc() #9
  %add2519 = add nsw i32 %and2461, -98304
  %spec.select60 = select i1 %1841, i32 %add2519, i32 %and2461
  br label %if.end2525

if.end2525:                                       ; preds = %if.else2514, %if.else2508.if.end2525_crit_edge, %if.then2504, %cond.false2443.if.end2525_crit_edge
  %internal_reg_offset2449.0 = phi i32 [ %add2507, %if.then2504 ], [ %spec.select60, %if.else2514 ], [ %1836, %cond.false2443.if.end2525_crit_edge ], [ %1838, %if.else2508.if.end2525_crit_edge ]
  %1844 = shl i32 %internal_reg_offset2449.0, 14
  %shl2528 = and i32 %1844, -65536
  %or2529 = or i32 %shl2528, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2448, i32 noundef %or2529, i32 noundef 0) #7
  br label %if.then2626

if.else2531:                                      ; preds = %if.else8713.i, %if.else8707.i.if.else2531_crit_edge, %if.then8703.i, %if.else8647.i.if.else2531_crit_edge
  %internal_reg_offset8648.0.i = phi i32 [ %add8706.i, %if.then8703.i ], [ %spec.select10661.i, %if.else8713.i ], [ %1790, %if.else8647.i.if.else2531_crit_edge ], [ %1792, %if.else8707.i.if.else2531_crit_edge ]
  %shr8726.i = lshr i32 %internal_reg_offset8648.0.i, 2
  %1845 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1845)
  %1846 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr8731.i = getelementptr i32, ptr %1846, i32 1
  store ptr %incdec.ptr8731.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1847 = ptrtoint ptr %1846 to i32
  call void @__asan_store4_noabort(i32 %1847)
  store i32 %shr8726.i, ptr %1846, align 4
  %gb_addr_config8734.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1848 = ptrtoint ptr %gb_addr_config8734.i to i32
  call void @__asan_load4_noabort(i32 %1848)
  %1849 = load i32, ptr %gb_addr_config8734.i, align 4
  %1850 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr8739.i = getelementptr i32, ptr %1850, i32 1
  store ptr %incdec.ptr8739.i, ptr %dpg_sram_curr_addr3423.i, align 8
  %1851 = ptrtoint ptr %1850 to i32
  call void @__asan_store4_noabort(i32 %1851)
  store i32 %1849, ptr %1850, align 4
  %1852 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1852)
  %1853 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx2541 = getelementptr i32, ptr %1853, i32 1
  %1854 = ptrtoint ptr %arrayidx2541 to i32
  call void @__asan_load4_noabort(i32 %1854)
  %1855 = load i32, ptr %arrayidx2541, align 4
  %add2542 = shl i32 %1855, 2
  %shl2543 = add i32 %add2542, 2480
  %and2544 = and i32 %shl2543, 1048572
  %1856 = add nsw i32 %and2544, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1856)
  %1857 = icmp ult i32 %1856, 9728
  %1858 = add nsw i32 %and2544, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1858)
  %1859 = icmp ult i32 %1858, 9728
  %1860 = add nsw i32 %and2544, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1860)
  %1861 = icmp ult i32 %1860, 1536
  br i1 %1857, label %if.else2531.if.else2853_crit_edge, label %if.else2585

if.else2531.if.else2853_crit_edge:                ; preds = %if.else2531
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2853

if.else2585:                                      ; preds = %if.else2531
  %1862 = add nsw i32 %and2544, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1862)
  %1863 = icmp ult i32 %1862, 1536
  br i1 %1863, label %if.then2587, label %if.else2591

if.then2587:                                      ; preds = %if.else2585
  call void @__sanitizer_cov_trace_pc() #9
  %add2590 = add nuw nsw i32 %and2544, 67584
  br label %if.else2853

if.else2591:                                      ; preds = %if.else2585
  br i1 %1859, label %if.else2591.if.else2853_crit_edge, label %if.else2597

if.else2591.if.else2853_crit_edge:                ; preds = %if.else2591
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2853

if.else2597:                                      ; preds = %if.else2591
  call void @__sanitizer_cov_trace_pc() #9
  %add2602 = add nsw i32 %and2544, -98304
  %spec.select61 = select i1 %1861, i32 %add2602, i32 %and2544
  br label %if.else2853

if.then2626:                                      ; preds = %if.end2525, %if.end2438
  %1864 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1864)
  %1865 = load i32, ptr %virt, align 8
  %and2629 = and i32 %1865, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2629)
  %tobool2630.not = icmp eq i32 %and2629, 0
  br i1 %tobool2630.not, label %if.then2626.cond.false2652_crit_edge, label %land.lhs.true2631

if.then2626.cond.false2652_crit_edge:             ; preds = %if.then2626
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2652

land.lhs.true2631:                                ; preds = %if.then2626
  %funcs2634 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1866 = ptrtoint ptr %funcs2634 to i32
  call void @__asan_load4_noabort(i32 %1866)
  %1867 = load ptr, ptr %funcs2634, align 4
  %tobool2635.not = icmp eq ptr %1867, null
  br i1 %tobool2635.not, label %land.lhs.true2631.cond.false2652_crit_edge, label %land.lhs.true2636

land.lhs.true2631.cond.false2652_crit_edge:       ; preds = %land.lhs.true2631
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2652

land.lhs.true2636:                                ; preds = %land.lhs.true2631
  %sriov_wreg2640 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1867, i32 0, i32 12
  %1868 = ptrtoint ptr %sriov_wreg2640 to i32
  call void @__asan_load4_noabort(i32 %1868)
  %1869 = load ptr, ptr %sriov_wreg2640, align 4
  %tobool2641.not = icmp eq ptr %1869, null
  br i1 %tobool2641.not, label %land.lhs.true2636.cond.false2652_crit_edge, label %cond.true2642

land.lhs.true2636.cond.false2652_crit_edge:       ; preds = %land.lhs.true2636
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2652

cond.true2642:                                    ; preds = %land.lhs.true2636
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2648 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1870 = ptrtoint ptr %arrayidx2648 to i32
  call void @__asan_load4_noabort(i32 %1870)
  %1871 = load ptr, ptr %arrayidx2648, align 8
  %arrayidx2650 = getelementptr i32, ptr %1871, i32 1
  %1872 = ptrtoint ptr %arrayidx2650 to i32
  call void @__asan_load4_noabort(i32 %1872)
  %1873 = load i32, ptr %arrayidx2650, align 4
  %add2651 = add i32 %1873, 18
  tail call void %1869(ptr noundef %adev, i32 noundef %add2651, i32 noundef 3, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2658

cond.false2652:                                   ; preds = %land.lhs.true2636.cond.false2652_crit_edge, %land.lhs.true2631.cond.false2652_crit_edge, %if.then2626.cond.false2652_crit_edge
  %arrayidx2654 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1874 = ptrtoint ptr %arrayidx2654 to i32
  call void @__asan_load4_noabort(i32 %1874)
  %1875 = load ptr, ptr %arrayidx2654, align 8
  %arrayidx2656 = getelementptr i32, ptr %1875, i32 1
  %1876 = ptrtoint ptr %arrayidx2656 to i32
  call void @__asan_load4_noabort(i32 %1876)
  %1877 = load i32, ptr %arrayidx2656, align 4
  %add2657 = add i32 %1877, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2657, i32 noundef 3, i32 noundef 0) #7
  br label %cond.end2658

cond.end2658:                                     ; preds = %cond.false2652, %cond.true2642
  %1878 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1878)
  %1879 = load i32, ptr %virt, align 8
  %and2661 = and i32 %1879, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2661)
  %tobool2662.not = icmp eq i32 %and2661, 0
  br i1 %tobool2662.not, label %cond.end2658.cond.false2765_crit_edge, label %land.lhs.true2663

cond.end2658.cond.false2765_crit_edge:            ; preds = %cond.end2658
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2765

land.lhs.true2663:                                ; preds = %cond.end2658
  %funcs2666 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1880 = ptrtoint ptr %funcs2666 to i32
  call void @__asan_load4_noabort(i32 %1880)
  %1881 = load ptr, ptr %funcs2666, align 4
  %tobool2667.not = icmp eq ptr %1881, null
  br i1 %tobool2667.not, label %land.lhs.true2663.cond.false2765_crit_edge, label %land.lhs.true2668

land.lhs.true2663.cond.false2765_crit_edge:       ; preds = %land.lhs.true2663
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2765

land.lhs.true2668:                                ; preds = %land.lhs.true2663
  %sriov_wreg2672 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1881, i32 0, i32 12
  %1882 = ptrtoint ptr %sriov_wreg2672 to i32
  call void @__asan_load4_noabort(i32 %1882)
  %1883 = load ptr, ptr %sriov_wreg2672, align 4
  %tobool2673.not = icmp eq ptr %1883, null
  br i1 %tobool2673.not, label %land.lhs.true2668.cond.false2765_crit_edge, label %cond.true2674

land.lhs.true2668.cond.false2765_crit_edge:       ; preds = %land.lhs.true2668
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2765

cond.true2674:                                    ; preds = %land.lhs.true2668
  %arrayidx2680 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1884 = ptrtoint ptr %arrayidx2680 to i32
  call void @__asan_load4_noabort(i32 %1884)
  %1885 = load ptr, ptr %arrayidx2680, align 8
  %arrayidx2682 = getelementptr i32, ptr %1885, i32 1
  %1886 = ptrtoint ptr %arrayidx2682 to i32
  call void @__asan_load4_noabort(i32 %1886)
  %1887 = load i32, ptr %arrayidx2682, align 4
  %add2683 = add i32 %1887, 17
  %add2694 = shl i32 %1887, 2
  %shl2695 = add i32 %add2694, 2476
  %and2696 = and i32 %shl2695, 1048572
  %1888 = add nsw i32 %and2696, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1888)
  %1889 = icmp ult i32 %1888, 9728
  %1890 = add nsw i32 %and2696, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1890)
  %1891 = icmp ult i32 %1890, 9728
  %1892 = add nsw i32 %and2696, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1892)
  %1893 = icmp ult i32 %1892, 1536
  br i1 %1889, label %cond.true2674.if.end2760_crit_edge, label %if.else2737

cond.true2674.if.end2760_crit_edge:               ; preds = %cond.true2674
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2760

if.else2737:                                      ; preds = %cond.true2674
  %1894 = add nsw i32 %and2696, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1894)
  %1895 = icmp ult i32 %1894, 1536
  br i1 %1895, label %if.then2739, label %if.else2743

if.then2739:                                      ; preds = %if.else2737
  call void @__sanitizer_cov_trace_pc() #9
  %add2742 = add nuw nsw i32 %and2696, 67584
  br label %if.end2760

if.else2743:                                      ; preds = %if.else2737
  br i1 %1891, label %if.else2743.if.end2760_crit_edge, label %if.else2749

if.else2743.if.end2760_crit_edge:                 ; preds = %if.else2743
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2760

if.else2749:                                      ; preds = %if.else2743
  call void @__sanitizer_cov_trace_pc() #9
  %add2754 = add nsw i32 %and2696, -98304
  %spec.select62 = select i1 %1893, i32 %add2754, i32 %and2696
  br label %if.end2760

if.end2760:                                       ; preds = %if.else2749, %if.else2743.if.end2760_crit_edge, %if.then2739, %cond.true2674.if.end2760_crit_edge
  %internal_reg_offset2684.0 = phi i32 [ %add2742, %if.then2739 ], [ %spec.select62, %if.else2749 ], [ %1888, %cond.true2674.if.end2760_crit_edge ], [ %1890, %if.else2743.if.end2760_crit_edge ]
  %1896 = shl i32 %internal_reg_offset2684.0, 14
  %shl2763 = and i32 %1896, -65536
  %or2764 = or i32 %shl2763, 1
  tail call void %1883(ptr noundef %adev, i32 noundef %add2683, i32 noundef %or2764, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2948

cond.false2765:                                   ; preds = %land.lhs.true2668.cond.false2765_crit_edge, %land.lhs.true2663.cond.false2765_crit_edge, %cond.end2658.cond.false2765_crit_edge
  %arrayidx2767 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1897 = ptrtoint ptr %arrayidx2767 to i32
  call void @__asan_load4_noabort(i32 %1897)
  %1898 = load ptr, ptr %arrayidx2767, align 8
  %arrayidx2769 = getelementptr i32, ptr %1898, i32 1
  %1899 = ptrtoint ptr %arrayidx2769 to i32
  call void @__asan_load4_noabort(i32 %1899)
  %1900 = load i32, ptr %arrayidx2769, align 4
  %add2770 = add i32 %1900, 17
  %add2781 = shl i32 %1900, 2
  %shl2782 = add i32 %add2781, 2476
  %and2783 = and i32 %shl2782, 1048572
  %1901 = add nsw i32 %and2783, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1901)
  %1902 = icmp ult i32 %1901, 9728
  %1903 = add nsw i32 %and2783, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1903)
  %1904 = icmp ult i32 %1903, 9728
  %1905 = add nsw i32 %and2783, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1905)
  %1906 = icmp ult i32 %1905, 1536
  br i1 %1902, label %cond.false2765.if.end2847_crit_edge, label %if.else2824

cond.false2765.if.end2847_crit_edge:              ; preds = %cond.false2765
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2847

if.else2824:                                      ; preds = %cond.false2765
  %1907 = add nsw i32 %and2783, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1907)
  %1908 = icmp ult i32 %1907, 1536
  br i1 %1908, label %if.then2826, label %if.else2830

if.then2826:                                      ; preds = %if.else2824
  call void @__sanitizer_cov_trace_pc() #9
  %add2829 = add nuw nsw i32 %and2783, 67584
  br label %if.end2847

if.else2830:                                      ; preds = %if.else2824
  br i1 %1904, label %if.else2830.if.end2847_crit_edge, label %if.else2836

if.else2830.if.end2847_crit_edge:                 ; preds = %if.else2830
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2847

if.else2836:                                      ; preds = %if.else2830
  call void @__sanitizer_cov_trace_pc() #9
  %add2841 = add nsw i32 %and2783, -98304
  %spec.select63 = select i1 %1906, i32 %add2841, i32 %and2783
  br label %if.end2847

if.end2847:                                       ; preds = %if.else2836, %if.else2830.if.end2847_crit_edge, %if.then2826, %cond.false2765.if.end2847_crit_edge
  %internal_reg_offset2771.0 = phi i32 [ %add2829, %if.then2826 ], [ %spec.select63, %if.else2836 ], [ %1901, %cond.false2765.if.end2847_crit_edge ], [ %1903, %if.else2830.if.end2847_crit_edge ]
  %1909 = shl i32 %internal_reg_offset2771.0, 14
  %shl2850 = and i32 %1909, -65536
  %or2851 = or i32 %shl2850, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2770, i32 noundef %or2851, i32 noundef 0) #7
  br label %if.then2948

if.else2853:                                      ; preds = %if.else2597, %if.else2591.if.else2853_crit_edge, %if.then2587, %if.else2531.if.else2853_crit_edge
  %internal_reg_offset2532.0 = phi i32 [ %add2590, %if.then2587 ], [ %spec.select61, %if.else2597 ], [ %1856, %if.else2531.if.else2853_crit_edge ], [ %1858, %if.else2591.if.else2853_crit_edge ]
  %shr2610 = lshr i32 %internal_reg_offset2532.0, 2
  %1910 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1910)
  %1911 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr2615 = getelementptr i32, ptr %1911, i32 1
  store ptr %incdec.ptr2615, ptr %dpg_sram_curr_addr3423.i, align 8
  %1912 = ptrtoint ptr %1911 to i32
  call void @__asan_store4_noabort(i32 %1912)
  store i32 %shr2610, ptr %1911, align 4
  %1913 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr2620 = getelementptr i32, ptr %1913, i32 1
  store ptr %incdec.ptr2620, ptr %dpg_sram_curr_addr3423.i, align 8
  %1914 = ptrtoint ptr %1913 to i32
  call void @__asan_store4_noabort(i32 %1914)
  store i32 16, ptr %1913, align 4
  %1915 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1915)
  %1916 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx2863 = getelementptr i32, ptr %1916, i32 1
  %1917 = ptrtoint ptr %arrayidx2863 to i32
  call void @__asan_load4_noabort(i32 %1917)
  %1918 = load i32, ptr %arrayidx2863, align 4
  %add2864 = shl i32 %1918, 2
  %shl2865 = add i32 %add2864, 2476
  %and2866 = and i32 %shl2865, 1048572
  %1919 = add nsw i32 %and2866, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1919)
  %1920 = icmp ult i32 %1919, 9728
  %1921 = add nsw i32 %and2866, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1921)
  %1922 = icmp ult i32 %1921, 9728
  %1923 = add nsw i32 %and2866, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1923)
  %1924 = icmp ult i32 %1923, 1536
  br i1 %1920, label %if.else2853.if.else3175_crit_edge, label %if.else2907

if.else2853.if.else3175_crit_edge:                ; preds = %if.else2853
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3175

if.else2907:                                      ; preds = %if.else2853
  %1925 = add nsw i32 %and2866, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1925)
  %1926 = icmp ult i32 %1925, 1536
  br i1 %1926, label %if.then2909, label %if.else2913

if.then2909:                                      ; preds = %if.else2907
  call void @__sanitizer_cov_trace_pc() #9
  %add2912 = add nuw nsw i32 %and2866, 67584
  br label %if.else3175

if.else2913:                                      ; preds = %if.else2907
  br i1 %1922, label %if.else2913.if.else3175_crit_edge, label %if.else2919

if.else2913.if.else3175_crit_edge:                ; preds = %if.else2913
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3175

if.else2919:                                      ; preds = %if.else2913
  call void @__sanitizer_cov_trace_pc() #9
  %add2924 = add nsw i32 %and2866, -98304
  %spec.select64 = select i1 %1924, i32 %add2924, i32 %and2866
  br label %if.else3175

if.then2948:                                      ; preds = %if.end2847, %if.end2760
  %1927 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1927)
  %1928 = load i32, ptr %virt, align 8
  %and2951 = and i32 %1928, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2951)
  %tobool2952.not = icmp eq i32 %and2951, 0
  br i1 %tobool2952.not, label %if.then2948.cond.false2974_crit_edge, label %land.lhs.true2953

if.then2948.cond.false2974_crit_edge:             ; preds = %if.then2948
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2974

land.lhs.true2953:                                ; preds = %if.then2948
  %funcs2956 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1929 = ptrtoint ptr %funcs2956 to i32
  call void @__asan_load4_noabort(i32 %1929)
  %1930 = load ptr, ptr %funcs2956, align 4
  %tobool2957.not = icmp eq ptr %1930, null
  br i1 %tobool2957.not, label %land.lhs.true2953.cond.false2974_crit_edge, label %land.lhs.true2958

land.lhs.true2953.cond.false2974_crit_edge:       ; preds = %land.lhs.true2953
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2974

land.lhs.true2958:                                ; preds = %land.lhs.true2953
  %sriov_wreg2962 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1930, i32 0, i32 12
  %1931 = ptrtoint ptr %sriov_wreg2962 to i32
  call void @__asan_load4_noabort(i32 %1931)
  %1932 = load ptr, ptr %sriov_wreg2962, align 4
  %tobool2963.not = icmp eq ptr %1932, null
  br i1 %tobool2963.not, label %land.lhs.true2958.cond.false2974_crit_edge, label %cond.true2964

land.lhs.true2958.cond.false2974_crit_edge:       ; preds = %land.lhs.true2958
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2974

cond.true2964:                                    ; preds = %land.lhs.true2958
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx2970 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1933 = ptrtoint ptr %arrayidx2970 to i32
  call void @__asan_load4_noabort(i32 %1933)
  %1934 = load ptr, ptr %arrayidx2970, align 8
  %arrayidx2972 = getelementptr i32, ptr %1934, i32 1
  %1935 = ptrtoint ptr %arrayidx2972 to i32
  call void @__asan_load4_noabort(i32 %1935)
  %1936 = load i32, ptr %arrayidx2972, align 4
  %add2973 = add i32 %1936, 18
  tail call void %1932(ptr noundef %adev, i32 noundef %add2973, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2980

cond.false2974:                                   ; preds = %land.lhs.true2958.cond.false2974_crit_edge, %land.lhs.true2953.cond.false2974_crit_edge, %if.then2948.cond.false2974_crit_edge
  %arrayidx2976 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1937 = ptrtoint ptr %arrayidx2976 to i32
  call void @__asan_load4_noabort(i32 %1937)
  %1938 = load ptr, ptr %arrayidx2976, align 8
  %arrayidx2978 = getelementptr i32, ptr %1938, i32 1
  %1939 = ptrtoint ptr %arrayidx2978 to i32
  call void @__asan_load4_noabort(i32 %1939)
  %1940 = load i32, ptr %arrayidx2978, align 4
  %add2979 = add i32 %1940, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2979, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end2980

cond.end2980:                                     ; preds = %cond.false2974, %cond.true2964
  %1941 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1941)
  %1942 = load i32, ptr %virt, align 8
  %and2983 = and i32 %1942, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2983)
  %tobool2984.not = icmp eq i32 %and2983, 0
  br i1 %tobool2984.not, label %cond.end2980.cond.false3087_crit_edge, label %land.lhs.true2985

cond.end2980.cond.false3087_crit_edge:            ; preds = %cond.end2980
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3087

land.lhs.true2985:                                ; preds = %cond.end2980
  %funcs2988 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1943 = ptrtoint ptr %funcs2988 to i32
  call void @__asan_load4_noabort(i32 %1943)
  %1944 = load ptr, ptr %funcs2988, align 4
  %tobool2989.not = icmp eq ptr %1944, null
  br i1 %tobool2989.not, label %land.lhs.true2985.cond.false3087_crit_edge, label %land.lhs.true2990

land.lhs.true2985.cond.false3087_crit_edge:       ; preds = %land.lhs.true2985
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3087

land.lhs.true2990:                                ; preds = %land.lhs.true2985
  %sriov_wreg2994 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1944, i32 0, i32 12
  %1945 = ptrtoint ptr %sriov_wreg2994 to i32
  call void @__asan_load4_noabort(i32 %1945)
  %1946 = load ptr, ptr %sriov_wreg2994, align 4
  %tobool2995.not = icmp eq ptr %1946, null
  br i1 %tobool2995.not, label %land.lhs.true2990.cond.false3087_crit_edge, label %cond.true2996

land.lhs.true2990.cond.false3087_crit_edge:       ; preds = %land.lhs.true2990
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3087

cond.true2996:                                    ; preds = %land.lhs.true2990
  %arrayidx3002 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1947 = ptrtoint ptr %arrayidx3002 to i32
  call void @__asan_load4_noabort(i32 %1947)
  %1948 = load ptr, ptr %arrayidx3002, align 8
  %arrayidx3004 = getelementptr i32, ptr %1948, i32 1
  %1949 = ptrtoint ptr %arrayidx3004 to i32
  call void @__asan_load4_noabort(i32 %1949)
  %1950 = load i32, ptr %arrayidx3004, align 4
  %add3005 = add i32 %1950, 17
  %add3016 = shl i32 %1950, 2
  %shl3017 = add i32 %add3016, 2432
  %and3018 = and i32 %shl3017, 1048572
  %1951 = add nsw i32 %and3018, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1951)
  %1952 = icmp ult i32 %1951, 9728
  %1953 = add nsw i32 %and3018, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1953)
  %1954 = icmp ult i32 %1953, 9728
  %1955 = add nsw i32 %and3018, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1955)
  %1956 = icmp ult i32 %1955, 1536
  br i1 %1952, label %cond.true2996.if.end3082_crit_edge, label %if.else3059

cond.true2996.if.end3082_crit_edge:               ; preds = %cond.true2996
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3082

if.else3059:                                      ; preds = %cond.true2996
  %1957 = add nsw i32 %and3018, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1957)
  %1958 = icmp ult i32 %1957, 1536
  br i1 %1958, label %if.then3061, label %if.else3065

if.then3061:                                      ; preds = %if.else3059
  call void @__sanitizer_cov_trace_pc() #9
  %add3064 = add nuw nsw i32 %and3018, 67584
  br label %if.end3082

if.else3065:                                      ; preds = %if.else3059
  br i1 %1954, label %if.else3065.if.end3082_crit_edge, label %if.else3071

if.else3065.if.end3082_crit_edge:                 ; preds = %if.else3065
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3082

if.else3071:                                      ; preds = %if.else3065
  call void @__sanitizer_cov_trace_pc() #9
  %add3076 = add nsw i32 %and3018, -98304
  %spec.select65 = select i1 %1956, i32 %add3076, i32 %and3018
  br label %if.end3082

if.end3082:                                       ; preds = %if.else3071, %if.else3065.if.end3082_crit_edge, %if.then3061, %cond.true2996.if.end3082_crit_edge
  %internal_reg_offset3006.0 = phi i32 [ %add3064, %if.then3061 ], [ %spec.select65, %if.else3071 ], [ %1951, %cond.true2996.if.end3082_crit_edge ], [ %1953, %if.else3065.if.end3082_crit_edge ]
  %1959 = shl i32 %internal_reg_offset3006.0, 14
  %shl3085 = and i32 %1959, -65536
  %or3086 = or i32 %shl3085, 1
  tail call void %1946(ptr noundef %adev, i32 noundef %add3005, i32 noundef %or3086, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3270

cond.false3087:                                   ; preds = %land.lhs.true2990.cond.false3087_crit_edge, %land.lhs.true2985.cond.false3087_crit_edge, %cond.end2980.cond.false3087_crit_edge
  %arrayidx3089 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1960 = ptrtoint ptr %arrayidx3089 to i32
  call void @__asan_load4_noabort(i32 %1960)
  %1961 = load ptr, ptr %arrayidx3089, align 8
  %arrayidx3091 = getelementptr i32, ptr %1961, i32 1
  %1962 = ptrtoint ptr %arrayidx3091 to i32
  call void @__asan_load4_noabort(i32 %1962)
  %1963 = load i32, ptr %arrayidx3091, align 4
  %add3092 = add i32 %1963, 17
  %add3103 = shl i32 %1963, 2
  %shl3104 = add i32 %add3103, 2432
  %and3105 = and i32 %shl3104, 1048572
  %1964 = add nsw i32 %and3105, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1964)
  %1965 = icmp ult i32 %1964, 9728
  %1966 = add nsw i32 %and3105, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1966)
  %1967 = icmp ult i32 %1966, 9728
  %1968 = add nsw i32 %and3105, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1968)
  %1969 = icmp ult i32 %1968, 1536
  br i1 %1965, label %cond.false3087.if.end3169_crit_edge, label %if.else3146

cond.false3087.if.end3169_crit_edge:              ; preds = %cond.false3087
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3169

if.else3146:                                      ; preds = %cond.false3087
  %1970 = add nsw i32 %and3105, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1970)
  %1971 = icmp ult i32 %1970, 1536
  br i1 %1971, label %if.then3148, label %if.else3152

if.then3148:                                      ; preds = %if.else3146
  call void @__sanitizer_cov_trace_pc() #9
  %add3151 = add nuw nsw i32 %and3105, 67584
  br label %if.end3169

if.else3152:                                      ; preds = %if.else3146
  br i1 %1967, label %if.else3152.if.end3169_crit_edge, label %if.else3158

if.else3152.if.end3169_crit_edge:                 ; preds = %if.else3152
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3169

if.else3158:                                      ; preds = %if.else3152
  call void @__sanitizer_cov_trace_pc() #9
  %add3163 = add nsw i32 %and3105, -98304
  %spec.select66 = select i1 %1969, i32 %add3163, i32 %and3105
  br label %if.end3169

if.end3169:                                       ; preds = %if.else3158, %if.else3152.if.end3169_crit_edge, %if.then3148, %cond.false3087.if.end3169_crit_edge
  %internal_reg_offset3093.0 = phi i32 [ %add3151, %if.then3148 ], [ %spec.select66, %if.else3158 ], [ %1964, %cond.false3087.if.end3169_crit_edge ], [ %1966, %if.else3152.if.end3169_crit_edge ]
  %1972 = shl i32 %internal_reg_offset3093.0, 14
  %shl3172 = and i32 %1972, -65536
  %or3173 = or i32 %shl3172, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3092, i32 noundef %or3173, i32 noundef 0) #7
  br label %if.then3270

if.else3175:                                      ; preds = %if.else2919, %if.else2913.if.else3175_crit_edge, %if.then2909, %if.else2853.if.else3175_crit_edge
  %internal_reg_offset2854.0 = phi i32 [ %add2912, %if.then2909 ], [ %spec.select64, %if.else2919 ], [ %1919, %if.else2853.if.else3175_crit_edge ], [ %1921, %if.else2913.if.else3175_crit_edge ]
  %shr2932 = lshr i32 %internal_reg_offset2854.0, 2
  %1973 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %1973)
  %1974 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr2937 = getelementptr i32, ptr %1974, i32 1
  store ptr %incdec.ptr2937, ptr %dpg_sram_curr_addr3423.i, align 8
  %1975 = ptrtoint ptr %1974 to i32
  call void @__asan_store4_noabort(i32 %1975)
  store i32 %shr2932, ptr %1974, align 4
  %1976 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr2942 = getelementptr i32, ptr %1976, i32 1
  store ptr %incdec.ptr2942, ptr %dpg_sram_curr_addr3423.i, align 8
  %1977 = ptrtoint ptr %1976 to i32
  call void @__asan_store4_noabort(i32 %1977)
  store i32 3, ptr %1976, align 4
  %1978 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %1978)
  %1979 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx3185 = getelementptr i32, ptr %1979, i32 1
  %1980 = ptrtoint ptr %arrayidx3185 to i32
  call void @__asan_load4_noabort(i32 %1980)
  %1981 = load i32, ptr %arrayidx3185, align 4
  %add3186 = shl i32 %1981, 2
  %shl3187 = add i32 %add3186, 2432
  %and3188 = and i32 %shl3187, 1048572
  %1982 = add nsw i32 %and3188, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1982)
  %1983 = icmp ult i32 %1982, 9728
  %1984 = add nsw i32 %and3188, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1984)
  %1985 = icmp ult i32 %1984, 9728
  %1986 = add nsw i32 %and3188, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1986)
  %1987 = icmp ult i32 %1986, 1536
  br i1 %1983, label %if.else3175.if.else3497_crit_edge, label %if.else3229

if.else3175.if.else3497_crit_edge:                ; preds = %if.else3175
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3497

if.else3229:                                      ; preds = %if.else3175
  %1988 = add nsw i32 %and3188, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1988)
  %1989 = icmp ult i32 %1988, 1536
  br i1 %1989, label %if.then3231, label %if.else3235

if.then3231:                                      ; preds = %if.else3229
  call void @__sanitizer_cov_trace_pc() #9
  %add3234 = add nuw nsw i32 %and3188, 67584
  br label %if.else3497

if.else3235:                                      ; preds = %if.else3229
  br i1 %1985, label %if.else3235.if.else3497_crit_edge, label %if.else3241

if.else3235.if.else3497_crit_edge:                ; preds = %if.else3235
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3497

if.else3241:                                      ; preds = %if.else3235
  call void @__sanitizer_cov_trace_pc() #9
  %add3246 = add nsw i32 %and3188, -98304
  %spec.select67 = select i1 %1987, i32 %add3246, i32 %and3188
  br label %if.else3497

if.then3270:                                      ; preds = %if.end3169, %if.end3082
  %1990 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1990)
  %1991 = load i32, ptr %virt, align 8
  %and3273 = and i32 %1991, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3273)
  %tobool3274.not = icmp eq i32 %and3273, 0
  br i1 %tobool3274.not, label %if.then3270.cond.false3296_crit_edge, label %land.lhs.true3275

if.then3270.cond.false3296_crit_edge:             ; preds = %if.then3270
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3296

land.lhs.true3275:                                ; preds = %if.then3270
  %funcs3278 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1992 = ptrtoint ptr %funcs3278 to i32
  call void @__asan_load4_noabort(i32 %1992)
  %1993 = load ptr, ptr %funcs3278, align 4
  %tobool3279.not = icmp eq ptr %1993, null
  br i1 %tobool3279.not, label %land.lhs.true3275.cond.false3296_crit_edge, label %land.lhs.true3280

land.lhs.true3275.cond.false3296_crit_edge:       ; preds = %land.lhs.true3275
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3296

land.lhs.true3280:                                ; preds = %land.lhs.true3275
  %sriov_wreg3284 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1993, i32 0, i32 12
  %1994 = ptrtoint ptr %sriov_wreg3284 to i32
  call void @__asan_load4_noabort(i32 %1994)
  %1995 = load ptr, ptr %sriov_wreg3284, align 4
  %tobool3285.not = icmp eq ptr %1995, null
  br i1 %tobool3285.not, label %land.lhs.true3280.cond.false3296_crit_edge, label %cond.true3286

land.lhs.true3280.cond.false3296_crit_edge:       ; preds = %land.lhs.true3280
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3296

cond.true3286:                                    ; preds = %land.lhs.true3280
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx3292 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1996 = ptrtoint ptr %arrayidx3292 to i32
  call void @__asan_load4_noabort(i32 %1996)
  %1997 = load ptr, ptr %arrayidx3292, align 8
  %arrayidx3294 = getelementptr i32, ptr %1997, i32 1
  %1998 = ptrtoint ptr %arrayidx3294 to i32
  call void @__asan_load4_noabort(i32 %1998)
  %1999 = load i32, ptr %arrayidx3294, align 4
  %add3295 = add i32 %1999, 18
  tail call void %1995(ptr noundef %adev, i32 noundef %add3295, i32 noundef 4063232, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3302

cond.false3296:                                   ; preds = %land.lhs.true3280.cond.false3296_crit_edge, %land.lhs.true3275.cond.false3296_crit_edge, %if.then3270.cond.false3296_crit_edge
  %arrayidx3298 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2000 = ptrtoint ptr %arrayidx3298 to i32
  call void @__asan_load4_noabort(i32 %2000)
  %2001 = load ptr, ptr %arrayidx3298, align 8
  %arrayidx3300 = getelementptr i32, ptr %2001, i32 1
  %2002 = ptrtoint ptr %arrayidx3300 to i32
  call void @__asan_load4_noabort(i32 %2002)
  %2003 = load i32, ptr %arrayidx3300, align 4
  %add3301 = add i32 %2003, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3301, i32 noundef 4063232, i32 noundef 0) #7
  br label %cond.end3302

cond.end3302:                                     ; preds = %cond.false3296, %cond.true3286
  %2004 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2004)
  %2005 = load i32, ptr %virt, align 8
  %and3305 = and i32 %2005, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3305)
  %tobool3306.not = icmp eq i32 %and3305, 0
  br i1 %tobool3306.not, label %cond.end3302.cond.false3409_crit_edge, label %land.lhs.true3307

cond.end3302.cond.false3409_crit_edge:            ; preds = %cond.end3302
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3409

land.lhs.true3307:                                ; preds = %cond.end3302
  %funcs3310 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2006 = ptrtoint ptr %funcs3310 to i32
  call void @__asan_load4_noabort(i32 %2006)
  %2007 = load ptr, ptr %funcs3310, align 4
  %tobool3311.not = icmp eq ptr %2007, null
  br i1 %tobool3311.not, label %land.lhs.true3307.cond.false3409_crit_edge, label %land.lhs.true3312

land.lhs.true3307.cond.false3409_crit_edge:       ; preds = %land.lhs.true3307
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3409

land.lhs.true3312:                                ; preds = %land.lhs.true3307
  %sriov_wreg3316 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2007, i32 0, i32 12
  %2008 = ptrtoint ptr %sriov_wreg3316 to i32
  call void @__asan_load4_noabort(i32 %2008)
  %2009 = load ptr, ptr %sriov_wreg3316, align 4
  %tobool3317.not = icmp eq ptr %2009, null
  br i1 %tobool3317.not, label %land.lhs.true3312.cond.false3409_crit_edge, label %cond.true3318

land.lhs.true3312.cond.false3409_crit_edge:       ; preds = %land.lhs.true3312
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3409

cond.true3318:                                    ; preds = %land.lhs.true3312
  %arrayidx3324 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2010 = ptrtoint ptr %arrayidx3324 to i32
  call void @__asan_load4_noabort(i32 %2010)
  %2011 = load ptr, ptr %arrayidx3324, align 8
  %arrayidx3326 = getelementptr i32, ptr %2011, i32 1
  %2012 = ptrtoint ptr %arrayidx3326 to i32
  call void @__asan_load4_noabort(i32 %2012)
  %2013 = load i32, ptr %arrayidx3326, align 4
  %add3327 = add i32 %2013, 17
  %add3338 = shl i32 %2013, 2
  %shl3339 = add i32 %add3338, 2036
  %and3340 = and i32 %shl3339, 1048572
  %2014 = add nsw i32 %and3340, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2014)
  %2015 = icmp ult i32 %2014, 9728
  %2016 = add nsw i32 %and3340, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2016)
  %2017 = icmp ult i32 %2016, 9728
  %2018 = add nsw i32 %and3340, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2018)
  %2019 = icmp ult i32 %2018, 1536
  br i1 %2015, label %cond.true3318.if.end3404_crit_edge, label %if.else3381

cond.true3318.if.end3404_crit_edge:               ; preds = %cond.true3318
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3404

if.else3381:                                      ; preds = %cond.true3318
  %2020 = add nsw i32 %and3340, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2020)
  %2021 = icmp ult i32 %2020, 1536
  br i1 %2021, label %if.then3383, label %if.else3387

if.then3383:                                      ; preds = %if.else3381
  call void @__sanitizer_cov_trace_pc() #9
  %add3386 = add nuw nsw i32 %and3340, 67584
  br label %if.end3404

if.else3387:                                      ; preds = %if.else3381
  br i1 %2017, label %if.else3387.if.end3404_crit_edge, label %if.else3393

if.else3387.if.end3404_crit_edge:                 ; preds = %if.else3387
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3404

if.else3393:                                      ; preds = %if.else3387
  call void @__sanitizer_cov_trace_pc() #9
  %add3398 = add nsw i32 %and3340, -98304
  %spec.select68 = select i1 %2019, i32 %add3398, i32 %and3340
  br label %if.end3404

if.end3404:                                       ; preds = %if.else3393, %if.else3387.if.end3404_crit_edge, %if.then3383, %cond.true3318.if.end3404_crit_edge
  %internal_reg_offset3328.0 = phi i32 [ %add3386, %if.then3383 ], [ %spec.select68, %if.else3393 ], [ %2014, %cond.true3318.if.end3404_crit_edge ], [ %2016, %if.else3387.if.end3404_crit_edge ]
  %2022 = shl i32 %internal_reg_offset3328.0, 14
  %shl3407 = and i32 %2022, -65536
  %or3408 = or i32 %shl3407, 1
  tail call void %2009(ptr noundef %adev, i32 noundef %add3327, i32 noundef %or3408, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3592

cond.false3409:                                   ; preds = %land.lhs.true3312.cond.false3409_crit_edge, %land.lhs.true3307.cond.false3409_crit_edge, %cond.end3302.cond.false3409_crit_edge
  %arrayidx3411 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2023 = ptrtoint ptr %arrayidx3411 to i32
  call void @__asan_load4_noabort(i32 %2023)
  %2024 = load ptr, ptr %arrayidx3411, align 8
  %arrayidx3413 = getelementptr i32, ptr %2024, i32 1
  %2025 = ptrtoint ptr %arrayidx3413 to i32
  call void @__asan_load4_noabort(i32 %2025)
  %2026 = load i32, ptr %arrayidx3413, align 4
  %add3414 = add i32 %2026, 17
  %add3425 = shl i32 %2026, 2
  %shl3426 = add i32 %add3425, 2036
  %and3427 = and i32 %shl3426, 1048572
  %2027 = add nsw i32 %and3427, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2027)
  %2028 = icmp ult i32 %2027, 9728
  %2029 = add nsw i32 %and3427, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2029)
  %2030 = icmp ult i32 %2029, 9728
  %2031 = add nsw i32 %and3427, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2031)
  %2032 = icmp ult i32 %2031, 1536
  br i1 %2028, label %cond.false3409.if.end3491_crit_edge, label %if.else3468

cond.false3409.if.end3491_crit_edge:              ; preds = %cond.false3409
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3491

if.else3468:                                      ; preds = %cond.false3409
  %2033 = add nsw i32 %and3427, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2033)
  %2034 = icmp ult i32 %2033, 1536
  br i1 %2034, label %if.then3470, label %if.else3474

if.then3470:                                      ; preds = %if.else3468
  call void @__sanitizer_cov_trace_pc() #9
  %add3473 = add nuw nsw i32 %and3427, 67584
  br label %if.end3491

if.else3474:                                      ; preds = %if.else3468
  br i1 %2030, label %if.else3474.if.end3491_crit_edge, label %if.else3480

if.else3474.if.end3491_crit_edge:                 ; preds = %if.else3474
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3491

if.else3480:                                      ; preds = %if.else3474
  call void @__sanitizer_cov_trace_pc() #9
  %add3485 = add nsw i32 %and3427, -98304
  %spec.select69 = select i1 %2032, i32 %add3485, i32 %and3427
  br label %if.end3491

if.end3491:                                       ; preds = %if.else3480, %if.else3474.if.end3491_crit_edge, %if.then3470, %cond.false3409.if.end3491_crit_edge
  %internal_reg_offset3415.0 = phi i32 [ %add3473, %if.then3470 ], [ %spec.select69, %if.else3480 ], [ %2027, %cond.false3409.if.end3491_crit_edge ], [ %2029, %if.else3474.if.end3491_crit_edge ]
  %2035 = shl i32 %internal_reg_offset3415.0, 14
  %shl3494 = and i32 %2035, -65536
  %or3495 = or i32 %shl3494, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3414, i32 noundef %or3495, i32 noundef 0) #7
  br label %if.then3592

if.else3497:                                      ; preds = %if.else3241, %if.else3235.if.else3497_crit_edge, %if.then3231, %if.else3175.if.else3497_crit_edge
  %internal_reg_offset3176.0 = phi i32 [ %add3234, %if.then3231 ], [ %spec.select67, %if.else3241 ], [ %1982, %if.else3175.if.else3497_crit_edge ], [ %1984, %if.else3235.if.else3497_crit_edge ]
  %shr3254 = lshr i32 %internal_reg_offset3176.0, 2
  %2036 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %2036)
  %2037 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3259 = getelementptr i32, ptr %2037, i32 1
  store ptr %incdec.ptr3259, ptr %dpg_sram_curr_addr3423.i, align 8
  %2038 = ptrtoint ptr %2037 to i32
  call void @__asan_store4_noabort(i32 %2038)
  store i32 %shr3254, ptr %2037, align 4
  %2039 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3264 = getelementptr i32, ptr %2039, i32 1
  store ptr %incdec.ptr3264, ptr %dpg_sram_curr_addr3423.i, align 8
  %2040 = ptrtoint ptr %2039 to i32
  call void @__asan_store4_noabort(i32 %2040)
  store i32 0, ptr %2039, align 4
  %2041 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %2041)
  %2042 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx3507 = getelementptr i32, ptr %2042, i32 1
  %2043 = ptrtoint ptr %arrayidx3507 to i32
  call void @__asan_load4_noabort(i32 %2043)
  %2044 = load i32, ptr %arrayidx3507, align 4
  %add3508 = shl i32 %2044, 2
  %shl3509 = add i32 %add3508, 2036
  %and3510 = and i32 %shl3509, 1048572
  %2045 = add nsw i32 %and3510, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2045)
  %2046 = icmp ult i32 %2045, 9728
  %2047 = add nsw i32 %and3510, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2047)
  %2048 = icmp ult i32 %2047, 9728
  %2049 = add nsw i32 %and3510, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2049)
  %2050 = icmp ult i32 %2049, 1536
  br i1 %2046, label %if.else3497.if.else3819_crit_edge, label %if.else3551

if.else3497.if.else3819_crit_edge:                ; preds = %if.else3497
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3819

if.else3551:                                      ; preds = %if.else3497
  %2051 = add nsw i32 %and3510, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2051)
  %2052 = icmp ult i32 %2051, 1536
  br i1 %2052, label %if.then3553, label %if.else3557

if.then3553:                                      ; preds = %if.else3551
  call void @__sanitizer_cov_trace_pc() #9
  %add3556 = add nuw nsw i32 %and3510, 67584
  br label %if.else3819

if.else3557:                                      ; preds = %if.else3551
  br i1 %2048, label %if.else3557.if.else3819_crit_edge, label %if.else3563

if.else3557.if.else3819_crit_edge:                ; preds = %if.else3557
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3819

if.else3563:                                      ; preds = %if.else3557
  call void @__sanitizer_cov_trace_pc() #9
  %add3568 = add nsw i32 %and3510, -98304
  %spec.select70 = select i1 %2050, i32 %add3568, i32 %and3510
  br label %if.else3819

if.then3592:                                      ; preds = %if.end3491, %if.end3404
  %2053 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2053)
  %2054 = load i32, ptr %virt, align 8
  %and3595 = and i32 %2054, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3595)
  %tobool3596.not = icmp eq i32 %and3595, 0
  br i1 %tobool3596.not, label %if.then3592.cond.false3618_crit_edge, label %land.lhs.true3597

if.then3592.cond.false3618_crit_edge:             ; preds = %if.then3592
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3618

land.lhs.true3597:                                ; preds = %if.then3592
  %funcs3600 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2055 = ptrtoint ptr %funcs3600 to i32
  call void @__asan_load4_noabort(i32 %2055)
  %2056 = load ptr, ptr %funcs3600, align 4
  %tobool3601.not = icmp eq ptr %2056, null
  br i1 %tobool3601.not, label %land.lhs.true3597.cond.false3618_crit_edge, label %land.lhs.true3602

land.lhs.true3597.cond.false3618_crit_edge:       ; preds = %land.lhs.true3597
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3618

land.lhs.true3602:                                ; preds = %land.lhs.true3597
  %sriov_wreg3606 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2056, i32 0, i32 12
  %2057 = ptrtoint ptr %sriov_wreg3606 to i32
  call void @__asan_load4_noabort(i32 %2057)
  %2058 = load ptr, ptr %sriov_wreg3606, align 4
  %tobool3607.not = icmp eq ptr %2058, null
  br i1 %tobool3607.not, label %land.lhs.true3602.cond.false3618_crit_edge, label %cond.true3608

land.lhs.true3602.cond.false3618_crit_edge:       ; preds = %land.lhs.true3602
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3618

cond.true3608:                                    ; preds = %land.lhs.true3602
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx3614 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2059 = ptrtoint ptr %arrayidx3614 to i32
  call void @__asan_load4_noabort(i32 %2059)
  %2060 = load ptr, ptr %arrayidx3614, align 8
  %arrayidx3616 = getelementptr i32, ptr %2060, i32 1
  %2061 = ptrtoint ptr %arrayidx3616 to i32
  call void @__asan_load4_noabort(i32 %2061)
  %2062 = load i32, ptr %arrayidx3616, align 4
  %add3617 = add i32 %2062, 18
  tail call void %2058(ptr noundef %adev, i32 noundef %add3617, i32 noundef 2, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3624

cond.false3618:                                   ; preds = %land.lhs.true3602.cond.false3618_crit_edge, %land.lhs.true3597.cond.false3618_crit_edge, %if.then3592.cond.false3618_crit_edge
  %arrayidx3620 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2063 = ptrtoint ptr %arrayidx3620 to i32
  call void @__asan_load4_noabort(i32 %2063)
  %2064 = load ptr, ptr %arrayidx3620, align 8
  %arrayidx3622 = getelementptr i32, ptr %2064, i32 1
  %2065 = ptrtoint ptr %arrayidx3622 to i32
  call void @__asan_load4_noabort(i32 %2065)
  %2066 = load i32, ptr %arrayidx3622, align 4
  %add3623 = add i32 %2066, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3623, i32 noundef 2, i32 noundef 0) #7
  br label %cond.end3624

cond.end3624:                                     ; preds = %cond.false3618, %cond.true3608
  %2067 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2067)
  %2068 = load i32, ptr %virt, align 8
  %and3627 = and i32 %2068, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3627)
  %tobool3628.not = icmp eq i32 %and3627, 0
  br i1 %tobool3628.not, label %cond.end3624.cond.false3731_crit_edge, label %land.lhs.true3629

cond.end3624.cond.false3731_crit_edge:            ; preds = %cond.end3624
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3731

land.lhs.true3629:                                ; preds = %cond.end3624
  %funcs3632 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2069 = ptrtoint ptr %funcs3632 to i32
  call void @__asan_load4_noabort(i32 %2069)
  %2070 = load ptr, ptr %funcs3632, align 4
  %tobool3633.not = icmp eq ptr %2070, null
  br i1 %tobool3633.not, label %land.lhs.true3629.cond.false3731_crit_edge, label %land.lhs.true3634

land.lhs.true3629.cond.false3731_crit_edge:       ; preds = %land.lhs.true3629
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3731

land.lhs.true3634:                                ; preds = %land.lhs.true3629
  %sriov_wreg3638 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2070, i32 0, i32 12
  %2071 = ptrtoint ptr %sriov_wreg3638 to i32
  call void @__asan_load4_noabort(i32 %2071)
  %2072 = load ptr, ptr %sriov_wreg3638, align 4
  %tobool3639.not = icmp eq ptr %2072, null
  br i1 %tobool3639.not, label %land.lhs.true3634.cond.false3731_crit_edge, label %cond.true3640

land.lhs.true3634.cond.false3731_crit_edge:       ; preds = %land.lhs.true3634
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3731

cond.true3640:                                    ; preds = %land.lhs.true3634
  %arrayidx3646 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2073 = ptrtoint ptr %arrayidx3646 to i32
  call void @__asan_load4_noabort(i32 %2073)
  %2074 = load ptr, ptr %arrayidx3646, align 8
  %arrayidx3648 = getelementptr i32, ptr %2074, i32 1
  %2075 = ptrtoint ptr %arrayidx3648 to i32
  call void @__asan_load4_noabort(i32 %2075)
  %2076 = load i32, ptr %arrayidx3648, align 4
  %add3649 = add i32 %2076, 17
  %add3660 = shl i32 %2076, 2
  %shl3661 = add i32 %add3660, 2048
  %and3662 = and i32 %shl3661, 1048572
  %2077 = add nsw i32 %and3662, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2077)
  %2078 = icmp ult i32 %2077, 9728
  %2079 = add nsw i32 %and3662, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2079)
  %2080 = icmp ult i32 %2079, 9728
  %2081 = add nsw i32 %and3662, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2081)
  %2082 = icmp ult i32 %2081, 1536
  br i1 %2078, label %cond.true3640.if.end3726_crit_edge, label %if.else3703

cond.true3640.if.end3726_crit_edge:               ; preds = %cond.true3640
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3726

if.else3703:                                      ; preds = %cond.true3640
  %2083 = add nsw i32 %and3662, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2083)
  %2084 = icmp ult i32 %2083, 1536
  br i1 %2084, label %if.then3705, label %if.else3709

if.then3705:                                      ; preds = %if.else3703
  call void @__sanitizer_cov_trace_pc() #9
  %add3708 = add nuw nsw i32 %and3662, 67584
  br label %if.end3726

if.else3709:                                      ; preds = %if.else3703
  br i1 %2080, label %if.else3709.if.end3726_crit_edge, label %if.else3715

if.else3709.if.end3726_crit_edge:                 ; preds = %if.else3709
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3726

if.else3715:                                      ; preds = %if.else3709
  call void @__sanitizer_cov_trace_pc() #9
  %add3720 = add nsw i32 %and3662, -98304
  %spec.select71 = select i1 %2082, i32 %add3720, i32 %and3662
  br label %if.end3726

if.end3726:                                       ; preds = %if.else3715, %if.else3709.if.end3726_crit_edge, %if.then3705, %cond.true3640.if.end3726_crit_edge
  %internal_reg_offset3650.0 = phi i32 [ %add3708, %if.then3705 ], [ %spec.select71, %if.else3715 ], [ %2077, %cond.true3640.if.end3726_crit_edge ], [ %2079, %if.else3709.if.end3726_crit_edge ]
  %2085 = shl i32 %internal_reg_offset3650.0, 14
  %shl3729 = and i32 %2085, -65536
  %or3730 = or i32 %shl3729, 1
  tail call void %2072(ptr noundef %adev, i32 noundef %add3649, i32 noundef %or3730, i32 noundef 0, i32 noundef 16) #7
  br label %if.end3927

cond.false3731:                                   ; preds = %land.lhs.true3634.cond.false3731_crit_edge, %land.lhs.true3629.cond.false3731_crit_edge, %cond.end3624.cond.false3731_crit_edge
  %arrayidx3733 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2086 = ptrtoint ptr %arrayidx3733 to i32
  call void @__asan_load4_noabort(i32 %2086)
  %2087 = load ptr, ptr %arrayidx3733, align 8
  %arrayidx3735 = getelementptr i32, ptr %2087, i32 1
  %2088 = ptrtoint ptr %arrayidx3735 to i32
  call void @__asan_load4_noabort(i32 %2088)
  %2089 = load i32, ptr %arrayidx3735, align 4
  %add3736 = add i32 %2089, 17
  %add3747 = shl i32 %2089, 2
  %shl3748 = add i32 %add3747, 2048
  %and3749 = and i32 %shl3748, 1048572
  %2090 = add nsw i32 %and3749, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2090)
  %2091 = icmp ult i32 %2090, 9728
  %2092 = add nsw i32 %and3749, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2092)
  %2093 = icmp ult i32 %2092, 9728
  %2094 = add nsw i32 %and3749, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2094)
  %2095 = icmp ult i32 %2094, 1536
  br i1 %2091, label %cond.false3731.if.end3813_crit_edge, label %if.else3790

cond.false3731.if.end3813_crit_edge:              ; preds = %cond.false3731
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3813

if.else3790:                                      ; preds = %cond.false3731
  %2096 = add nsw i32 %and3749, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2096)
  %2097 = icmp ult i32 %2096, 1536
  br i1 %2097, label %if.then3792, label %if.else3796

if.then3792:                                      ; preds = %if.else3790
  call void @__sanitizer_cov_trace_pc() #9
  %add3795 = add nuw nsw i32 %and3749, 67584
  br label %if.end3813

if.else3796:                                      ; preds = %if.else3790
  br i1 %2093, label %if.else3796.if.end3813_crit_edge, label %if.else3802

if.else3796.if.end3813_crit_edge:                 ; preds = %if.else3796
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3813

if.else3802:                                      ; preds = %if.else3796
  call void @__sanitizer_cov_trace_pc() #9
  %add3807 = add nsw i32 %and3749, -98304
  %spec.select72 = select i1 %2095, i32 %add3807, i32 %and3749
  br label %if.end3813

if.end3813:                                       ; preds = %if.else3802, %if.else3796.if.end3813_crit_edge, %if.then3792, %cond.false3731.if.end3813_crit_edge
  %internal_reg_offset3737.0 = phi i32 [ %add3795, %if.then3792 ], [ %spec.select72, %if.else3802 ], [ %2090, %cond.false3731.if.end3813_crit_edge ], [ %2092, %if.else3796.if.end3813_crit_edge ]
  %2098 = shl i32 %internal_reg_offset3737.0, 14
  %shl3816 = and i32 %2098, -65536
  %or3817 = or i32 %shl3816, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3736, i32 noundef %or3817, i32 noundef 0) #7
  br label %if.end3927

if.else3819:                                      ; preds = %if.else3563, %if.else3557.if.else3819_crit_edge, %if.then3553, %if.else3497.if.else3819_crit_edge
  %internal_reg_offset3498.0 = phi i32 [ %add3556, %if.then3553 ], [ %spec.select70, %if.else3563 ], [ %2045, %if.else3497.if.else3819_crit_edge ], [ %2047, %if.else3557.if.else3819_crit_edge ]
  %shr3576 = lshr i32 %internal_reg_offset3498.0, 2
  %2099 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %2099)
  %2100 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3581 = getelementptr i32, ptr %2100, i32 1
  store ptr %incdec.ptr3581, ptr %dpg_sram_curr_addr3423.i, align 8
  %2101 = ptrtoint ptr %2100 to i32
  call void @__asan_store4_noabort(i32 %2101)
  store i32 %shr3576, ptr %2100, align 4
  %2102 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3586 = getelementptr i32, ptr %2102, i32 1
  store ptr %incdec.ptr3586, ptr %dpg_sram_curr_addr3423.i, align 8
  %2103 = ptrtoint ptr %2102 to i32
  call void @__asan_store4_noabort(i32 %2103)
  store i32 4063232, ptr %2102, align 4
  %2104 = ptrtoint ptr %arrayidx3348.i to i32
  call void @__asan_load4_noabort(i32 %2104)
  %2105 = load ptr, ptr %arrayidx3348.i, align 8
  %arrayidx3829 = getelementptr i32, ptr %2105, i32 1
  %2106 = ptrtoint ptr %arrayidx3829 to i32
  call void @__asan_load4_noabort(i32 %2106)
  %2107 = load i32, ptr %arrayidx3829, align 4
  %add3830 = shl i32 %2107, 2
  %shl3831 = add i32 %add3830, 2048
  %and3832 = and i32 %shl3831, 1048572
  %2108 = add nsw i32 %and3832, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2108)
  %2109 = icmp ult i32 %2108, 9728
  %2110 = add nsw i32 %and3832, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2110)
  %2111 = icmp ult i32 %2110, 9728
  %2112 = add nsw i32 %and3832, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2112)
  %2113 = icmp ult i32 %2112, 1536
  br i1 %2109, label %if.else3819.if.then3913_crit_edge, label %if.else3873

if.else3819.if.then3913_crit_edge:                ; preds = %if.else3819
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then3913

if.else3873:                                      ; preds = %if.else3819
  %2114 = add nsw i32 %and3832, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2114)
  %2115 = icmp ult i32 %2114, 1536
  br i1 %2115, label %if.then3875, label %if.else3879

if.then3875:                                      ; preds = %if.else3873
  call void @__sanitizer_cov_trace_pc() #9
  %add3878 = add nuw nsw i32 %and3832, 67584
  br label %if.then3913

if.else3879:                                      ; preds = %if.else3873
  br i1 %2111, label %if.else3879.if.then3913_crit_edge, label %if.else3885

if.else3879.if.then3913_crit_edge:                ; preds = %if.else3879
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then3913

if.else3885:                                      ; preds = %if.else3879
  call void @__sanitizer_cov_trace_pc() #9
  %add3890 = add nsw i32 %and3832, -98304
  %spec.select73 = select i1 %2113, i32 %add3890, i32 %and3832
  br label %if.then3913

if.then3913:                                      ; preds = %if.else3885, %if.else3879.if.then3913_crit_edge, %if.then3875, %if.else3819.if.then3913_crit_edge
  %internal_reg_offset3820.0 = phi i32 [ %add3878, %if.then3875 ], [ %spec.select73, %if.else3885 ], [ %2108, %if.else3819.if.then3913_crit_edge ], [ %2110, %if.else3879.if.then3913_crit_edge ]
  %shr3898 = lshr i32 %internal_reg_offset3820.0, 2
  %2116 = ptrtoint ptr %dpg_sram_curr_addr3423.i to i32
  call void @__asan_load4_noabort(i32 %2116)
  %2117 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3903 = getelementptr i32, ptr %2117, i32 1
  store ptr %incdec.ptr3903, ptr %dpg_sram_curr_addr3423.i, align 8
  %2118 = ptrtoint ptr %2117 to i32
  call void @__asan_store4_noabort(i32 %2118)
  store i32 %shr3898, ptr %2117, align 4
  %2119 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %incdec.ptr3908 = getelementptr i32, ptr %2119, i32 1
  store ptr %incdec.ptr3908, ptr %dpg_sram_curr_addr3423.i, align 8
  %2120 = ptrtoint ptr %2119 to i32
  call void @__asan_store4_noabort(i32 %2120)
  store i32 2, ptr %2119, align 4
  %dpg_sram_gpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 12
  %2121 = ptrtoint ptr %dpg_sram_gpu_addr to i32
  call void @__asan_load8_noabort(i32 %2121)
  %2122 = load i64, ptr %dpg_sram_gpu_addr, align 8
  %2123 = load ptr, ptr %dpg_sram_curr_addr3423.i, align 8
  %2124 = ptrtoint ptr %2123 to i32
  %dpg_sram_cpu_addr3924 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 11
  %2125 = ptrtoint ptr %dpg_sram_cpu_addr3924 to i32
  call void @__asan_load4_noabort(i32 %2125)
  %2126 = load ptr, ptr %dpg_sram_cpu_addr3924, align 8
  %2127 = ptrtoint ptr %2126 to i32
  %sub3925 = sub i32 %2124, %2127
  %call3926 = tail call i32 @psp_update_vcn_sram(ptr noundef %adev, i32 noundef 0, i64 noundef %2122, i32 noundef %sub3925) #7
  br label %if.end3927

if.end3927:                                       ; preds = %if.then3913, %if.end3813, %if.end3726
  %ring_size = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 9
  %2128 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %2128)
  %2129 = load i32, ptr %ring_size, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %2129)
  %cmp.i74 = icmp ugt i32 %2129, 1
  %sub.i75 = add i32 %2129, -1
  %2130 = tail call i32 @llvm.ctlz.i32(i32 %sub.i75, i1 false) #7, !range !122
  %add.i = sub nsw i32 0, %2130
  %add.i.op = and i32 %add.i, 31
  %add.i.op.op = or i32 %add.i.op, 285278464
  %or3976 = select i1 %cmp.i74, i32 %add.i.op.op, i32 285278464
  %2131 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2131)
  %2132 = load i32, ptr %virt, align 8
  %and3979 = and i32 %2132, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3979)
  %tobool3980.not = icmp eq i32 %and3979, 0
  br i1 %tobool3980.not, label %if.end3927.cond.false4002_crit_edge, label %land.lhs.true3981

if.end3927.cond.false4002_crit_edge:              ; preds = %if.end3927
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4002

land.lhs.true3981:                                ; preds = %if.end3927
  %funcs3984 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2133 = ptrtoint ptr %funcs3984 to i32
  call void @__asan_load4_noabort(i32 %2133)
  %2134 = load ptr, ptr %funcs3984, align 4
  %tobool3985.not = icmp eq ptr %2134, null
  br i1 %tobool3985.not, label %land.lhs.true3981.cond.false4002_crit_edge, label %land.lhs.true3986

land.lhs.true3981.cond.false4002_crit_edge:       ; preds = %land.lhs.true3981
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4002

land.lhs.true3986:                                ; preds = %land.lhs.true3981
  %sriov_wreg3990 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2134, i32 0, i32 12
  %2135 = ptrtoint ptr %sriov_wreg3990 to i32
  call void @__asan_load4_noabort(i32 %2135)
  %2136 = load ptr, ptr %sriov_wreg3990, align 4
  %tobool3991.not = icmp eq ptr %2136, null
  br i1 %tobool3991.not, label %land.lhs.true3986.cond.false4002_crit_edge, label %cond.true3992

land.lhs.true3986.cond.false4002_crit_edge:       ; preds = %land.lhs.true3986
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4002

cond.true3992:                                    ; preds = %land.lhs.true3986
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx3998 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2137 = ptrtoint ptr %arrayidx3998 to i32
  call void @__asan_load4_noabort(i32 %2137)
  %2138 = load ptr, ptr %arrayidx3998, align 8
  %arrayidx4000 = getelementptr i32, ptr %2138, i32 1
  %2139 = ptrtoint ptr %arrayidx4000 to i32
  call void @__asan_load4_noabort(i32 %2139)
  %2140 = load i32, ptr %arrayidx4000, align 4
  %add4001 = add i32 %2140, 617
  tail call void %2136(ptr noundef %adev, i32 noundef %add4001, i32 noundef %or3976, i32 noundef 0, i32 noundef 16) #7
  br label %do.body4009

cond.false4002:                                   ; preds = %land.lhs.true3986.cond.false4002_crit_edge, %land.lhs.true3981.cond.false4002_crit_edge, %if.end3927.cond.false4002_crit_edge
  %arrayidx4004 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2141 = ptrtoint ptr %arrayidx4004 to i32
  call void @__asan_load4_noabort(i32 %2141)
  %2142 = load ptr, ptr %arrayidx4004, align 8
  %arrayidx4006 = getelementptr i32, ptr %2142, i32 1
  %2143 = ptrtoint ptr %arrayidx4006 to i32
  call void @__asan_load4_noabort(i32 %2143)
  %2144 = load i32, ptr %arrayidx4006, align 4
  %add4007 = add i32 %2144, 617
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4007, i32 noundef %or3976, i32 noundef 0) #7
  br label %do.body4009

do.body4009:                                      ; preds = %cond.false4002, %cond.true3992
  %arrayidx4011 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %2145 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2145)
  %2146 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4013 = getelementptr i32, ptr %2146, i32 1
  %2147 = ptrtoint ptr %arrayidx4013 to i32
  call void @__asan_load4_noabort(i32 %2147)
  %2148 = load i32, ptr %arrayidx4013, align 4
  %add4014 = add i32 %2148, 4
  %call4015 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4014, i32 noundef 0) #7
  %or4017 = or i32 %call4015, -2147483648
  %2149 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2149)
  %2150 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4021 = getelementptr i32, ptr %2150, i32 1
  %2151 = ptrtoint ptr %arrayidx4021 to i32
  call void @__asan_load4_noabort(i32 %2151)
  %2152 = load i32, ptr %arrayidx4021, align 4
  %add4022 = add i32 %2152, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4022, i32 noundef %or4017, i32 noundef 0) #7
  %multi_queue = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1, i32 0, i32 4
  %2153 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %2153)
  %2154 = load volatile i8, ptr %multi_queue, align 1
  %2155 = or i8 %2154, 1
  store volatile i8 %2155, ptr %multi_queue, align 1
  %2156 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2156)
  %2157 = load i32, ptr %virt, align 8
  %and4030 = and i32 %2157, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4030)
  %tobool4031.not = icmp eq i32 %and4030, 0
  br i1 %tobool4031.not, label %do.body4009.cond.false4053_crit_edge, label %land.lhs.true4032

do.body4009.cond.false4053_crit_edge:             ; preds = %do.body4009
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4053

land.lhs.true4032:                                ; preds = %do.body4009
  %funcs4035 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2158 = ptrtoint ptr %funcs4035 to i32
  call void @__asan_load4_noabort(i32 %2158)
  %2159 = load ptr, ptr %funcs4035, align 4
  %tobool4036.not = icmp eq ptr %2159, null
  br i1 %tobool4036.not, label %land.lhs.true4032.cond.false4053_crit_edge, label %land.lhs.true4037

land.lhs.true4032.cond.false4053_crit_edge:       ; preds = %land.lhs.true4032
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4053

land.lhs.true4037:                                ; preds = %land.lhs.true4032
  %sriov_wreg4041 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2159, i32 0, i32 12
  %2160 = ptrtoint ptr %sriov_wreg4041 to i32
  call void @__asan_load4_noabort(i32 %2160)
  %2161 = load ptr, ptr %sriov_wreg4041, align 4
  %tobool4042.not = icmp eq ptr %2161, null
  br i1 %tobool4042.not, label %land.lhs.true4037.cond.false4053_crit_edge, label %cond.true4043

land.lhs.true4037.cond.false4053_crit_edge:       ; preds = %land.lhs.true4037
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4053

cond.true4043:                                    ; preds = %land.lhs.true4037
  call void @__sanitizer_cov_trace_pc() #9
  %2162 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2162)
  %2163 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4051 = getelementptr i32, ptr %2163, i32 1
  %2164 = ptrtoint ptr %arrayidx4051 to i32
  call void @__asan_load4_noabort(i32 %2164)
  %2165 = load i32, ptr %arrayidx4051, align 4
  %add4052 = add i32 %2165, 614
  tail call void %2161(ptr noundef %adev, i32 noundef %add4052, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4059

cond.false4053:                                   ; preds = %land.lhs.true4037.cond.false4053_crit_edge, %land.lhs.true4032.cond.false4053_crit_edge, %do.body4009.cond.false4053_crit_edge
  %2166 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2166)
  %2167 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4057 = getelementptr i32, ptr %2167, i32 1
  %2168 = ptrtoint ptr %arrayidx4057 to i32
  call void @__asan_load4_noabort(i32 %2168)
  %2169 = load i32, ptr %arrayidx4057, align 4
  %add4058 = add i32 %2169, 614
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4058, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4059

cond.end4059:                                     ; preds = %cond.false4053, %cond.true4043
  %2170 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2170)
  %2171 = load i32, ptr %virt, align 8
  %and4062 = and i32 %2171, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4062)
  %tobool4063.not = icmp eq i32 %and4062, 0
  br i1 %tobool4063.not, label %cond.end4059.cond.false4089_crit_edge, label %land.lhs.true4064

cond.end4059.cond.false4089_crit_edge:            ; preds = %cond.end4059
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4089

land.lhs.true4064:                                ; preds = %cond.end4059
  %funcs4067 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2172 = ptrtoint ptr %funcs4067 to i32
  call void @__asan_load4_noabort(i32 %2172)
  %2173 = load ptr, ptr %funcs4067, align 4
  %tobool4068.not = icmp eq ptr %2173, null
  br i1 %tobool4068.not, label %land.lhs.true4064.cond.false4089_crit_edge, label %land.lhs.true4069

land.lhs.true4064.cond.false4089_crit_edge:       ; preds = %land.lhs.true4064
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4089

land.lhs.true4069:                                ; preds = %land.lhs.true4064
  %sriov_wreg4073 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2173, i32 0, i32 12
  %2174 = ptrtoint ptr %sriov_wreg4073 to i32
  call void @__asan_load4_noabort(i32 %2174)
  %2175 = load ptr, ptr %sriov_wreg4073, align 4
  %tobool4074.not = icmp eq ptr %2175, null
  br i1 %tobool4074.not, label %land.lhs.true4069.cond.false4089_crit_edge, label %cond.true4075

land.lhs.true4069.cond.false4089_crit_edge:       ; preds = %land.lhs.true4069
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4089

cond.true4075:                                    ; preds = %land.lhs.true4069
  call void @__sanitizer_cov_trace_pc() #9
  %2176 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2176)
  %2177 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4083 = getelementptr i32, ptr %2177, i32 1
  %2178 = ptrtoint ptr %arrayidx4083 to i32
  call void @__asan_load4_noabort(i32 %2178)
  %2179 = load i32, ptr %arrayidx4083, align 4
  %add4084 = add i32 %2179, 618
  %gpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %2180 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %2180)
  %2181 = load i64, ptr %gpu_addr, align 8
  %sum.shift2 = lshr i64 %2181, 34
  %shr40883 = trunc i64 %sum.shift2 to i32
  tail call void %2175(ptr noundef %adev, i32 noundef %add4084, i32 noundef %shr40883, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4100

cond.false4089:                                   ; preds = %land.lhs.true4069.cond.false4089_crit_edge, %land.lhs.true4064.cond.false4089_crit_edge, %cond.end4059.cond.false4089_crit_edge
  %2182 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2182)
  %2183 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4093 = getelementptr i32, ptr %2183, i32 1
  %2184 = ptrtoint ptr %arrayidx4093 to i32
  call void @__asan_load4_noabort(i32 %2184)
  %2185 = load i32, ptr %arrayidx4093, align 4
  %add4094 = add i32 %2185, 618
  %gpu_addr4095 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %2186 = ptrtoint ptr %gpu_addr4095 to i32
  call void @__asan_load8_noabort(i32 %2186)
  %2187 = load i64, ptr %gpu_addr4095, align 8
  %sum.shift = lshr i64 %2187, 34
  %shr40991 = trunc i64 %sum.shift to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4094, i32 noundef %shr40991, i32 noundef 0) #7
  br label %cond.end4100

cond.end4100:                                     ; preds = %cond.false4089, %cond.true4075
  %2188 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2188)
  %2189 = load i32, ptr %virt, align 8
  %and4103 = and i32 %2189, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4103)
  %tobool4104.not = icmp eq i32 %and4103, 0
  br i1 %tobool4104.not, label %cond.end4100.cond.false4129_crit_edge, label %land.lhs.true4105

cond.end4100.cond.false4129_crit_edge:            ; preds = %cond.end4100
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4129

land.lhs.true4105:                                ; preds = %cond.end4100
  %funcs4108 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2190 = ptrtoint ptr %funcs4108 to i32
  call void @__asan_load4_noabort(i32 %2190)
  %2191 = load ptr, ptr %funcs4108, align 4
  %tobool4109.not = icmp eq ptr %2191, null
  br i1 %tobool4109.not, label %land.lhs.true4105.cond.false4129_crit_edge, label %land.lhs.true4110

land.lhs.true4105.cond.false4129_crit_edge:       ; preds = %land.lhs.true4105
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4129

land.lhs.true4110:                                ; preds = %land.lhs.true4105
  %sriov_wreg4114 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2191, i32 0, i32 12
  %2192 = ptrtoint ptr %sriov_wreg4114 to i32
  call void @__asan_load4_noabort(i32 %2192)
  %2193 = load ptr, ptr %sriov_wreg4114, align 4
  %tobool4115.not = icmp eq ptr %2193, null
  br i1 %tobool4115.not, label %land.lhs.true4110.cond.false4129_crit_edge, label %cond.true4116

land.lhs.true4110.cond.false4129_crit_edge:       ; preds = %land.lhs.true4110
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4129

cond.true4116:                                    ; preds = %land.lhs.true4110
  call void @__sanitizer_cov_trace_pc() #9
  %2194 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2194)
  %2195 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4124 = getelementptr i32, ptr %2195, i32 1
  %2196 = ptrtoint ptr %arrayidx4124 to i32
  call void @__asan_load4_noabort(i32 %2196)
  %2197 = load i32, ptr %arrayidx4124, align 4
  %add4125 = add i32 %2197, 1577
  %gpu_addr4126 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %2198 = ptrtoint ptr %gpu_addr4126 to i32
  call void @__asan_load8_noabort(i32 %2198)
  %2199 = load i64, ptr %gpu_addr4126, align 8
  %conv4128 = trunc i64 %2199 to i32
  tail call void %2193(ptr noundef %adev, i32 noundef %add4125, i32 noundef %conv4128, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4138

cond.false4129:                                   ; preds = %land.lhs.true4110.cond.false4129_crit_edge, %land.lhs.true4105.cond.false4129_crit_edge, %cond.end4100.cond.false4129_crit_edge
  %2200 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2200)
  %2201 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4133 = getelementptr i32, ptr %2201, i32 1
  %2202 = ptrtoint ptr %arrayidx4133 to i32
  call void @__asan_load4_noabort(i32 %2202)
  %2203 = load i32, ptr %arrayidx4133, align 4
  %add4134 = add i32 %2203, 1577
  %gpu_addr4135 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %2204 = ptrtoint ptr %gpu_addr4135 to i32
  call void @__asan_load8_noabort(i32 %2204)
  %2205 = load i64, ptr %gpu_addr4135, align 8
  %conv4137 = trunc i64 %2205 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4134, i32 noundef %conv4137, i32 noundef 0) #7
  br label %cond.end4138

cond.end4138:                                     ; preds = %cond.false4129, %cond.true4116
  %2206 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2206)
  %2207 = load i32, ptr %virt, align 8
  %and4141 = and i32 %2207, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4141)
  %tobool4142.not = icmp eq i32 %and4141, 0
  br i1 %tobool4142.not, label %cond.end4138.cond.false4168_crit_edge, label %land.lhs.true4143

cond.end4138.cond.false4168_crit_edge:            ; preds = %cond.end4138
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4168

land.lhs.true4143:                                ; preds = %cond.end4138
  %funcs4146 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2208 = ptrtoint ptr %funcs4146 to i32
  call void @__asan_load4_noabort(i32 %2208)
  %2209 = load ptr, ptr %funcs4146, align 4
  %tobool4147.not = icmp eq ptr %2209, null
  br i1 %tobool4147.not, label %land.lhs.true4143.cond.false4168_crit_edge, label %land.lhs.true4148

land.lhs.true4143.cond.false4168_crit_edge:       ; preds = %land.lhs.true4143
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4168

land.lhs.true4148:                                ; preds = %land.lhs.true4143
  %sriov_wreg4152 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2209, i32 0, i32 12
  %2210 = ptrtoint ptr %sriov_wreg4152 to i32
  call void @__asan_load4_noabort(i32 %2210)
  %2211 = load ptr, ptr %sriov_wreg4152, align 4
  %tobool4153.not = icmp eq ptr %2211, null
  br i1 %tobool4153.not, label %land.lhs.true4148.cond.false4168_crit_edge, label %cond.true4154

land.lhs.true4148.cond.false4168_crit_edge:       ; preds = %land.lhs.true4148
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4168

cond.true4154:                                    ; preds = %land.lhs.true4148
  call void @__sanitizer_cov_trace_pc() #9
  %2212 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2212)
  %2213 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4162 = getelementptr i32, ptr %2213, i32 1
  %2214 = ptrtoint ptr %arrayidx4162 to i32
  call void @__asan_load4_noabort(i32 %2214)
  %2215 = load i32, ptr %arrayidx4162, align 4
  %add4163 = add i32 %2215, 1576
  %gpu_addr4164 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %2216 = ptrtoint ptr %gpu_addr4164 to i32
  call void @__asan_load8_noabort(i32 %2216)
  %2217 = load i64, ptr %gpu_addr4164, align 8
  %shr4165 = lshr i64 %2217, 32
  %conv4167 = trunc i64 %shr4165 to i32
  tail call void %2211(ptr noundef %adev, i32 noundef %add4163, i32 noundef %conv4167, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4178

cond.false4168:                                   ; preds = %land.lhs.true4148.cond.false4168_crit_edge, %land.lhs.true4143.cond.false4168_crit_edge, %cond.end4138.cond.false4168_crit_edge
  %2218 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2218)
  %2219 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4172 = getelementptr i32, ptr %2219, i32 1
  %2220 = ptrtoint ptr %arrayidx4172 to i32
  call void @__asan_load4_noabort(i32 %2220)
  %2221 = load i32, ptr %arrayidx4172, align 4
  %add4173 = add i32 %2221, 1576
  %gpu_addr4174 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 12
  %2222 = ptrtoint ptr %gpu_addr4174 to i32
  call void @__asan_load8_noabort(i32 %2222)
  %2223 = load i64, ptr %gpu_addr4174, align 8
  %shr4175 = lshr i64 %2223, 32
  %conv4177 = trunc i64 %shr4175 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4173, i32 noundef %conv4177, i32 noundef 0) #7
  br label %cond.end4178

cond.end4178:                                     ; preds = %cond.false4168, %cond.true4154
  %2224 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2224)
  %2225 = load i32, ptr %virt, align 8
  %and4181 = and i32 %2225, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4181)
  %tobool4182.not = icmp eq i32 %and4181, 0
  br i1 %tobool4182.not, label %cond.end4178.cond.false4204_crit_edge, label %land.lhs.true4183

cond.end4178.cond.false4204_crit_edge:            ; preds = %cond.end4178
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4204

land.lhs.true4183:                                ; preds = %cond.end4178
  %funcs4186 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2226 = ptrtoint ptr %funcs4186 to i32
  call void @__asan_load4_noabort(i32 %2226)
  %2227 = load ptr, ptr %funcs4186, align 4
  %tobool4187.not = icmp eq ptr %2227, null
  br i1 %tobool4187.not, label %land.lhs.true4183.cond.false4204_crit_edge, label %land.lhs.true4188

land.lhs.true4183.cond.false4204_crit_edge:       ; preds = %land.lhs.true4183
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4204

land.lhs.true4188:                                ; preds = %land.lhs.true4183
  %sriov_wreg4192 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2227, i32 0, i32 12
  %2228 = ptrtoint ptr %sriov_wreg4192 to i32
  call void @__asan_load4_noabort(i32 %2228)
  %2229 = load ptr, ptr %sriov_wreg4192, align 4
  %tobool4193.not = icmp eq ptr %2229, null
  br i1 %tobool4193.not, label %land.lhs.true4188.cond.false4204_crit_edge, label %cond.true4194

land.lhs.true4188.cond.false4204_crit_edge:       ; preds = %land.lhs.true4188
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4204

cond.true4194:                                    ; preds = %land.lhs.true4188
  call void @__sanitizer_cov_trace_pc() #9
  %2230 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2230)
  %2231 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4202 = getelementptr i32, ptr %2231, i32 1
  %2232 = ptrtoint ptr %arrayidx4202 to i32
  call void @__asan_load4_noabort(i32 %2232)
  %2233 = load i32, ptr %arrayidx4202, align 4
  %add4203 = add i32 %2233, 612
  tail call void %2229(ptr noundef %adev, i32 noundef %add4203, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4210

cond.false4204:                                   ; preds = %land.lhs.true4188.cond.false4204_crit_edge, %land.lhs.true4183.cond.false4204_crit_edge, %cond.end4178.cond.false4204_crit_edge
  %2234 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2234)
  %2235 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4208 = getelementptr i32, ptr %2235, i32 1
  %2236 = ptrtoint ptr %arrayidx4208 to i32
  call void @__asan_load4_noabort(i32 %2236)
  %2237 = load i32, ptr %arrayidx4208, align 4
  %add4209 = add i32 %2237, 612
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4209, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4210

cond.end4210:                                     ; preds = %cond.false4204, %cond.true4194
  %2238 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2238)
  %2239 = load i32, ptr %virt, align 8
  %and4213 = and i32 %2239, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4213)
  %tobool4214.not = icmp eq i32 %and4213, 0
  br i1 %tobool4214.not, label %cond.end4210.cond.false4236_crit_edge, label %land.lhs.true4215

cond.end4210.cond.false4236_crit_edge:            ; preds = %cond.end4210
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4236

land.lhs.true4215:                                ; preds = %cond.end4210
  %funcs4218 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2240 = ptrtoint ptr %funcs4218 to i32
  call void @__asan_load4_noabort(i32 %2240)
  %2241 = load ptr, ptr %funcs4218, align 4
  %tobool4219.not = icmp eq ptr %2241, null
  br i1 %tobool4219.not, label %land.lhs.true4215.cond.false4236_crit_edge, label %land.lhs.true4220

land.lhs.true4215.cond.false4236_crit_edge:       ; preds = %land.lhs.true4215
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4236

land.lhs.true4220:                                ; preds = %land.lhs.true4215
  %sriov_wreg4224 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2241, i32 0, i32 12
  %2242 = ptrtoint ptr %sriov_wreg4224 to i32
  call void @__asan_load4_noabort(i32 %2242)
  %2243 = load ptr, ptr %sriov_wreg4224, align 4
  %tobool4225.not = icmp eq ptr %2243, null
  br i1 %tobool4225.not, label %land.lhs.true4220.cond.false4236_crit_edge, label %cond.true4226

land.lhs.true4220.cond.false4236_crit_edge:       ; preds = %land.lhs.true4220
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4236

cond.true4226:                                    ; preds = %land.lhs.true4220
  call void @__sanitizer_cov_trace_pc() #9
  %2244 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2244)
  %2245 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4234 = getelementptr i32, ptr %2245, i32 1
  %2246 = ptrtoint ptr %arrayidx4234 to i32
  call void @__asan_load4_noabort(i32 %2246)
  %2247 = load i32, ptr %arrayidx4234, align 4
  %add4235 = add i32 %2247, 22
  tail call void %2243(ptr noundef %adev, i32 noundef %add4235, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4242

cond.false4236:                                   ; preds = %land.lhs.true4220.cond.false4236_crit_edge, %land.lhs.true4215.cond.false4236_crit_edge, %cond.end4210.cond.false4236_crit_edge
  %2248 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2248)
  %2249 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4240 = getelementptr i32, ptr %2249, i32 1
  %2250 = ptrtoint ptr %arrayidx4240 to i32
  call void @__asan_load4_noabort(i32 %2250)
  %2251 = load i32, ptr %arrayidx4240, align 4
  %add4241 = add i32 %2251, 22
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4241, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4242

cond.end4242:                                     ; preds = %cond.false4236, %cond.true4226
  %2252 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2252)
  %2253 = load i32, ptr %virt, align 8
  %and4245 = and i32 %2253, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4245)
  %tobool4246.not = icmp eq i32 %and4245, 0
  br i1 %tobool4246.not, label %cond.end4242.cond.false4269_crit_edge, label %land.lhs.true4247

cond.end4242.cond.false4269_crit_edge:            ; preds = %cond.end4242
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4269

land.lhs.true4247:                                ; preds = %cond.end4242
  %funcs4250 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2254 = ptrtoint ptr %funcs4250 to i32
  call void @__asan_load4_noabort(i32 %2254)
  %2255 = load ptr, ptr %funcs4250, align 4
  %tobool4251.not = icmp eq ptr %2255, null
  br i1 %tobool4251.not, label %land.lhs.true4247.cond.false4269_crit_edge, label %land.lhs.true4252

land.lhs.true4247.cond.false4269_crit_edge:       ; preds = %land.lhs.true4247
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4269

land.lhs.true4252:                                ; preds = %land.lhs.true4247
  %sriov_rreg4256 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2255, i32 0, i32 13
  %2256 = ptrtoint ptr %sriov_rreg4256 to i32
  call void @__asan_load4_noabort(i32 %2256)
  %2257 = load ptr, ptr %sriov_rreg4256, align 4
  %tobool4257.not = icmp eq ptr %2257, null
  br i1 %tobool4257.not, label %land.lhs.true4252.cond.false4269_crit_edge, label %cond.true4258

land.lhs.true4252.cond.false4269_crit_edge:       ; preds = %land.lhs.true4252
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4269

cond.true4258:                                    ; preds = %land.lhs.true4252
  call void @__sanitizer_cov_trace_pc() #9
  %2258 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2258)
  %2259 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4266 = getelementptr i32, ptr %2259, i32 1
  %2260 = ptrtoint ptr %arrayidx4266 to i32
  call void @__asan_load4_noabort(i32 %2260)
  %2261 = load i32, ptr %arrayidx4266, align 4
  %add4267 = add i32 %2261, 612
  %call4268 = tail call i32 %2257(ptr noundef %adev, i32 noundef %add4267, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4276

cond.false4269:                                   ; preds = %land.lhs.true4252.cond.false4269_crit_edge, %land.lhs.true4247.cond.false4269_crit_edge, %cond.end4242.cond.false4269_crit_edge
  %2262 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2262)
  %2263 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4273 = getelementptr i32, ptr %2263, i32 1
  %2264 = ptrtoint ptr %arrayidx4273 to i32
  call void @__asan_load4_noabort(i32 %2264)
  %2265 = load i32, ptr %arrayidx4273, align 4
  %add4274 = add i32 %2265, 612
  %call4275 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4274, i32 noundef 0) #7
  br label %cond.end4276

cond.end4276:                                     ; preds = %cond.false4269, %cond.true4258
  %cond4277 = phi i32 [ %call4268, %cond.true4258 ], [ %call4275, %cond.false4269 ]
  %conv4278 = zext i32 %cond4277 to i64
  %wptr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 4, i32 7
  %2266 = ptrtoint ptr %wptr to i32
  call void @__asan_store8_noabort(i32 %2266)
  store i64 %conv4278, ptr %wptr, align 8
  %2267 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2267)
  %2268 = load i32, ptr %virt, align 8
  %and4281 = and i32 %2268, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4281)
  %tobool4282.not = icmp eq i32 %and4281, 0
  br i1 %tobool4282.not, label %cond.end4276.cond.false4307_crit_edge, label %land.lhs.true4283

cond.end4276.cond.false4307_crit_edge:            ; preds = %cond.end4276
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4307

land.lhs.true4283:                                ; preds = %cond.end4276
  %funcs4286 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2269 = ptrtoint ptr %funcs4286 to i32
  call void @__asan_load4_noabort(i32 %2269)
  %2270 = load ptr, ptr %funcs4286, align 4
  %tobool4287.not = icmp eq ptr %2270, null
  br i1 %tobool4287.not, label %land.lhs.true4283.cond.false4307_crit_edge, label %land.lhs.true4288

land.lhs.true4283.cond.false4307_crit_edge:       ; preds = %land.lhs.true4283
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4307

land.lhs.true4288:                                ; preds = %land.lhs.true4283
  %sriov_wreg4292 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2270, i32 0, i32 12
  %2271 = ptrtoint ptr %sriov_wreg4292 to i32
  call void @__asan_load4_noabort(i32 %2271)
  %2272 = load ptr, ptr %sriov_wreg4292, align 4
  %tobool4293.not = icmp eq ptr %2272, null
  br i1 %tobool4293.not, label %land.lhs.true4288.cond.false4307_crit_edge, label %cond.true4294

land.lhs.true4288.cond.false4307_crit_edge:       ; preds = %land.lhs.true4288
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4307

cond.true4294:                                    ; preds = %land.lhs.true4288
  call void @__sanitizer_cov_trace_pc() #9
  %2273 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2273)
  %2274 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4302 = getelementptr i32, ptr %2274, i32 1
  %2275 = ptrtoint ptr %arrayidx4302 to i32
  call void @__asan_load4_noabort(i32 %2275)
  %2276 = load i32, ptr %arrayidx4302, align 4
  %add4303 = add i32 %2276, 613
  tail call void %2272(ptr noundef %adev, i32 noundef %add4303, i32 noundef %cond4277, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4316

cond.false4307:                                   ; preds = %land.lhs.true4288.cond.false4307_crit_edge, %land.lhs.true4283.cond.false4307_crit_edge, %cond.end4276.cond.false4307_crit_edge
  %2277 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2277)
  %2278 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4311 = getelementptr i32, ptr %2278, i32 1
  %2279 = ptrtoint ptr %arrayidx4311 to i32
  call void @__asan_load4_noabort(i32 %2279)
  %2280 = load i32, ptr %arrayidx4311, align 4
  %add4312 = add i32 %2280, 613
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4312, i32 noundef %cond4277, i32 noundef 0) #7
  br label %cond.end4316

cond.end4316:                                     ; preds = %cond.false4307, %cond.true4294
  %2281 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %2281)
  %2282 = load volatile i8, ptr %multi_queue, align 1
  %2283 = and i8 %2282, -2
  store volatile i8 %2283, ptr %multi_queue, align 1
  %2284 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2284)
  %2285 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4327 = getelementptr i32, ptr %2285, i32 1
  %2286 = ptrtoint ptr %arrayidx4327 to i32
  call void @__asan_load4_noabort(i32 %2286)
  %2287 = load i32, ptr %arrayidx4327, align 4
  %add4328 = add i32 %2287, 4
  %call4329 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4328, i32 noundef 0) #7
  %and4330 = and i32 %call4329, 2147483647
  %2288 = ptrtoint ptr %arrayidx4011 to i32
  call void @__asan_load4_noabort(i32 %2288)
  %2289 = load ptr, ptr %arrayidx4011, align 8
  %arrayidx4335 = getelementptr i32, ptr %2289, i32 1
  %2290 = ptrtoint ptr %arrayidx4335 to i32
  call void @__asan_load4_noabort(i32 %2290)
  %2291 = load i32, ptr %arrayidx4335, align 4
  %add4336 = add i32 %2291, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4336, i32 noundef %and4330, i32 noundef 0) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v2_0_clock_gating_dpg_mode(ptr noundef %adev, i8 noundef zeroext %indirect) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %0 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %cg_flags, align 8
  %and = and i32 %1, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %. = select i1 %tobool.not, i32 260, i32 261
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %indirect)
  %tobool3.not = icmp eq i8 %indirect, 0
  br i1 %tobool3.not, label %if.then4, label %if.else209

if.then4:                                         ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and5 = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5)
  %tobool6.not = icmp eq i32 %and5, 0
  br i1 %tobool6.not, label %if.then4.cond.false_crit_edge, label %land.lhs.true

if.then4.cond.false_crit_edge:                    ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then4
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool7.not = icmp eq ptr %5, null
  br i1 %tobool7.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true8

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true8:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 12
  %6 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_wreg, align 4
  %tobool12.not = icmp eq ptr %7, null
  br i1 %tobool12.not, label %land.lhs.true8.cond.false_crit_edge, label %cond.true

land.lhs.true8.cond.false_crit_edge:              ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 8
  %arrayidx18 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx18, align 4
  %add = add i32 %11, 18
  tail call void %7(ptr noundef %adev, i32 noundef %add, i32 noundef %., i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true8.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then4.cond.false_crit_edge
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %12 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx20, align 8
  %arrayidx22 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx22, align 4
  %add23 = add i32 %15, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add23, i32 noundef %., i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and26 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %cond.end.cond.false118_crit_edge, label %land.lhs.true28

cond.end.cond.false118_crit_edge:                 ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

land.lhs.true28:                                  ; preds = %cond.end
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %19, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false118_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false118_crit_edge:          ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg37 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg37 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg37, align 4
  %tobool38.not = icmp eq ptr %21, null
  br i1 %tobool38.not, label %land.lhs.true33.cond.false118_crit_edge, label %cond.true39

land.lhs.true33.cond.false118_crit_edge:          ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

cond.true39:                                      ; preds = %land.lhs.true33
  %arrayidx45 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %22 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx45, align 8
  %arrayidx47 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx47, align 4
  %add48 = add i32 %25, 17
  %add54 = shl i32 %25, 2
  %shl55 = add i32 %add54, 1968
  %and56 = and i32 %shl55, 1048572
  %26 = add nsw i32 %and56, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %26)
  %27 = icmp ult i32 %26, 9728
  %28 = add nsw i32 %and56, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %28)
  %29 = icmp ult i32 %28, 9728
  %30 = add nsw i32 %and56, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %30)
  %31 = icmp ult i32 %30, 1536
  br i1 %27, label %cond.true39.if.end115_crit_edge, label %if.else92

cond.true39.if.end115_crit_edge:                  ; preds = %cond.true39
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115

if.else92:                                        ; preds = %cond.true39
  %32 = add nsw i32 %and56, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %32)
  %33 = icmp ult i32 %32, 1536
  br i1 %33, label %if.then94, label %if.else98

if.then94:                                        ; preds = %if.else92
  call void @__sanitizer_cov_trace_pc() #9
  %add97 = add nuw nsw i32 %and56, 67584
  br label %if.end115

if.else98:                                        ; preds = %if.else92
  br i1 %29, label %if.else98.if.end115_crit_edge, label %if.else104

if.else98.if.end115_crit_edge:                    ; preds = %if.else98
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115

if.else104:                                       ; preds = %if.else98
  call void @__sanitizer_cov_trace_pc() #9
  %add109 = add nsw i32 %and56, -98304
  %spec.select12 = select i1 %31, i32 %add109, i32 %and56
  br label %if.end115

if.end115:                                        ; preds = %if.else104, %if.else98.if.end115_crit_edge, %if.then94, %cond.true39.if.end115_crit_edge
  %internal_reg_offset.0 = phi i32 [ %add97, %if.then94 ], [ %spec.select12, %if.else104 ], [ %26, %cond.true39.if.end115_crit_edge ], [ %28, %if.else98.if.end115_crit_edge ]
  %34 = shl i32 %internal_reg_offset.0, 14
  %shl116 = and i32 %34, -65536
  %or117 = or i32 %shl116, 1
  tail call void %21(ptr noundef %adev, i32 noundef %add48, i32 noundef %or117, i32 noundef 0, i32 noundef 16) #7
  br label %if.then298

cond.false118:                                    ; preds = %land.lhs.true33.cond.false118_crit_edge, %land.lhs.true28.cond.false118_crit_edge, %cond.end.cond.false118_crit_edge
  %arrayidx120 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %35 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %arrayidx120, align 8
  %arrayidx122 = getelementptr i32, ptr %36, i32 1
  %37 = ptrtoint ptr %arrayidx122 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx122, align 4
  %add123 = add i32 %38, 17
  %add137 = shl i32 %38, 2
  %shl138 = add i32 %add137, 1968
  %and139 = and i32 %shl138, 1048572
  %39 = add nsw i32 %and139, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %39)
  %40 = icmp ult i32 %39, 9728
  %41 = add nsw i32 %and139, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %41)
  %42 = icmp ult i32 %41, 9728
  %43 = add nsw i32 %and139, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %43)
  %44 = icmp ult i32 %43, 1536
  br i1 %40, label %cond.false118.if.end203_crit_edge, label %if.else180

cond.false118.if.end203_crit_edge:                ; preds = %cond.false118
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end203

if.else180:                                       ; preds = %cond.false118
  %45 = add nsw i32 %and139, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %45)
  %46 = icmp ult i32 %45, 1536
  br i1 %46, label %if.then182, label %if.else186

if.then182:                                       ; preds = %if.else180
  call void @__sanitizer_cov_trace_pc() #9
  %add185 = add nuw nsw i32 %and139, 67584
  br label %if.end203

if.else186:                                       ; preds = %if.else180
  br i1 %42, label %if.else186.if.end203_crit_edge, label %if.else192

if.else186.if.end203_crit_edge:                   ; preds = %if.else186
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end203

if.else192:                                       ; preds = %if.else186
  call void @__sanitizer_cov_trace_pc() #9
  %add197 = add nsw i32 %and139, -98304
  %spec.select13 = select i1 %44, i32 %add197, i32 %and139
  br label %if.end203

if.end203:                                        ; preds = %if.else192, %if.else186.if.end203_crit_edge, %if.then182, %cond.false118.if.end203_crit_edge
  %internal_reg_offset127.0 = phi i32 [ %add185, %if.then182 ], [ %spec.select13, %if.else192 ], [ %39, %cond.false118.if.end203_crit_edge ], [ %41, %if.else186.if.end203_crit_edge ]
  %47 = shl i32 %internal_reg_offset127.0, 14
  %shl206 = and i32 %47, -65536
  %or207 = or i32 %shl206, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add123, i32 noundef %or207, i32 noundef 0) #7
  br label %if.then298

if.else209:                                       ; preds = %entry
  %arrayidx217 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %48 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx217, align 8
  %arrayidx219 = getelementptr i32, ptr %49, i32 1
  %50 = ptrtoint ptr %arrayidx219 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx219, align 4
  %add220 = shl i32 %51, 2
  %shl221 = add i32 %add220, 1968
  %and222 = and i32 %shl221, 1048572
  %52 = add nsw i32 %and222, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %52)
  %53 = icmp ult i32 %52, 9728
  %54 = add nsw i32 %and222, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %54)
  %55 = icmp ult i32 %54, 9728
  %56 = add nsw i32 %and222, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %56)
  %57 = icmp ult i32 %56, 1536
  br i1 %53, label %if.else209.if.else531_crit_edge, label %if.else263

if.else209.if.else531_crit_edge:                  ; preds = %if.else209
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else531

if.else263:                                       ; preds = %if.else209
  %58 = add nsw i32 %and222, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %58)
  %59 = icmp ult i32 %58, 1536
  br i1 %59, label %if.then265, label %if.else269

if.then265:                                       ; preds = %if.else263
  call void @__sanitizer_cov_trace_pc() #9
  %add268 = add nuw nsw i32 %and222, 67584
  br label %if.else531

if.else269:                                       ; preds = %if.else263
  br i1 %55, label %if.else269.if.else531_crit_edge, label %if.else275

if.else269.if.else531_crit_edge:                  ; preds = %if.else269
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else531

if.else275:                                       ; preds = %if.else269
  call void @__sanitizer_cov_trace_pc() #9
  %add280 = add nsw i32 %and222, -98304
  %spec.select14 = select i1 %57, i32 %add280, i32 %and222
  br label %if.else531

if.then298:                                       ; preds = %if.end203, %if.end115
  %60 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %virt, align 8
  %and301 = and i32 %61, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and301)
  %tobool302.not = icmp eq i32 %and301, 0
  br i1 %tobool302.not, label %if.then298.cond.false324_crit_edge, label %land.lhs.true303

if.then298.cond.false324_crit_edge:               ; preds = %if.then298
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

land.lhs.true303:                                 ; preds = %if.then298
  %funcs306 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %62 = ptrtoint ptr %funcs306 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %funcs306, align 4
  %tobool307.not = icmp eq ptr %63, null
  br i1 %tobool307.not, label %land.lhs.true303.cond.false324_crit_edge, label %land.lhs.true308

land.lhs.true303.cond.false324_crit_edge:         ; preds = %land.lhs.true303
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

land.lhs.true308:                                 ; preds = %land.lhs.true303
  %sriov_wreg312 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %63, i32 0, i32 12
  %64 = ptrtoint ptr %sriov_wreg312 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %sriov_wreg312, align 4
  %tobool313.not = icmp eq ptr %65, null
  br i1 %tobool313.not, label %land.lhs.true308.cond.false324_crit_edge, label %cond.true314

land.lhs.true308.cond.false324_crit_edge:         ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

cond.true314:                                     ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx320 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %66 = ptrtoint ptr %arrayidx320 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx320, align 8
  %arrayidx322 = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx322 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx322, align 4
  %add323 = add i32 %69, 18
  tail call void %65(ptr noundef %adev, i32 noundef %add323, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end330

cond.false324:                                    ; preds = %land.lhs.true308.cond.false324_crit_edge, %land.lhs.true303.cond.false324_crit_edge, %if.then298.cond.false324_crit_edge
  %arrayidx326 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %70 = ptrtoint ptr %arrayidx326 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx326, align 8
  %arrayidx328 = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx328 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx328, align 4
  %add329 = add i32 %73, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add329, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end330

cond.end330:                                      ; preds = %cond.false324, %cond.true314
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and333 = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and333)
  %tobool334.not = icmp eq i32 %and333, 0
  br i1 %tobool334.not, label %cond.end330.cond.false440_crit_edge, label %land.lhs.true335

cond.end330.cond.false440_crit_edge:              ; preds = %cond.end330
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

land.lhs.true335:                                 ; preds = %cond.end330
  %funcs338 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %76 = ptrtoint ptr %funcs338 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %funcs338, align 4
  %tobool339.not = icmp eq ptr %77, null
  br i1 %tobool339.not, label %land.lhs.true335.cond.false440_crit_edge, label %land.lhs.true340

land.lhs.true335.cond.false440_crit_edge:         ; preds = %land.lhs.true335
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

land.lhs.true340:                                 ; preds = %land.lhs.true335
  %sriov_wreg344 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %77, i32 0, i32 12
  %78 = ptrtoint ptr %sriov_wreg344 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %sriov_wreg344, align 4
  %tobool345.not = icmp eq ptr %79, null
  br i1 %tobool345.not, label %land.lhs.true340.cond.false440_crit_edge, label %cond.true346

land.lhs.true340.cond.false440_crit_edge:         ; preds = %land.lhs.true340
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

cond.true346:                                     ; preds = %land.lhs.true340
  %arrayidx352 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %80 = ptrtoint ptr %arrayidx352 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx352, align 8
  %arrayidx354 = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx354 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx354, align 4
  %add355 = add i32 %83, 17
  %add369 = shl i32 %83, 2
  %shl370 = add i32 %add369, 1960
  %and371 = and i32 %shl370, 1048572
  %84 = add nsw i32 %and371, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %84)
  %85 = icmp ult i32 %84, 9728
  %86 = add nsw i32 %and371, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %86)
  %87 = icmp ult i32 %86, 9728
  %88 = add nsw i32 %and371, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %88)
  %89 = icmp ult i32 %88, 1536
  br i1 %85, label %cond.true346.if.end435_crit_edge, label %if.else412

cond.true346.if.end435_crit_edge:                 ; preds = %cond.true346
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end435

if.else412:                                       ; preds = %cond.true346
  %90 = add nsw i32 %and371, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %90)
  %91 = icmp ult i32 %90, 1536
  br i1 %91, label %if.then414, label %if.else418

if.then414:                                       ; preds = %if.else412
  call void @__sanitizer_cov_trace_pc() #9
  %add417 = add nuw nsw i32 %and371, 67584
  br label %if.end435

if.else418:                                       ; preds = %if.else412
  br i1 %87, label %if.else418.if.end435_crit_edge, label %if.else424

if.else418.if.end435_crit_edge:                   ; preds = %if.else418
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end435

if.else424:                                       ; preds = %if.else418
  call void @__sanitizer_cov_trace_pc() #9
  %add429 = add nsw i32 %and371, -98304
  %spec.select15 = select i1 %89, i32 %add429, i32 %and371
  br label %if.end435

if.end435:                                        ; preds = %if.else424, %if.else418.if.end435_crit_edge, %if.then414, %cond.true346.if.end435_crit_edge
  %internal_reg_offset359.0 = phi i32 [ %add417, %if.then414 ], [ %spec.select15, %if.else424 ], [ %84, %cond.true346.if.end435_crit_edge ], [ %86, %if.else418.if.end435_crit_edge ]
  %92 = shl i32 %internal_reg_offset359.0, 14
  %shl438 = and i32 %92, -65536
  %or439 = or i32 %shl438, 1
  tail call void %79(ptr noundef %adev, i32 noundef %add355, i32 noundef %or439, i32 noundef 0, i32 noundef 16) #7
  br label %if.then626

cond.false440:                                    ; preds = %land.lhs.true340.cond.false440_crit_edge, %land.lhs.true335.cond.false440_crit_edge, %cond.end330.cond.false440_crit_edge
  %arrayidx442 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %93 = ptrtoint ptr %arrayidx442 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %arrayidx442, align 8
  %arrayidx444 = getelementptr i32, ptr %94, i32 1
  %95 = ptrtoint ptr %arrayidx444 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %arrayidx444, align 4
  %add445 = add i32 %96, 17
  %add459 = shl i32 %96, 2
  %shl460 = add i32 %add459, 1960
  %and461 = and i32 %shl460, 1048572
  %97 = add nsw i32 %and461, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %97)
  %98 = icmp ult i32 %97, 9728
  %99 = add nsw i32 %and461, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %99)
  %100 = icmp ult i32 %99, 9728
  %101 = add nsw i32 %and461, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %101)
  %102 = icmp ult i32 %101, 1536
  br i1 %98, label %cond.false440.if.end525_crit_edge, label %if.else502

cond.false440.if.end525_crit_edge:                ; preds = %cond.false440
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end525

if.else502:                                       ; preds = %cond.false440
  %103 = add nsw i32 %and461, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %103)
  %104 = icmp ult i32 %103, 1536
  br i1 %104, label %if.then504, label %if.else508

if.then504:                                       ; preds = %if.else502
  call void @__sanitizer_cov_trace_pc() #9
  %add507 = add nuw nsw i32 %and461, 67584
  br label %if.end525

if.else508:                                       ; preds = %if.else502
  br i1 %100, label %if.else508.if.end525_crit_edge, label %if.else514

if.else508.if.end525_crit_edge:                   ; preds = %if.else508
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end525

if.else514:                                       ; preds = %if.else508
  call void @__sanitizer_cov_trace_pc() #9
  %add519 = add nsw i32 %and461, -98304
  %spec.select16 = select i1 %102, i32 %add519, i32 %and461
  br label %if.end525

if.end525:                                        ; preds = %if.else514, %if.else508.if.end525_crit_edge, %if.then504, %cond.false440.if.end525_crit_edge
  %internal_reg_offset449.0 = phi i32 [ %add507, %if.then504 ], [ %spec.select16, %if.else514 ], [ %97, %cond.false440.if.end525_crit_edge ], [ %99, %if.else508.if.end525_crit_edge ]
  %105 = shl i32 %internal_reg_offset449.0, 14
  %shl528 = and i32 %105, -65536
  %or529 = or i32 %shl528, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add445, i32 noundef %or529, i32 noundef 0) #7
  br label %if.then626

if.else531:                                       ; preds = %if.else275, %if.else269.if.else531_crit_edge, %if.then265, %if.else209.if.else531_crit_edge
  %internal_reg_offset210.0 = phi i32 [ %add268, %if.then265 ], [ %spec.select14, %if.else275 ], [ %52, %if.else209.if.else531_crit_edge ], [ %54, %if.else269.if.else531_crit_edge ]
  %shr288 = lshr i32 %internal_reg_offset210.0, 2
  %dpg_sram_curr_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 13
  %106 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr = getelementptr i32, ptr %107, i32 1
  store ptr %incdec.ptr, ptr %dpg_sram_curr_addr, align 8
  %108 = ptrtoint ptr %107 to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 %shr288, ptr %107, align 4
  %109 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr294 = getelementptr i32, ptr %109, i32 1
  store ptr %incdec.ptr294, ptr %dpg_sram_curr_addr, align 8
  %110 = ptrtoint ptr %109 to i32
  call void @__asan_store4_noabort(i32 %110)
  store i32 %., ptr %109, align 4
  %111 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %arrayidx217, align 8
  %arrayidx541 = getelementptr i32, ptr %112, i32 1
  %113 = ptrtoint ptr %arrayidx541 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %arrayidx541, align 4
  %add542 = shl i32 %114, 2
  %shl543 = add i32 %add542, 1960
  %and544 = and i32 %shl543, 1048572
  %115 = add nsw i32 %and544, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %115)
  %116 = icmp ult i32 %115, 9728
  %117 = add nsw i32 %and544, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %117)
  %118 = icmp ult i32 %117, 9728
  %119 = add nsw i32 %and544, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %119)
  %120 = icmp ult i32 %119, 1536
  br i1 %116, label %if.else531.if.else859_crit_edge, label %if.else585

if.else531.if.else859_crit_edge:                  ; preds = %if.else531
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else859

if.else585:                                       ; preds = %if.else531
  %121 = add nsw i32 %and544, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %121)
  %122 = icmp ult i32 %121, 1536
  br i1 %122, label %if.then587, label %if.else591

if.then587:                                       ; preds = %if.else585
  call void @__sanitizer_cov_trace_pc() #9
  %add590 = add nuw nsw i32 %and544, 67584
  br label %if.else859

if.else591:                                       ; preds = %if.else585
  br i1 %118, label %if.else591.if.else859_crit_edge, label %if.else597

if.else591.if.else859_crit_edge:                  ; preds = %if.else591
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else859

if.else597:                                       ; preds = %if.else591
  call void @__sanitizer_cov_trace_pc() #9
  %add602 = add nsw i32 %and544, -98304
  %spec.select17 = select i1 %120, i32 %add602, i32 %and544
  br label %if.else859

if.then626:                                       ; preds = %if.end525, %if.end435
  %123 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %virt, align 8
  %and629 = and i32 %124, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and629)
  %tobool630.not = icmp eq i32 %and629, 0
  br i1 %tobool630.not, label %if.then626.cond.false652_crit_edge, label %land.lhs.true631

if.then626.cond.false652_crit_edge:               ; preds = %if.then626
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

land.lhs.true631:                                 ; preds = %if.then626
  %funcs634 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %125 = ptrtoint ptr %funcs634 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %funcs634, align 4
  %tobool635.not = icmp eq ptr %126, null
  br i1 %tobool635.not, label %land.lhs.true631.cond.false652_crit_edge, label %land.lhs.true636

land.lhs.true631.cond.false652_crit_edge:         ; preds = %land.lhs.true631
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

land.lhs.true636:                                 ; preds = %land.lhs.true631
  %sriov_wreg640 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %126, i32 0, i32 12
  %127 = ptrtoint ptr %sriov_wreg640 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %sriov_wreg640, align 4
  %tobool641.not = icmp eq ptr %128, null
  br i1 %tobool641.not, label %land.lhs.true636.cond.false652_crit_edge, label %cond.true642

land.lhs.true636.cond.false652_crit_edge:         ; preds = %land.lhs.true636
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

cond.true642:                                     ; preds = %land.lhs.true636
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx648 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %129 = ptrtoint ptr %arrayidx648 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %arrayidx648, align 8
  %arrayidx650 = getelementptr i32, ptr %130, i32 1
  %131 = ptrtoint ptr %arrayidx650 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %arrayidx650, align 4
  %add651 = add i32 %132, 18
  tail call void %128(ptr noundef %adev, i32 noundef %add651, i32 noundef 1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end658

cond.false652:                                    ; preds = %land.lhs.true636.cond.false652_crit_edge, %land.lhs.true631.cond.false652_crit_edge, %if.then626.cond.false652_crit_edge
  %arrayidx654 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %133 = ptrtoint ptr %arrayidx654 to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %arrayidx654, align 8
  %arrayidx656 = getelementptr i32, ptr %134, i32 1
  %135 = ptrtoint ptr %arrayidx656 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %arrayidx656, align 4
  %add657 = add i32 %136, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add657, i32 noundef 1, i32 noundef 0) #7
  br label %cond.end658

cond.end658:                                      ; preds = %cond.false652, %cond.true642
  %137 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %virt, align 8
  %and661 = and i32 %138, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and661)
  %tobool662.not = icmp eq i32 %and661, 0
  br i1 %tobool662.not, label %cond.end658.cond.false768_crit_edge, label %land.lhs.true663

cond.end658.cond.false768_crit_edge:              ; preds = %cond.end658
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

land.lhs.true663:                                 ; preds = %cond.end658
  %funcs666 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %139 = ptrtoint ptr %funcs666 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %funcs666, align 4
  %tobool667.not = icmp eq ptr %140, null
  br i1 %tobool667.not, label %land.lhs.true663.cond.false768_crit_edge, label %land.lhs.true668

land.lhs.true663.cond.false768_crit_edge:         ; preds = %land.lhs.true663
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

land.lhs.true668:                                 ; preds = %land.lhs.true663
  %sriov_wreg672 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %140, i32 0, i32 12
  %141 = ptrtoint ptr %sriov_wreg672 to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %sriov_wreg672, align 4
  %tobool673.not = icmp eq ptr %142, null
  br i1 %tobool673.not, label %land.lhs.true668.cond.false768_crit_edge, label %cond.true674

land.lhs.true668.cond.false768_crit_edge:         ; preds = %land.lhs.true668
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

cond.true674:                                     ; preds = %land.lhs.true668
  %arrayidx680 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %143 = ptrtoint ptr %arrayidx680 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load ptr, ptr %arrayidx680, align 8
  %arrayidx682 = getelementptr i32, ptr %144, i32 1
  %145 = ptrtoint ptr %arrayidx682 to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %arrayidx682, align 4
  %add683 = add i32 %146, 17
  %add697 = shl i32 %146, 2
  %shl698 = add i32 %add697, 5776
  %and699 = and i32 %shl698, 1048572
  %147 = add nsw i32 %and699, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %147)
  %148 = icmp ult i32 %147, 9728
  %149 = add nsw i32 %and699, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %149)
  %150 = icmp ult i32 %149, 9728
  %151 = add nsw i32 %and699, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %151)
  %152 = icmp ult i32 %151, 1536
  br i1 %148, label %cond.true674.if.end763_crit_edge, label %if.else740

cond.true674.if.end763_crit_edge:                 ; preds = %cond.true674
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end763

if.else740:                                       ; preds = %cond.true674
  %153 = add nsw i32 %and699, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %153)
  %154 = icmp ult i32 %153, 1536
  br i1 %154, label %if.then742, label %if.else746

if.then742:                                       ; preds = %if.else740
  call void @__sanitizer_cov_trace_pc() #9
  %add745 = add nuw nsw i32 %and699, 67584
  br label %if.end763

if.else746:                                       ; preds = %if.else740
  br i1 %150, label %if.else746.if.end763_crit_edge, label %if.else752

if.else746.if.end763_crit_edge:                   ; preds = %if.else746
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end763

if.else752:                                       ; preds = %if.else746
  call void @__sanitizer_cov_trace_pc() #9
  %add757 = add nsw i32 %and699, -98304
  %spec.select18 = select i1 %152, i32 %add757, i32 %and699
  br label %if.end763

if.end763:                                        ; preds = %if.else752, %if.else746.if.end763_crit_edge, %if.then742, %cond.true674.if.end763_crit_edge
  %internal_reg_offset687.0 = phi i32 [ %add745, %if.then742 ], [ %spec.select18, %if.else752 ], [ %147, %cond.true674.if.end763_crit_edge ], [ %149, %if.else746.if.end763_crit_edge ]
  %155 = shl i32 %internal_reg_offset687.0, 14
  %shl766 = and i32 %155, -65536
  %or767 = or i32 %shl766, 1
  tail call void %142(ptr noundef %adev, i32 noundef %add683, i32 noundef %or767, i32 noundef 0, i32 noundef 16) #7
  br label %if.then954

cond.false768:                                    ; preds = %land.lhs.true668.cond.false768_crit_edge, %land.lhs.true663.cond.false768_crit_edge, %cond.end658.cond.false768_crit_edge
  %arrayidx770 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %156 = ptrtoint ptr %arrayidx770 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %arrayidx770, align 8
  %arrayidx772 = getelementptr i32, ptr %157, i32 1
  %158 = ptrtoint ptr %arrayidx772 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %arrayidx772, align 4
  %add773 = add i32 %159, 17
  %add787 = shl i32 %159, 2
  %shl788 = add i32 %add787, 5776
  %and789 = and i32 %shl788, 1048572
  %160 = add nsw i32 %and789, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %160)
  %161 = icmp ult i32 %160, 9728
  %162 = add nsw i32 %and789, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %162)
  %163 = icmp ult i32 %162, 9728
  %164 = add nsw i32 %and789, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %164)
  %165 = icmp ult i32 %164, 1536
  br i1 %161, label %cond.false768.if.end853_crit_edge, label %if.else830

cond.false768.if.end853_crit_edge:                ; preds = %cond.false768
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end853

if.else830:                                       ; preds = %cond.false768
  %166 = add nsw i32 %and789, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %166)
  %167 = icmp ult i32 %166, 1536
  br i1 %167, label %if.then832, label %if.else836

if.then832:                                       ; preds = %if.else830
  call void @__sanitizer_cov_trace_pc() #9
  %add835 = add nuw nsw i32 %and789, 67584
  br label %if.end853

if.else836:                                       ; preds = %if.else830
  br i1 %163, label %if.else836.if.end853_crit_edge, label %if.else842

if.else836.if.end853_crit_edge:                   ; preds = %if.else836
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end853

if.else842:                                       ; preds = %if.else836
  call void @__sanitizer_cov_trace_pc() #9
  %add847 = add nsw i32 %and789, -98304
  %spec.select19 = select i1 %165, i32 %add847, i32 %and789
  br label %if.end853

if.end853:                                        ; preds = %if.else842, %if.else836.if.end853_crit_edge, %if.then832, %cond.false768.if.end853_crit_edge
  %internal_reg_offset777.0 = phi i32 [ %add835, %if.then832 ], [ %spec.select19, %if.else842 ], [ %160, %cond.false768.if.end853_crit_edge ], [ %162, %if.else836.if.end853_crit_edge ]
  %168 = shl i32 %internal_reg_offset777.0, 14
  %shl856 = and i32 %168, -65536
  %or857 = or i32 %shl856, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add773, i32 noundef %or857, i32 noundef 0) #7
  br label %if.then954

if.else859:                                       ; preds = %if.else597, %if.else591.if.else859_crit_edge, %if.then587, %if.else531.if.else859_crit_edge
  %internal_reg_offset532.0 = phi i32 [ %add590, %if.then587 ], [ %spec.select17, %if.else597 ], [ %115, %if.else531.if.else859_crit_edge ], [ %117, %if.else591.if.else859_crit_edge ]
  %shr610 = lshr i32 %internal_reg_offset532.0, 2
  %169 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr615 = getelementptr i32, ptr %170, i32 1
  store ptr %incdec.ptr615, ptr %dpg_sram_curr_addr, align 8
  %171 = ptrtoint ptr %170 to i32
  call void @__asan_store4_noabort(i32 %171)
  store i32 %shr610, ptr %170, align 4
  %172 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr620 = getelementptr i32, ptr %172, i32 1
  store ptr %incdec.ptr620, ptr %dpg_sram_curr_addr, align 8
  %173 = ptrtoint ptr %172 to i32
  call void @__asan_store4_noabort(i32 %173)
  store i32 0, ptr %172, align 4
  %174 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %arrayidx217, align 8
  %arrayidx869 = getelementptr i32, ptr %175, i32 1
  %176 = ptrtoint ptr %arrayidx869 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %arrayidx869, align 4
  %add870 = shl i32 %177, 2
  %shl871 = add i32 %add870, 5776
  %and872 = and i32 %shl871, 1048572
  %178 = add nsw i32 %and872, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %178)
  %179 = icmp ult i32 %178, 9728
  %180 = add nsw i32 %and872, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %180)
  %181 = icmp ult i32 %180, 9728
  %182 = add nsw i32 %and872, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %182)
  %183 = icmp ult i32 %182, 1536
  br i1 %179, label %if.else859.if.else1187_crit_edge, label %if.else913

if.else859.if.else1187_crit_edge:                 ; preds = %if.else859
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1187

if.else913:                                       ; preds = %if.else859
  %184 = add nsw i32 %and872, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %184)
  %185 = icmp ult i32 %184, 1536
  br i1 %185, label %if.then915, label %if.else919

if.then915:                                       ; preds = %if.else913
  call void @__sanitizer_cov_trace_pc() #9
  %add918 = add nuw nsw i32 %and872, 67584
  br label %if.else1187

if.else919:                                       ; preds = %if.else913
  br i1 %181, label %if.else919.if.else1187_crit_edge, label %if.else925

if.else919.if.else1187_crit_edge:                 ; preds = %if.else919
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1187

if.else925:                                       ; preds = %if.else919
  call void @__sanitizer_cov_trace_pc() #9
  %add930 = add nsw i32 %and872, -98304
  %spec.select20 = select i1 %183, i32 %add930, i32 %and872
  br label %if.else1187

if.then954:                                       ; preds = %if.end853, %if.end763
  %186 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %virt, align 8
  %and957 = and i32 %187, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and957)
  %tobool958.not = icmp eq i32 %and957, 0
  br i1 %tobool958.not, label %if.then954.cond.false980_crit_edge, label %land.lhs.true959

if.then954.cond.false980_crit_edge:               ; preds = %if.then954
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

land.lhs.true959:                                 ; preds = %if.then954
  %funcs962 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %188 = ptrtoint ptr %funcs962 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %funcs962, align 4
  %tobool963.not = icmp eq ptr %189, null
  br i1 %tobool963.not, label %land.lhs.true959.cond.false980_crit_edge, label %land.lhs.true964

land.lhs.true959.cond.false980_crit_edge:         ; preds = %land.lhs.true959
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

land.lhs.true964:                                 ; preds = %land.lhs.true959
  %sriov_wreg968 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %189, i32 0, i32 12
  %190 = ptrtoint ptr %sriov_wreg968 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %sriov_wreg968, align 4
  %tobool969.not = icmp eq ptr %191, null
  br i1 %tobool969.not, label %land.lhs.true964.cond.false980_crit_edge, label %cond.true970

land.lhs.true964.cond.false980_crit_edge:         ; preds = %land.lhs.true964
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

cond.true970:                                     ; preds = %land.lhs.true964
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx976 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %192 = ptrtoint ptr %arrayidx976 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %arrayidx976, align 8
  %arrayidx978 = getelementptr i32, ptr %193, i32 1
  %194 = ptrtoint ptr %arrayidx978 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %arrayidx978, align 4
  %add979 = add i32 %195, 18
  tail call void %191(ptr noundef %adev, i32 noundef %add979, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end986

cond.false980:                                    ; preds = %land.lhs.true964.cond.false980_crit_edge, %land.lhs.true959.cond.false980_crit_edge, %if.then954.cond.false980_crit_edge
  %arrayidx982 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %196 = ptrtoint ptr %arrayidx982 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %arrayidx982, align 8
  %arrayidx984 = getelementptr i32, ptr %197, i32 1
  %198 = ptrtoint ptr %arrayidx984 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %arrayidx984, align 4
  %add985 = add i32 %199, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add985, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end986

cond.end986:                                      ; preds = %cond.false980, %cond.true970
  %200 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %virt, align 8
  %and989 = and i32 %201, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and989)
  %tobool990.not = icmp eq i32 %and989, 0
  br i1 %tobool990.not, label %cond.end986.cond.false1096_crit_edge, label %land.lhs.true991

cond.end986.cond.false1096_crit_edge:             ; preds = %cond.end986
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

land.lhs.true991:                                 ; preds = %cond.end986
  %funcs994 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %202 = ptrtoint ptr %funcs994 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %funcs994, align 4
  %tobool995.not = icmp eq ptr %203, null
  br i1 %tobool995.not, label %land.lhs.true991.cond.false1096_crit_edge, label %land.lhs.true996

land.lhs.true991.cond.false1096_crit_edge:        ; preds = %land.lhs.true991
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

land.lhs.true996:                                 ; preds = %land.lhs.true991
  %sriov_wreg1000 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %203, i32 0, i32 12
  %204 = ptrtoint ptr %sriov_wreg1000 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %sriov_wreg1000, align 4
  %tobool1001.not = icmp eq ptr %205, null
  br i1 %tobool1001.not, label %land.lhs.true996.cond.false1096_crit_edge, label %cond.true1002

land.lhs.true996.cond.false1096_crit_edge:        ; preds = %land.lhs.true996
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

cond.true1002:                                    ; preds = %land.lhs.true996
  %arrayidx1008 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %206 = ptrtoint ptr %arrayidx1008 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %arrayidx1008, align 8
  %arrayidx1010 = getelementptr i32, ptr %207, i32 1
  %208 = ptrtoint ptr %arrayidx1010 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %arrayidx1010, align 4
  %add1011 = add i32 %209, 17
  %add1025 = shl i32 %209, 2
  %shl1026 = add i32 %add1025, 5784
  %and1027 = and i32 %shl1026, 1048572
  %210 = add nsw i32 %and1027, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %210)
  %211 = icmp ult i32 %210, 9728
  %212 = add nsw i32 %and1027, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %212)
  %213 = icmp ult i32 %212, 9728
  %214 = add nsw i32 %and1027, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %214)
  %215 = icmp ult i32 %214, 1536
  br i1 %211, label %cond.true1002.if.end1091_crit_edge, label %if.else1068

cond.true1002.if.end1091_crit_edge:               ; preds = %cond.true1002
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1091

if.else1068:                                      ; preds = %cond.true1002
  %216 = add nsw i32 %and1027, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %216)
  %217 = icmp ult i32 %216, 1536
  br i1 %217, label %if.then1070, label %if.else1074

if.then1070:                                      ; preds = %if.else1068
  call void @__sanitizer_cov_trace_pc() #9
  %add1073 = add nuw nsw i32 %and1027, 67584
  br label %if.end1091

if.else1074:                                      ; preds = %if.else1068
  br i1 %213, label %if.else1074.if.end1091_crit_edge, label %if.else1080

if.else1074.if.end1091_crit_edge:                 ; preds = %if.else1074
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1091

if.else1080:                                      ; preds = %if.else1074
  call void @__sanitizer_cov_trace_pc() #9
  %add1085 = add nsw i32 %and1027, -98304
  %spec.select21 = select i1 %215, i32 %add1085, i32 %and1027
  br label %if.end1091

if.end1091:                                       ; preds = %if.else1080, %if.else1074.if.end1091_crit_edge, %if.then1070, %cond.true1002.if.end1091_crit_edge
  %internal_reg_offset1015.0 = phi i32 [ %add1073, %if.then1070 ], [ %spec.select21, %if.else1080 ], [ %210, %cond.true1002.if.end1091_crit_edge ], [ %212, %if.else1074.if.end1091_crit_edge ]
  %218 = shl i32 %internal_reg_offset1015.0, 14
  %shl1094 = and i32 %218, -65536
  %or1095 = or i32 %shl1094, 1
  tail call void %205(ptr noundef %adev, i32 noundef %add1011, i32 noundef %or1095, i32 noundef 0, i32 noundef 16) #7
  br label %do.end1279

cond.false1096:                                   ; preds = %land.lhs.true996.cond.false1096_crit_edge, %land.lhs.true991.cond.false1096_crit_edge, %cond.end986.cond.false1096_crit_edge
  %arrayidx1098 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %219 = ptrtoint ptr %arrayidx1098 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %arrayidx1098, align 8
  %arrayidx1100 = getelementptr i32, ptr %220, i32 1
  %221 = ptrtoint ptr %arrayidx1100 to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %arrayidx1100, align 4
  %add1101 = add i32 %222, 17
  %add1115 = shl i32 %222, 2
  %shl1116 = add i32 %add1115, 5784
  %and1117 = and i32 %shl1116, 1048572
  %223 = add nsw i32 %and1117, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %223)
  %224 = icmp ult i32 %223, 9728
  %225 = add nsw i32 %and1117, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %225)
  %226 = icmp ult i32 %225, 9728
  %227 = add nsw i32 %and1117, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %227)
  %228 = icmp ult i32 %227, 1536
  br i1 %224, label %cond.false1096.if.end1181_crit_edge, label %if.else1158

cond.false1096.if.end1181_crit_edge:              ; preds = %cond.false1096
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1181

if.else1158:                                      ; preds = %cond.false1096
  %229 = add nsw i32 %and1117, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %229)
  %230 = icmp ult i32 %229, 1536
  br i1 %230, label %if.then1160, label %if.else1164

if.then1160:                                      ; preds = %if.else1158
  call void @__sanitizer_cov_trace_pc() #9
  %add1163 = add nuw nsw i32 %and1117, 67584
  br label %if.end1181

if.else1164:                                      ; preds = %if.else1158
  br i1 %226, label %if.else1164.if.end1181_crit_edge, label %if.else1170

if.else1164.if.end1181_crit_edge:                 ; preds = %if.else1164
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1181

if.else1170:                                      ; preds = %if.else1164
  call void @__sanitizer_cov_trace_pc() #9
  %add1175 = add nsw i32 %and1117, -98304
  %spec.select22 = select i1 %228, i32 %add1175, i32 %and1117
  br label %if.end1181

if.end1181:                                       ; preds = %if.else1170, %if.else1164.if.end1181_crit_edge, %if.then1160, %cond.false1096.if.end1181_crit_edge
  %internal_reg_offset1105.0 = phi i32 [ %add1163, %if.then1160 ], [ %spec.select22, %if.else1170 ], [ %223, %cond.false1096.if.end1181_crit_edge ], [ %225, %if.else1164.if.end1181_crit_edge ]
  %231 = shl i32 %internal_reg_offset1105.0, 14
  %shl1184 = and i32 %231, -65536
  %or1185 = or i32 %shl1184, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1101, i32 noundef %or1185, i32 noundef 0) #7
  br label %do.end1279

if.else1187:                                      ; preds = %if.else925, %if.else919.if.else1187_crit_edge, %if.then915, %if.else859.if.else1187_crit_edge
  %internal_reg_offset860.0 = phi i32 [ %add918, %if.then915 ], [ %spec.select20, %if.else925 ], [ %178, %if.else859.if.else1187_crit_edge ], [ %180, %if.else919.if.else1187_crit_edge ]
  %shr938 = lshr i32 %internal_reg_offset860.0, 2
  %232 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr943 = getelementptr i32, ptr %233, i32 1
  store ptr %incdec.ptr943, ptr %dpg_sram_curr_addr, align 8
  %234 = ptrtoint ptr %233 to i32
  call void @__asan_store4_noabort(i32 %234)
  store i32 %shr938, ptr %233, align 4
  %235 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr948 = getelementptr i32, ptr %235, i32 1
  store ptr %incdec.ptr948, ptr %dpg_sram_curr_addr, align 8
  %236 = ptrtoint ptr %235 to i32
  call void @__asan_store4_noabort(i32 %236)
  store i32 1, ptr %235, align 4
  %237 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx217, align 8
  %arrayidx1197 = getelementptr i32, ptr %238, i32 1
  %239 = ptrtoint ptr %arrayidx1197 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %arrayidx1197, align 4
  %add1198 = shl i32 %240, 2
  %shl1199 = add i32 %add1198, 5784
  %and1200 = and i32 %shl1199, 1048572
  %241 = add nsw i32 %and1200, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %241)
  %242 = icmp ult i32 %241, 9728
  %243 = add nsw i32 %and1200, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %243)
  %244 = icmp ult i32 %243, 9728
  %245 = add nsw i32 %and1200, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %245)
  %246 = icmp ult i32 %245, 1536
  br i1 %242, label %if.else1187.if.end1264_crit_edge, label %if.else1241

if.else1187.if.end1264_crit_edge:                 ; preds = %if.else1187
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1264

if.else1241:                                      ; preds = %if.else1187
  %247 = add nsw i32 %and1200, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %247)
  %248 = icmp ult i32 %247, 1536
  br i1 %248, label %if.then1243, label %if.else1247

if.then1243:                                      ; preds = %if.else1241
  call void @__sanitizer_cov_trace_pc() #9
  %add1246 = add nuw nsw i32 %and1200, 67584
  br label %if.end1264

if.else1247:                                      ; preds = %if.else1241
  br i1 %244, label %if.else1247.if.end1264_crit_edge, label %if.else1253

if.else1247.if.end1264_crit_edge:                 ; preds = %if.else1247
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1264

if.else1253:                                      ; preds = %if.else1247
  call void @__sanitizer_cov_trace_pc() #9
  %add1258 = add nsw i32 %and1200, -98304
  %spec.select23 = select i1 %246, i32 %add1258, i32 %and1200
  br label %if.end1264

if.end1264:                                       ; preds = %if.else1253, %if.else1247.if.end1264_crit_edge, %if.then1243, %if.else1187.if.end1264_crit_edge
  %internal_reg_offset1188.0 = phi i32 [ %add1246, %if.then1243 ], [ %spec.select23, %if.else1253 ], [ %241, %if.else1187.if.end1264_crit_edge ], [ %243, %if.else1247.if.end1264_crit_edge ]
  %shr1266 = lshr i32 %internal_reg_offset1188.0, 2
  %249 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1271 = getelementptr i32, ptr %250, i32 1
  store ptr %incdec.ptr1271, ptr %dpg_sram_curr_addr, align 8
  %251 = ptrtoint ptr %250 to i32
  call void @__asan_store4_noabort(i32 %251)
  store i32 %shr1266, ptr %250, align 4
  %252 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1276 = getelementptr i32, ptr %252, i32 1
  store ptr %incdec.ptr1276, ptr %dpg_sram_curr_addr, align 8
  %253 = ptrtoint ptr %252 to i32
  call void @__asan_store4_noabort(i32 %253)
  store i32 0, ptr %252, align 4
  br label %do.end1279

do.end1279:                                       ; preds = %if.end1264, %if.end1181, %if.end1091
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @psp_update_vcn_sram(ptr noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.fshl.i64(i64, i64, i64) #6

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #7

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #8 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 56)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #8 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 56)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #7 = { nounwind }
attributes #8 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #9 = { nomerge }
attributes #10 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !13, !14, !15, !17, !19, !20, !21, !22, !24, !26, !28, !30, !32, !34, !36, !38, !39, !40, !41, !42, !44, !45, !46, !48, !49, !51, !52, !53, !54, !55, !56, !58, !60, !61, !62, !63, !65, !66, !67, !69, !70, !71, !73, !74, !76, !77, !78, !80, !81, !82, !84, !85, !86, !88, !89, !90, !92, !93, !95, !96, !97, !98, !100, !102, !104, !105, !106, !108}
!llvm.module.flags = !{!109, !110, !111, !112, !113, !114, !115, !116}
!llvm.ident = !{!117}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1406, i32 2}
!2 = !{ptr @vcn_v2_0_ip_block, !3, !"vcn_v2_0_ip_block", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 2090, i32 38}
!4 = !{ptr @.str.1, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../drivers/gpu/drm/amd/amdgpu/../amdgpu/amdgpu_ring.h", i32 314, i32 3}
!6 = !{ptr @.str.2, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1984, i32 10}
!8 = !{ptr @vcn_v2_0_ip_funcs, !9, !"vcn_v2_0_ip_funcs", i1 false, i1 false}
!9 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1983, i32 34}
!10 = !{ptr @.str.3, !11, !"<string literal>", i1 false, i1 false}
!11 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 2066, i32 2}
!12 = !{ptr @.str.4, !11, !"<string literal>", i1 false, i1 false}
!13 = !{ptr @vcn_v2_0_set_dec_ring_funcs._entry, !11, !"_entry", i1 false, i1 false}
!14 = !{ptr @vcn_v2_0_set_dec_ring_funcs._entry_ptr, !11, !"_entry_ptr", i1 false, i1 false}
!15 = !{ptr @vcn_v2_0_dec_ring_vm_funcs, !16, !"vcn_v2_0_dec_ring_vm_funcs", i1 false, i1 false}
!16 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 2003, i32 39}
!17 = !{ptr @.str.5, !18, !"<string literal>", i1 false, i1 false}
!18 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 2076, i32 2}
!19 = !{ptr @.str.6, !18, !"<string literal>", i1 false, i1 false}
!20 = !{ptr @vcn_v2_0_set_enc_ring_funcs._entry, !18, !"_entry", i1 false, i1 false}
!21 = !{ptr @vcn_v2_0_set_enc_ring_funcs._entry_ptr, !18, !"_entry_ptr", i1 false, i1 false}
!22 = !{ptr @vcn_v2_0_enc_ring_vm_funcs, !23, !"vcn_v2_0_enc_ring_vm_funcs", i1 false, i1 false}
!23 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 2033, i32 39}
!24 = !{ptr @vcn_v2_0_irq_funcs, !25, !"vcn_v2_0_irq_funcs", i1 false, i1 false}
!25 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 2079, i32 42}
!26 = !{ptr @.str.7, !27, !"<string literal>", i1 false, i1 false}
!27 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1693, i32 2}
!28 = !{ptr @.str.8, !29, !"<string literal>", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1706, i32 3}
!30 = distinct !{null, !31, !"<string literal>", i1 false, i1 false}
!31 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 129, i32 22}
!32 = !{ptr @.str.10, !33, !"<string literal>", i1 false, i1 false}
!33 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 162, i32 23}
!34 = !{ptr @.str.11, !35, !"<string literal>", i1 false, i1 false}
!35 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1200, i32 3}
!36 = !{ptr @.str.12, !37, !"<string literal>", i1 false, i1 false}
!37 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1206, i32 15}
!38 = !{ptr @.str.13, !37, !"<string literal>", i1 false, i1 false}
!39 = !{ptr @vcn_v2_0_pause_dpg_mode._entry, !37, !"_entry", i1 false, i1 false}
!40 = !{ptr @vcn_v2_0_pause_dpg_mode._entry_ptr, !37, !"_entry_ptr", i1 false, i1 false}
!41 = !{ptr @.str.14, !37, !"<string literal>", i1 false, i1 false}
!42 = !{ptr @vcn_v2_0_pause_dpg_mode._entry.15, !43, !"_entry", i1 false, i1 false}
!43 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1216, i32 5}
!44 = !{ptr @vcn_v2_0_pause_dpg_mode._entry_ptr.16, !43, !"_entry_ptr", i1 false, i1 false}
!45 = !{ptr @.str.17, !43, !"<string literal>", i1 false, i1 false}
!46 = !{ptr @vcn_v2_0_pause_dpg_mode._entry.18, !47, !"_entry", i1 false, i1 false}
!47 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1253, i32 5}
!48 = !{ptr @vcn_v2_0_pause_dpg_mode._entry_ptr.19, !47, !"_entry_ptr", i1 false, i1 false}
!49 = !{ptr @.str.20, !50, !"<string literal>", i1 false, i1 false}
!50 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 245, i32 3}
!51 = !{ptr @.str.21, !50, !"<string literal>", i1 false, i1 false}
!52 = !{ptr @vcn_v2_0_hw_init._entry, !50, !"_entry", i1 false, i1 false}
!53 = !{ptr @vcn_v2_0_hw_init._entry_ptr, !50, !"_entry_ptr", i1 false, i1 false}
!54 = !{ptr @.str.22, !50, !"<string literal>", i1 false, i1 false}
!55 = !{ptr @.str.23, !50, !"<string literal>", i1 false, i1 false}
!56 = !{ptr @.str.24, !57, !"<string literal>", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1835, i32 3}
!58 = !{ptr @.str.25, !59, !"<string literal>", i1 false, i1 false}
!59 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1280, i32 8}
!60 = !{ptr @vcn_v2_0_wait_for_idle._entry, !59, !"_entry", i1 false, i1 false}
!61 = !{ptr @vcn_v2_0_wait_for_idle._entry_ptr, !59, !"_entry_ptr", i1 false, i1 false}
!62 = !{ptr @.str.26, !59, !"<string literal>", i1 false, i1 false}
!63 = !{ptr @.str.27, !64, !"<string literal>", i1 false, i1 false}
!64 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1136, i32 6}
!65 = !{ptr @vcn_v2_0_stop._entry, !64, !"_entry", i1 false, i1 false}
!66 = !{ptr @vcn_v2_0_stop._entry_ptr, !64, !"_entry_ptr", i1 false, i1 false}
!67 = !{ptr @vcn_v2_0_stop._entry.28, !68, !"_entry", i1 false, i1 false}
!68 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1144, i32 6}
!69 = !{ptr @vcn_v2_0_stop._entry_ptr.29, !68, !"_entry_ptr", i1 false, i1 false}
!70 = !{ptr @.str.30, !68, !"<string literal>", i1 false, i1 false}
!71 = !{ptr @vcn_v2_0_stop._entry.31, !72, !"_entry", i1 false, i1 false}
!72 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1155, i32 6}
!73 = !{ptr @vcn_v2_0_stop._entry_ptr.32, !72, !"_entry_ptr", i1 false, i1 false}
!74 = !{ptr @.str.33, !75, !"<string literal>", i1 false, i1 false}
!75 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1100, i32 2}
!76 = !{ptr @vcn_v2_0_stop_dpg_mode._entry, !75, !"_entry", i1 false, i1 false}
!77 = !{ptr @vcn_v2_0_stop_dpg_mode._entry_ptr, !75, !"_entry_ptr", i1 false, i1 false}
!78 = !{ptr @vcn_v2_0_stop_dpg_mode._entry.34, !79, !"_entry", i1 false, i1 false}
!79 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1105, i32 2}
!80 = !{ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.35, !79, !"_entry_ptr", i1 false, i1 false}
!81 = !{ptr @.str.36, !79, !"<string literal>", i1 false, i1 false}
!82 = !{ptr @vcn_v2_0_stop_dpg_mode._entry.37, !83, !"_entry", i1 false, i1 false}
!83 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1108, i32 2}
!84 = !{ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.38, !83, !"_entry_ptr", i1 false, i1 false}
!85 = !{ptr @.str.39, !83, !"<string literal>", i1 false, i1 false}
!86 = !{ptr @vcn_v2_0_stop_dpg_mode._entry.40, !87, !"_entry", i1 false, i1 false}
!87 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1111, i32 2}
!88 = !{ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.41, !87, !"_entry_ptr", i1 false, i1 false}
!89 = !{ptr @.str.42, !87, !"<string literal>", i1 false, i1 false}
!90 = !{ptr @vcn_v2_0_stop_dpg_mode._entry.43, !91, !"_entry", i1 false, i1 false}
!91 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1113, i32 2}
!92 = !{ptr @vcn_v2_0_stop_dpg_mode._entry_ptr.44, !91, !"_entry_ptr", i1 false, i1 false}
!93 = !{ptr @.str.45, !94, !"<string literal>", i1 false, i1 false}
!94 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 781, i32 3}
!95 = !{ptr @vcn_v2_0_enable_static_power_gating._entry, !94, !"_entry", i1 false, i1 false}
!96 = !{ptr @vcn_v2_0_enable_static_power_gating._entry_ptr, !94, !"_entry_ptr", i1 false, i1 false}
!97 = !{ptr @.str.46, !94, !"<string literal>", i1 false, i1 false}
!98 = !{ptr @.str.47, !99, !"<string literal>", i1 false, i1 false}
!99 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1023, i32 3}
!100 = !{ptr @.str.48, !101, !"<string literal>", i1 false, i1 false}
!101 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 1035, i32 3}
!102 = !{ptr @.str.49, !103, !"<string literal>", i1 false, i1 false}
!103 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 714, i32 3}
!104 = !{ptr @vcn_v2_0_disable_static_power_gating._entry, !103, !"_entry", i1 false, i1 false}
!105 = !{ptr @vcn_v2_0_disable_static_power_gating._entry_ptr, !103, !"_entry_ptr", i1 false, i1 false}
!106 = !{ptr @vcn_v2_0_disable_static_power_gating._entry.50, !107, !"_entry", i1 false, i1 false}
!107 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c", i32 728, i32 3}
!108 = !{ptr @vcn_v2_0_disable_static_power_gating._entry_ptr.51, !107, !"_entry_ptr", i1 false, i1 false}
!109 = !{i32 1, !"wchar_size", i32 2}
!110 = !{i32 1, !"min_enum_size", i32 4}
!111 = !{i32 8, !"branch-target-enforcement", i32 0}
!112 = !{i32 8, !"sign-return-address", i32 0}
!113 = !{i32 8, !"sign-return-address-all", i32 0}
!114 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!115 = !{i32 7, !"uwtable", i32 1}
!116 = !{i32 7, !"frame-pointer", i32 2}
!117 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!118 = !{!"branch_weights", i32 1, i32 2000}
!119 = !{!"branch_weights", i32 2000, i32 1}
!120 = !{!"auto-init"}
!121 = !{i8 0, i8 2}
!122 = !{i32 0, i32 33}
