csi-xmsim - CSI: Command line:
xmsim
    -f /home/cleisson.ramos/Desktop/apb_timer/tb/xcelium.d/run.lnx8664.23.09.d/galileu.dee.ufcg.edu.br_eb733ce5-4074-4bd9-bcdc-85e6de2c62b1/xmsim.args
        -INPUT @source /Tools/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
        +uvm_set_config_int=*,recording_detail,1
        +UVM_VERBOSITY=LOW
        +incdir+../bvm
        -uvmhome /Tools/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d
        -sv_lib /Tools/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmpli.so
        -COVOVERWRITE
        -MESSAGES
        -RUN
        -SV_LIB /Tools/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmdpi.so
        +EMGRLOG xrun.log
        -XLSTIME 1723691933
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.23.09.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.23.09.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.23.09.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	23.09-s003
        -XLNAME ./xcelium.d/run.lnx8664.23.09.d/galileu.dee.ufcg.edu.br_eb733ce5-4074-4bd9-bcdc-85e6de2c62b1
    -CHECK_VERSION TOOL:	xrun(64)	23.09-s003
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /home/cleisson.ramos/Desktop/apb_timer/tb/xcelium.d/run.lnx8664.23.09.d/.xmlib.lock
    -runscratch /home/cleisson.ramos/Desktop/apb_timer/tb/xcelium.d/run.lnx8664.23.09.d/galileu.dee.ufcg.edu.br_eb733ce5-4074-4bd9-bcdc-85e6de2c62b1

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 117355 NS + 1
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	23.09-s003 (CL: 554534 )
  HOSTNAME: galileu.dee.ufcg.edu.br
  OPERATING SYSTEM: Linux 4.18.0-513.11.1.el8_9.x86_64 #1 SMP Thu Dec 7 03:06:13 EST 2023 x86_64
  MESSAGE: sv_seghandler - trapno -1 addr(0x30)
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
External Code in function: <unavailable> offset -65504
External Code in function: <unavailable> offset -65536
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.top:sv (SSS)
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg
	Decompile: uvm_pkg::uvm_pool#() uvm_id_file_array
Intermediate File: data block (IF_BLK) in snapshot worklib.top:sv (SSS)
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /Tools/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_server.svh, line 468, position 11
	Scope: uvm_pkg::uvm_report_server::dump_server_state
	Decompile: $sformat
	Source  :     $sformat(s, "max quit count = %5d", max_quit_count);
	Position:            ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg
	Decompile: bit
Verilog Syntax Tree: associative array type (VST_T_AA) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg::uvm_report_handler
	Decompile: uvm_pkg::uvm_pool#() assoc array [ bit ] 
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /Tools/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_handler.svh, line 79, position 18
	Scope: uvm_pkg::uvm_report_handler
	Decompile: uvm_pkg::uvm_pool#()
	Source  :   uvm_id_file_array severity_id_file_handles[uvm_severity];
	Position:                   ^
Verilog Syntax Tree: type parameter (VST_T_TYPE_PARAMETER) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg::uvm_object_string_pool
	Decompile: T
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /Tools/cadence/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_handler.svh, line 79, position 56
	Scope: uvm_pkg::uvm_report_handler
	Decompile: bit
	Source  :   uvm_id_file_array severity_id_file_handles[uvm_severity];
	Position:                                                         ^
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg
	Decompile: bit uvm_severity
Verilog Syntax Tree: type parameter (VST_T_TYPE_PARAMETER) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg::uvm_pool
	Decompile: KEY
Verilog Syntax Tree: string type (VST_T_STRING) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg::uvm_object_string_pool
	Decompile: string
Verilog Syntax Tree: repeat statement (VST_S_REPEAT) in module worklib.top:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/top.sv, line 16, position 10
	Scope: top
	Decompile: 2
	Source  :      repeat(2) @(negedge clock);
	Position:           ^
Verilog Syntax Tree: case statement (VST_S_CASE) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 81, position 15
	Scope: div
	Decompile: state
	Source  : always_comb case(state)
	Position:                ^
Verilog Syntax Tree: always statement declaration (VST_D_ALWAYS_STMT) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 67, position 8
	Scope: div
	Source  : always_ff@(posedge clock, negedge nreset)begin
	Position:         ^
User Code in function: <unavailable> offset 43290758
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 70, position 9
	Scope: div
	Decompile: (state == START_LOAD)
	Source  :         if(state == START_LOAD)begin
	Position:          ^
Verilog Syntax Tree: null statement (VST_S_NULL) in module worklib.top:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/top.sv, line 16, position 31
	Scope: top
	Decompile: null statement
	Source  :      repeat(2) @(negedge clock);
	Position:                                ^
Verilog Syntax Tree: blocking assignment statement (VST_S_BLOCKING_ASSIGNMENT) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 94, position 9
	Scope: div
	Decompile: IDLE
	Source  :     next = IDLE;
	Position:          ^
Intermediate File: root (IF_ROOT) in module worklib.div:sv (VST)
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 23, position 24
	Scope: dut
	Decompile: (delay_counter - 1)
	Source  :      	   delay_counter <= delay_counter-1;
	Position:      	                  ^
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 76, position 21
	Scope: div
	Decompile: (state == CALCULATION_LOOP)?(nclocks + 1):nclocks
	Source  :             nclocks <= (state == CALCULATION_LOOP) ? nclocks + 1 :nclocks;
	Position:                      ^
Verilog Syntax Tree: bit wise negation expression (VST_E_BIT_WISE_NEGATION) in module worklib.top:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/top.sv, line 9, position 24
	Decompile: ~clock
	Source  :      forever #5 clock = ~clock;
	Position:                         ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 94, position 14
	Scope: div
	Decompile: IDLE
	Source  :     next = IDLE;
	Position:               ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 73, position 21
	Scope: div
	Source  :         end else begin
	Position:                      ^
Verilog Syntax Tree: sfilea (VST_SFILEA) in interface worklib.apb_if:sv (VST)
	Decompile: unable to decompile type 680
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 27, position 10
	Scope: dut
	Decompile: (in.PSEL & in.PENABLE)
	Source  :        	 if(in.PSEL & in.PENABLE) begin
	Position:        	  ^
Intermediate File: root (IF_ROOT) in module worklib.dut:sv (VST)
Simulator Snap Shot: root (SSS_ROOT) in snapshot worklib.top:sv (SSS)
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 35, position 25
	Scope: dut
	Decompile: 1
	Source  :          else in.PREADY <= 1;
	Position:                          ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 20, position 24
	Decompile: 1
	Source  :      	   	 out.valid <= 1;
	Position:      	   	              ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.div:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 76, position 63
	Decompile: 1
	Source  :             nclocks <= (state == CALCULATION_LOOP) ? nclocks + 1 :nclocks;
	Position:                                                                ^
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 28, position 12
	Scope: dut
	Decompile: in.PWRITE
	Source  :            if(in.PWRITE) begin // generate event at each write operation
	Position:             ^
Intermediate File: string (IF_STRING) in snapshot worklib.top:sv (SSS)
	Decompile: /Tools/cadence/XCELIUM2309/tools/lib/64bit/libsdi-verilog-nld
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 32, position 24
	Scope: dut
	Decompile: 0
	Source  :              in.PREADY <= 0;
	Position:                         ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 28, position 29
	Scope: dut
	Source  :            if(in.PWRITE) begin // generate event at each write operation
	Position:                              ^
Verilog Syntax Tree: bit wise or expression (VST_E_BIT_WISE_OR) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 31, position 40
	Decompile: (in.PWDATA | 1)
	Source  :          	 	 delay_counter <= in.PWDATA | 1;  // at least 1
	Position:          	 	                            ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.dut:sv (VST)
	File: /home/cleisson.ramos/Desktop/apb_timer/tb/dut.sv, line 32, position 26
	Decompile: 0
	Source  :              in.PREADY <= 0;
	Position:                           ^
External Code in function: <unavailable> offset -64536
External Code in function: <unavailable> offset -65532
User Code in function: _ZGVZN34pheapMap_singleton_and_scoped_lock18pheapMap_singleton11getInstanceEPPbE4inst offset 0
User Code in function: <unavailable> offset 43549672
csi-xmsim - CSI: investigation complete took 0.053 secs, send this file to Cadence Support
