// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "test")
  (DATE "04/10/2018 01:14:48")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_sdiod\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2430:2430:2430) (2763:2763:2763))
        (PORT oe (2722:2722:2722) (3079:3079:3079))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_reset_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2333:2333:2333) (2087:2087:2087))
        (IOPATH i o (1614:1614:1614) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_sdioc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1750:1750:1750) (1971:1971:1971))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_xclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1527:1527:1527) (1766:1766:1766))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1292:1292:1292) (1485:1485:1485))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1137:1137:1137) (1315:1315:1315))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1311:1311:1311) (1478:1478:1478))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1303:1303:1303) (1501:1501:1501))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (819:819:819) (942:942:942))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1308:1308:1308) (1504:1504:1504))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1390:1390:1390) (1597:1597:1597))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1416:1416:1416) (1607:1607:1607))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1953:1953:1953) (2216:2216:2216))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2162:2162:2162) (2470:2470:2470))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1937:1937:1937) (2178:2178:2178))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2110:2110:2110) (2416:2416:2416))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1694:1694:1694) (1918:1918:1918))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2401:2401:2401) (2733:2733:2733))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1793:1793:1793) (2039:2039:2039))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2172:2172:2172) (2480:2480:2480))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1216:1216:1216) (1408:1408:1408))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1299:1299:1299) (1457:1457:1457))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1113:1113:1113) (1271:1271:1271))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (749:749:749) (855:855:855))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (754:754:754) (855:855:855))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1215:1215:1215) (1405:1405:1405))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1542:1542:1542) (1740:1740:1740))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1462:1462:1462) (1696:1696:1696))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2197:2197:2197) (2530:2530:2530))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2719:2719:2719) (2412:2412:2412))
        (IOPATH i o (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1824:1824:1824) (2154:2154:2154))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2407:2407:2407) (2747:2747:2747))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR5\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2378:2378:2378) (2683:2683:2683))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR6\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2251:2251:2251) (2537:2537:2537))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2055:2055:2055) (2303:2303:2303))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (770:770:770) (862:862:862))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2026:2026:2026) (2295:2295:2295))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (268:268:268) (288:288:288))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (426:426:426) (472:472:472))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (699:699:699) (789:789:789))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (726:726:726) (639:639:639))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (792:792:792) (890:890:890))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (325:325:325) (361:361:361))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (301:301:301) (333:333:333))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (323:323:323) (366:366:366))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (477:477:477) (539:539:539))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (326:326:326) (371:371:371))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (347:347:347) (315:315:315))
        (IOPATH i o (2527:2527:2527) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (302:302:302) (342:342:342))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (327:327:327) (363:363:363))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (154:154:154) (172:172:172))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (155:155:155) (174:174:174))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (302:302:302) (333:333:333))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (297:297:297) (335:335:335))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (358:358:358) (316:316:316))
        (IOPATH i o (1644:1644:1644) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (550:550:550) (613:613:613))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (538:538:538) (596:596:596))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (975:975:975) (1111:1111:1111))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1284:1284:1284) (1427:1427:1427))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (850:850:850) (974:974:974))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1108:1108:1108) (1245:1245:1245))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1309:1309:1309) (1156:1156:1156))
        (IOPATH i o (1585:1585:1585) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (256:256:256))
        (PORT datab (2252:2252:2252) (2567:2567:2567))
        (PORT datac (177:177:177) (214:214:214))
        (PORT datad (282:282:282) (317:317:317))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (345:345:345))
        (PORT datab (2219:2219:2219) (2520:2520:2520))
        (PORT datac (98:98:98) (122:122:122))
        (PORT datad (127:127:127) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (261:261:261))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (379:379:379))
        (PORT datab (2249:2249:2249) (2564:2564:2564))
        (PORT datac (172:172:172) (235:235:235))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (267:267:267))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (379:379:379))
        (PORT datab (2251:2251:2251) (2566:2566:2566))
        (PORT datac (170:170:170) (232:232:232))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (262:262:262))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (379:379:379))
        (PORT datab (2250:2250:2250) (2564:2564:2564))
        (PORT datac (172:172:172) (235:235:235))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (394:394:394))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (359:359:359))
        (PORT datab (2216:2216:2216) (2517:2517:2517))
        (PORT datac (263:263:263) (300:300:300))
        (PORT datad (131:131:131) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (386:386:386))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (361:361:361))
        (PORT datab (2216:2216:2216) (2516:2516:2516))
        (PORT datac (259:259:259) (294:294:294))
        (PORT datad (131:131:131) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (374:374:374))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (350:350:350))
        (PORT datab (2218:2218:2218) (2519:2519:2519))
        (PORT datac (265:265:265) (300:300:300))
        (PORT datad (128:128:128) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (379:379:379))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2338:2338:2338) (2647:2647:2647))
        (PORT datab (145:145:145) (182:182:182))
        (PORT datac (251:251:251) (332:332:332))
        (PORT datad (270:270:270) (310:310:310))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (384:384:384))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (356:356:356))
        (PORT datab (2217:2217:2217) (2518:2518:2518))
        (PORT datac (261:261:261) (298:298:298))
        (PORT datad (129:129:129) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (401:401:401))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2644:2644:2644))
        (PORT datab (143:143:143) (179:179:179))
        (PORT datac (247:247:247) (327:327:327))
        (PORT datad (273:273:273) (312:312:312))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (267:267:267))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (261:261:261))
        (PORT datab (2250:2250:2250) (2565:2565:2565))
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (282:282:282) (317:317:317))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (378:378:378))
        (PORT datab (2253:2253:2253) (2568:2568:2568))
        (PORT datac (161:161:161) (222:222:222))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (277:277:277))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (379:379:379))
        (PORT datab (2253:2253:2253) (2568:2568:2568))
        (PORT datac (163:163:163) (224:224:224))
        (PORT datad (279:279:279) (321:321:321))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (263:263:263))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (379:379:379))
        (PORT datab (2252:2252:2252) (2567:2567:2567))
        (PORT datac (166:166:166) (228:228:228))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (500:500:500) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (145:145:145) (193:193:193))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (283:283:283))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (260:260:260))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2765:2765:2765) (2503:2503:2503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (188:188:188) (229:229:229))
        (PORT datac (218:218:218) (273:273:273))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (379:379:379))
        (PORT datad (275:275:275) (315:315:315))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2765:2765:2765) (2503:2503:2503))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (108:108:108) (131:131:131))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (359:359:359))
        (PORT datab (234:234:234) (291:291:291))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SCCB_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (1042:1042:1042) (1189:1189:1189))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SCCB_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (717:717:717))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SCCB_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE SCCB_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1086:1086:1086) (1221:1221:1221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|prep_sig2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datad (329:329:329) (393:393:393))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SCCB_Run\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (2188:2188:2188) (2479:2479:2479))
        (PORT datac (2289:2289:2289) (2609:2609:2609))
        (PORT datad (371:371:371) (445:445:445))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state\.HALT\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (338:338:338) (397:397:397))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.HALT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (214:214:214))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (410:410:410))
        (PORT datab (212:212:212) (250:250:250))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (228:228:228))
        (PORT datad (198:198:198) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (216:216:216))
        (PORT datac (155:155:155) (210:210:210))
        (PORT datad (152:152:152) (197:197:197))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (438:438:438))
        (PORT datab (305:305:305) (356:356:356))
        (PORT datac (327:327:327) (387:387:387))
        (PORT datad (327:327:327) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|cam_clk\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datad (329:329:329) (398:398:398))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|cam_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (552:552:552) (648:648:648))
        (PORT ena (708:708:708) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (227:227:227))
        (PORT datac (340:340:340) (412:412:412))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (307:307:307))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (398:398:398) (463:463:463))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (398:398:398))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (398:398:398) (463:463:463))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (396:396:396))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (398:398:398) (463:463:463))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (398:398:398) (463:463:463))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (217:217:217))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (146:146:146) (189:189:189))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (286:286:286))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (427:427:427))
        (PORT datab (248:248:248) (304:304:304))
        (PORT datac (104:104:104) (127:127:127))
        (PORT datad (216:216:216) (263:263:263))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (229:229:229))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (167:167:167))
        (PORT datab (246:246:246) (302:302:302))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (459:459:459))
        (PORT datac (226:226:226) (286:286:286))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (398:398:398) (463:463:463))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (PORT datac (145:145:145) (188:188:188))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (217:217:217))
        (PORT datac (226:226:226) (284:284:284))
        (PORT datad (116:116:116) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (396:396:396))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datad (150:150:150) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.INPUT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (191:191:191))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (470:470:470))
        (PORT datac (368:368:368) (440:440:440))
        (PORT datad (528:528:528) (611:611:611))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (277:277:277))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (188:188:188))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (599:599:599) (704:704:704))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (286:286:286))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.BREAK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (213:213:213) (252:252:252))
        (PORT datad (319:319:319) (370:370:370))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (295:295:295))
        (PORT datab (211:211:211) (250:250:250))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (211:211:211))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (477:477:477))
        (PORT datad (325:325:325) (388:388:388))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (212:212:212))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (216:216:216))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (208:208:208))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (216:216:216))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (212:212:212))
        (PORT datad (146:146:146) (185:185:185))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (704:704:704) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (289:289:289))
        (PORT datad (228:228:228) (280:280:280))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (230:230:230))
        (PORT datab (182:182:182) (221:221:221))
        (PORT datac (171:171:171) (197:197:197))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (591:591:591))
        (PORT datab (337:337:337) (402:402:402))
        (PORT datac (478:478:478) (569:569:569))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (279:279:279))
        (PORT datab (211:211:211) (263:263:263))
        (PORT datac (195:195:195) (242:242:242))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (PORT datab (339:339:339) (405:405:405))
        (PORT datac (337:337:337) (404:404:404))
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (651:651:651) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (583:583:583) (686:686:686))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (388:388:388))
        (PORT datab (224:224:224) (277:277:277))
        (PORT datac (207:207:207) (257:257:257))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (404:404:404))
        (PORT datab (226:226:226) (280:280:280))
        (PORT datac (199:199:199) (244:244:244))
        (PORT datad (197:197:197) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (218:218:218))
        (PORT datab (203:203:203) (242:242:242))
        (PORT datad (345:345:345) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.FIN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (473:473:473))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (2170:2170:2170) (2453:2453:2453))
        (PORT datad (346:346:346) (408:408:408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|prep_sig2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (568:568:568) (672:672:672))
        (PORT ena (816:816:816) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (407:407:407))
        (PORT datab (222:222:222) (282:282:282))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.PREP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2830:2830:2830) (2555:2555:2555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|prep_sig1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (394:394:394))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|prep_sig1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (568:568:568) (672:672:672))
        (PORT ena (816:816:816) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (422:422:422))
        (PORT datab (520:520:520) (619:619:619))
        (PORT datac (339:339:339) (410:410:410))
        (PORT datad (329:329:329) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (215:215:215))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (227:227:227))
        (PORT datad (149:149:149) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (693:693:693))
        (PORT datab (553:553:553) (664:664:664))
        (PORT datac (491:491:491) (579:579:579))
        (PORT datad (529:529:529) (625:625:625))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (215:215:215))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (366:366:366) (440:440:440))
        (PORT datad (378:378:378) (460:460:460))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (786:786:786))
        (PORT datab (545:545:545) (645:645:645))
        (PORT datac (554:554:554) (669:669:669))
        (PORT datad (522:522:522) (618:618:618))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (786:786:786))
        (PORT datab (558:558:558) (670:670:670))
        (PORT datac (554:554:554) (669:669:669))
        (PORT datad (522:522:522) (617:617:617))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (562:562:562))
        (PORT datab (341:341:341) (397:397:397))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (788:788:788))
        (PORT datab (560:560:560) (673:673:673))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\[0\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datac (133:133:133) (175:175:175))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datab (328:328:328) (401:401:401))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (468:468:468) (550:550:550))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (789:789:789) (749:749:749))
        (PORT ena (790:790:790) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (484:484:484))
        (PORT datab (386:386:386) (466:466:466))
        (PORT datac (376:376:376) (454:454:454))
        (PORT datad (386:386:386) (463:463:463))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (488:488:488))
        (PORT datab (394:394:394) (483:483:483))
        (PORT datac (374:374:374) (452:452:452))
        (PORT datad (392:392:392) (469:469:469))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (464:464:464))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (372:372:372) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (482:482:482))
        (PORT datab (386:386:386) (467:467:467))
        (PORT datac (365:365:365) (440:440:440))
        (PORT datad (384:384:384) (460:460:460))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (465:465:465))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (376:376:376) (457:457:457))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (630:630:630) (605:605:605))
        (PORT ena (633:633:633) (677:677:677))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (483:483:483))
        (PORT datab (397:397:397) (486:486:486))
        (PORT datac (376:376:376) (453:453:453))
        (PORT datad (385:385:385) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (486:486:486))
        (PORT datab (395:395:395) (483:483:483))
        (PORT datac (375:375:375) (452:452:452))
        (PORT datad (389:389:389) (467:467:467))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (362:362:362) (436:436:436))
        (PORT datad (371:371:371) (442:442:442))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (488:488:488))
        (PORT datab (394:394:394) (483:483:483))
        (PORT datac (375:375:375) (452:452:452))
        (PORT datad (391:391:391) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (790:790:790))
        (PORT datab (553:553:553) (665:665:665))
        (PORT datac (553:553:553) (668:668:668))
        (PORT datad (529:529:529) (625:625:625))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (377:377:377))
        (PORT datab (344:344:344) (408:408:408))
        (PORT datac (542:542:542) (653:653:653))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (789:789:789) (749:749:749))
        (PORT ena (790:790:790) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (446:446:446))
        (PORT datab (298:298:298) (375:375:375))
        (PORT datac (250:250:250) (316:316:316))
        (PORT datad (376:376:376) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (486:486:486))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (251:251:251) (317:317:317))
        (PORT datad (244:244:244) (303:303:303))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (490:490:490))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (254:254:254) (321:321:321))
        (PORT datad (243:243:243) (302:302:302))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (488:488:488))
        (PORT datab (300:300:300) (378:378:378))
        (PORT datac (253:253:253) (320:320:320))
        (PORT datad (243:243:243) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (394:394:394) (480:480:480))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (389:389:389) (467:467:467))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (605:605:605) (587:587:587))
        (PORT ena (539:539:539) (583:583:583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (258:258:258))
        (PORT datab (203:203:203) (260:260:260))
        (PORT datac (323:323:323) (388:388:388))
        (PORT datad (335:335:335) (403:403:403))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (257:257:257))
        (PORT datab (339:339:339) (410:410:410))
        (PORT datac (346:346:346) (419:419:419))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (789:789:789))
        (PORT datab (541:541:541) (641:641:641))
        (PORT datac (553:553:553) (668:668:668))
        (PORT datad (527:527:527) (623:623:623))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (646:646:646))
        (PORT datab (544:544:544) (644:644:644))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (536:536:536) (642:642:642))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (789:789:789))
        (PORT datab (542:542:542) (642:642:642))
        (PORT datac (553:553:553) (668:668:668))
        (PORT datad (527:527:527) (623:623:623))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (604:604:604))
        (PORT datab (555:555:555) (666:666:666))
        (PORT datac (542:542:542) (653:653:653))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (560:560:560) (672:672:672))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (789:789:789) (749:749:749))
        (PORT ena (790:790:790) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (553:553:553))
        (PORT datab (433:433:433) (523:523:523))
        (PORT datac (541:541:541) (648:648:648))
        (PORT datad (498:498:498) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (554:554:554))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (542:542:542) (650:650:650))
        (PORT datad (408:408:408) (494:494:494))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (664:664:664))
        (PORT datab (430:430:430) (525:525:525))
        (PORT datac (434:434:434) (531:531:531))
        (PORT datad (509:509:509) (600:600:600))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (653:653:653))
        (PORT datab (432:432:432) (527:527:527))
        (PORT datac (436:436:436) (533:533:533))
        (PORT datad (512:512:512) (603:603:603))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (653:653:653))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (512:512:512) (605:605:605))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (523:523:523))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (804:804:804) (762:762:762))
        (PORT ena (692:692:692) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (789:789:789))
        (PORT datab (554:554:554) (665:665:665))
        (PORT datac (542:542:542) (653:653:653))
        (PORT datad (521:521:521) (615:615:615))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (790:790:790))
        (PORT datab (554:554:554) (665:665:665))
        (PORT datac (542:542:542) (654:654:654))
        (PORT datad (521:521:521) (615:615:615))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (643:643:643))
        (PORT datab (530:530:530) (634:634:634))
        (PORT datac (405:405:405) (496:496:496))
        (PORT datad (503:503:503) (594:594:594))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (641:641:641))
        (PORT datab (529:529:529) (632:632:632))
        (PORT datac (410:410:410) (500:500:500))
        (PORT datad (505:505:505) (597:597:597))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (695:695:695))
        (PORT datab (177:177:177) (217:217:217))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (524:524:524) (619:619:619))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (695:695:695))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (789:789:789) (749:749:749))
        (PORT ena (790:790:790) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (643:643:643))
        (PORT datab (395:395:395) (481:481:481))
        (PORT datac (407:407:407) (498:498:498))
        (PORT datad (504:504:504) (595:595:595))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (629:629:629))
        (PORT datab (430:430:430) (525:525:525))
        (PORT datac (488:488:488) (571:571:571))
        (PORT datad (533:533:533) (639:639:639))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (530:530:530) (630:630:630))
        (PORT datac (439:439:439) (535:535:535))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (530:530:530) (634:634:634))
        (PORT datad (320:320:320) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (896:896:896) (819:819:819))
        (PORT ena (674:674:674) (731:731:731))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (257:257:257))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datac (325:325:325) (390:390:390))
        (PORT datad (339:339:339) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (437:437:437))
        (PORT datab (200:200:200) (255:255:255))
        (PORT datac (337:337:337) (410:410:410))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (556:556:556))
        (PORT datab (338:338:338) (403:403:403))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (405:405:405))
        (PORT datab (342:342:342) (413:413:413))
        (PORT datac (308:308:308) (353:353:353))
        (PORT datad (342:342:342) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (279:279:279))
        (PORT datab (240:240:240) (305:305:305))
        (PORT datac (233:233:233) (290:290:290))
        (PORT datad (143:143:143) (188:188:188))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (407:407:407))
        (PORT datac (456:456:456) (532:532:532))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (292:292:292) (335:335:335))
        (PORT datac (284:284:284) (331:331:331))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (381:381:381))
        (PORT datab (304:304:304) (347:347:347))
        (PORT datac (103:103:103) (123:123:123))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (409:409:409))
        (PORT datab (327:327:327) (393:393:393))
        (PORT datac (293:293:293) (342:342:342))
        (PORT datad (306:306:306) (352:352:352))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (218:218:218))
        (PORT datab (167:167:167) (223:223:223))
        (PORT datac (156:156:156) (212:212:212))
        (PORT datad (153:153:153) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (167:167:167))
        (PORT datab (195:195:195) (236:236:236))
        (PORT datac (314:314:314) (370:370:370))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (232:232:232))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (272:272:272) (311:311:311))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (421:421:421))
        (PORT datab (356:356:356) (434:434:434))
        (PORT datac (356:356:356) (435:435:435))
        (PORT datad (316:316:316) (374:374:374))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (309:309:309))
        (PORT datab (244:244:244) (305:305:305))
        (PORT datac (354:354:354) (424:424:424))
        (PORT datad (238:238:238) (291:291:291))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (305:305:305))
        (PORT datac (248:248:248) (310:310:310))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (289:289:289))
        (PORT datab (371:371:371) (446:446:446))
        (PORT datac (247:247:247) (309:309:309))
        (PORT datad (239:239:239) (292:292:292))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (308:308:308))
        (PORT datab (246:246:246) (307:307:307))
        (PORT datac (352:352:352) (422:422:422))
        (PORT datad (236:236:236) (288:288:288))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (244:244:244) (307:307:307))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (228:228:228) (283:283:283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (696:696:696) (649:649:649))
        (PORT ena (632:632:632) (677:677:677))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (553:553:553))
        (PORT datab (558:558:558) (671:671:671))
        (PORT datac (416:416:416) (500:500:500))
        (PORT datad (499:499:499) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (528:528:528))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (409:409:409) (499:499:499))
        (PORT datad (409:409:409) (495:495:495))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (804:804:804) (762:762:762))
        (PORT ena (692:692:692) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (553:553:553))
        (PORT datab (434:434:434) (523:523:523))
        (PORT datac (407:407:407) (497:497:497))
        (PORT datad (412:412:412) (500:500:500))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (552:552:552))
        (PORT datab (431:431:431) (520:520:520))
        (PORT datac (402:402:402) (492:492:492))
        (PORT datad (406:406:406) (493:493:493))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (421:421:421) (512:512:512))
        (PORT datac (536:536:536) (642:642:642))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (427:427:427) (519:519:519))
        (PORT datac (544:544:544) (652:652:652))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (523:523:523))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (804:804:804) (762:762:762))
        (PORT ena (692:692:692) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (368:368:368) (448:448:448))
        (PORT datac (336:336:336) (409:409:409))
        (PORT datad (349:349:349) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (310:310:310))
        (PORT datab (371:371:371) (447:447:447))
        (PORT datac (248:248:248) (309:309:309))
        (PORT datad (239:239:239) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (303:303:303))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (248:248:248) (309:309:309))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (248:248:248) (309:309:309))
        (PORT datad (229:229:229) (282:282:282))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (303:303:303))
        (PORT datab (244:244:244) (307:307:307))
        (PORT datac (248:248:248) (309:309:309))
        (PORT datad (229:229:229) (281:281:281))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (244:244:244) (307:307:307))
        (PORT datac (168:168:168) (200:200:200))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (120:120:120) (149:149:149))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (604:604:604) (586:586:586))
        (PORT ena (449:449:449) (480:480:480))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (440:440:440))
        (PORT datab (367:367:367) (446:446:446))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (528:528:528))
        (PORT datac (437:437:437) (534:534:534))
        (PORT datad (533:533:533) (628:628:628))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (668:668:668))
        (PORT datab (433:433:433) (529:529:529))
        (PORT datac (438:438:438) (535:535:535))
        (PORT datad (533:533:533) (629:629:629))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (667:667:667))
        (PORT datab (432:432:432) (527:527:527))
        (PORT datac (437:437:437) (533:533:533))
        (PORT datad (533:533:533) (628:628:628))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (663:663:663))
        (PORT datab (429:429:429) (524:524:524))
        (PORT datac (433:433:433) (529:529:529))
        (PORT datad (531:531:531) (626:626:626))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (633:633:633))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (514:514:514) (607:607:607))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (512:512:512) (605:605:605))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (901:901:901) (820:820:820))
        (PORT ena (698:698:698) (764:764:764))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (487:487:487))
        (PORT datab (299:299:299) (377:377:377))
        (PORT datac (252:252:252) (318:318:318))
        (PORT datad (243:243:243) (302:302:302))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (486:486:486))
        (PORT datab (258:258:258) (325:325:325))
        (PORT datac (279:279:279) (354:354:354))
        (PORT datad (375:375:375) (453:453:453))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (382:382:382) (459:459:459))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (372:372:372) (450:450:450))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (486:486:486))
        (PORT datab (299:299:299) (377:377:377))
        (PORT datac (251:251:251) (317:317:317))
        (PORT datad (375:375:375) (453:453:453))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (259:259:259) (326:326:326))
        (PORT datac (278:278:278) (354:354:354))
        (PORT datad (376:376:376) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (389:389:389) (467:467:467))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (605:605:605) (587:587:587))
        (PORT ena (539:539:539) (583:583:583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (481:481:481))
        (PORT datab (387:387:387) (467:467:467))
        (PORT datac (377:377:377) (455:455:455))
        (PORT datad (382:382:382) (458:458:458))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (489:489:489))
        (PORT datab (383:383:383) (463:463:463))
        (PORT datac (374:374:374) (451:451:451))
        (PORT datad (393:393:393) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (378:378:378) (460:460:460))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (444:444:444))
        (PORT datab (300:300:300) (378:378:378))
        (PORT datac (253:253:253) (320:320:320))
        (PORT datad (373:373:373) (451:451:451))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (446:446:446))
        (PORT datab (298:298:298) (376:376:376))
        (PORT datac (251:251:251) (317:317:317))
        (PORT datad (376:376:376) (454:454:454))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (382:382:382) (460:460:460))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (370:370:370) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (381:381:381) (459:459:459))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (605:605:605) (587:587:587))
        (PORT ena (539:539:539) (583:583:583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (435:435:435))
        (PORT datab (354:354:354) (433:433:433))
        (PORT datac (355:355:355) (433:433:433))
        (PORT datad (344:344:344) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (552:552:552))
        (PORT datab (432:432:432) (521:521:521))
        (PORT datac (538:538:538) (644:644:644))
        (PORT datad (408:408:408) (495:495:495))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (553:553:553))
        (PORT datab (433:433:433) (523:523:523))
        (PORT datac (541:541:541) (648:648:648))
        (PORT datad (411:411:411) (498:498:498))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (552:552:552))
        (PORT datab (431:431:431) (520:520:520))
        (PORT datac (537:537:537) (643:643:643))
        (PORT datad (407:407:407) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (522:522:522))
        (PORT datab (432:432:432) (521:521:521))
        (PORT datac (538:538:538) (645:645:645))
        (PORT datad (437:437:437) (523:523:523))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (521:521:521))
        (PORT datab (424:424:424) (515:515:515))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (215:215:215))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (500:500:500) (589:589:589))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (804:804:804) (762:762:762))
        (PORT ena (692:692:692) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (455:455:455))
        (PORT datab (354:354:354) (432:432:432))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (349:349:349) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (420:420:420))
        (PORT datab (336:336:336) (401:401:401))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (147:147:147))
        (PORT datab (353:353:353) (423:423:423))
        (PORT datac (333:333:333) (400:400:400))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (231:231:231))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|curr_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (416:416:416))
        (PORT datab (308:308:308) (372:372:372))
        (PORT datac (92:92:92) (117:117:117))
        (PORT datad (184:184:184) (213:213:213))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (401:401:401))
        (PORT datad (153:153:153) (196:196:196))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (427:427:427))
        (PORT datab (241:241:241) (305:305:305))
        (PORT datac (234:234:234) (290:290:290))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (205:205:205) (253:253:253))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (468:468:468))
        (PORT datab (141:141:141) (194:194:194))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (278:278:278) (323:323:323))
        (PORT datac (262:262:262) (298:298:298))
        (PORT datad (423:423:423) (482:482:482))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (421:421:421))
        (PORT datab (351:351:351) (421:421:421))
        (PORT datac (333:333:333) (400:400:400))
        (PORT datad (174:174:174) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (408:408:408))
        (PORT datab (337:337:337) (402:402:402))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (400:400:400))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (329:329:329) (394:394:394))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (426:426:426) (504:504:504))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (235:235:235))
        (PORT datab (166:166:166) (217:217:217))
        (PORT datac (144:144:144) (187:187:187))
        (PORT datad (153:153:153) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (262:262:262))
        (PORT datab (168:168:168) (221:221:221))
        (PORT datac (277:277:277) (322:322:322))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (258:258:258))
        (PORT datab (172:172:172) (226:226:226))
        (PORT datac (330:330:330) (391:391:391))
        (PORT datad (206:206:206) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (284:284:284))
        (PORT datab (228:228:228) (284:284:284))
        (PORT datac (204:204:204) (255:255:255))
        (PORT datad (192:192:192) (230:230:230))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (411:411:411))
        (PORT datab (338:338:338) (414:414:414))
        (PORT datac (189:189:189) (220:220:220))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (436:436:436))
        (PORT datac (333:333:333) (406:406:406))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (414:414:414))
        (PORT datab (306:306:306) (354:354:354))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (423:423:423))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdiod\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (520:520:520) (562:562:562))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdiod\~en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (332:332:332) (392:392:392))
        (PORT datad (339:339:339) (407:407:407))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (427:427:427))
        (PORT datab (207:207:207) (266:266:266))
        (PORT datac (322:322:322) (390:390:390))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (425:425:425))
        (PORT datab (358:358:358) (432:432:432))
        (PORT datac (288:288:288) (333:333:333))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (407:407:407))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (288:288:288) (333:333:333))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (390:390:390))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdioc)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (696:696:696) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VGA_Clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (894:894:894) (1034:1034:1034))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VGA_Clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (834:834:834) (950:950:950))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VGA_Clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_pclk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Run\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|state\.SLEEP\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2478:2478:2478) (2814:2814:2814))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.SLEEP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (2141:2141:2141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3375:3375:3375) (3005:3005:3005))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_vsync\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (206:206:206))
        (PORT datad (2481:2481:2481) (2818:2818:2818))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datac (135:135:135) (181:181:181))
        (PORT datad (2183:2183:2183) (2491:2491:2491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.RUN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (2141:2141:2141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3375:3375:3375) (3005:3005:3005))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2517:2517:2517))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (206:206:206) (254:254:254))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.PREP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (2141:2141:2141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3375:3375:3375) (3005:3005:3005))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|byte_num\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (288:288:288))
        (PORT datac (141:141:141) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2938:2938:2938))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (205:205:205) (254:254:254))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|byte_num)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1971:1971:1971))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT ena (487:487:487) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (291:291:291))
        (PORT datac (2544:2544:2544) (2913:2913:2913))
        (PORT datad (208:208:208) (255:255:255))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (666:666:666))
        (PORT datab (494:494:494) (574:574:574))
        (PORT datac (547:547:547) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[17\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[18\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[19\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (198:198:198) (243:243:243))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (154:154:154) (208:208:208))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (377:377:377))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (318:318:318) (372:372:372))
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datac (547:547:547) (642:642:642))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (200:200:200))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (202:202:202))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (206:206:206))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1942:1942:1942))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (556:556:556) (636:636:636))
        (PORT ena (649:649:649) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[11\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[12\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[13\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[14\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1878:1878:1878))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (240:240:240))
        (PORT datab (513:513:513) (596:596:596))
        (PORT datac (663:663:663) (777:777:777))
        (PORT datad (559:559:559) (660:660:660))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (207:207:207))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (401:401:401))
        (PORT datab (218:218:218) (276:276:276))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (429:429:429))
        (PORT datab (235:235:235) (294:294:294))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (283:283:283))
        (PORT datab (218:218:218) (276:276:276))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (403:403:403))
        (PORT datab (235:235:235) (293:293:293))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (283:283:283))
        (PORT datab (241:241:241) (296:296:296))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (382:382:382))
        (PORT datab (232:232:232) (290:290:290))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (414:414:414))
        (PORT datab (224:224:224) (285:285:285))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (581:581:581))
        (PORT datab (469:469:469) (548:548:548))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (929:929:929))
        (PORT datab (467:467:467) (554:554:554))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (629:629:629))
        (PORT datab (335:335:335) (394:394:394))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (382:382:382))
        (PORT datab (349:349:349) (417:417:417))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (397:397:397))
        (PORT datab (313:313:313) (375:375:375))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (532:532:532))
        (PORT datab (336:336:336) (404:404:404))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (415:415:415))
        (PORT datab (345:345:345) (407:407:407))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (404:404:404))
        (PORT datab (332:332:332) (396:396:396))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (402:402:402))
        (PORT datab (460:460:460) (529:529:529))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (PORT datab (161:161:161) (211:211:211))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1521:1521:1521))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (891:891:891) (1038:1038:1038))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (294:294:294))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (351:351:351) (418:418:418))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1816:1816:1816))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (763:763:763) (887:887:887))
        (PORT ena (659:659:659) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (389:389:389))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (496:496:496))
        (PORT datab (402:402:402) (484:484:484))
        (PORT datac (2387:2387:2387) (2738:2738:2738))
        (PORT datad (353:353:353) (412:412:412))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (295:295:295))
        (PORT datab (329:329:329) (392:392:392))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (403:403:403))
        (PORT datab (338:338:338) (395:395:395))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2503:2503:2503) (2865:2865:2865))
        (PORT datab (664:664:664) (779:779:779))
        (PORT datad (672:672:672) (785:785:785))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wren)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1636:1636:1636))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (741:741:741) (868:868:868))
        (PORT ena (991:991:991) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (387:387:387))
        (PORT datad (211:211:211) (262:262:262))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (401:401:401))
        (PORT datad (307:307:307) (358:358:358))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (290:290:290))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (206:206:206) (254:254:254))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (511:511:511))
        (PORT datab (309:309:309) (390:390:390))
        (PORT datac (122:122:122) (159:159:159))
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Inoutmodule\|VGA_Clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1038:1038:1038) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (786:786:786))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datac (174:174:174) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (280:280:280))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datad (319:319:319) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (410:410:410))
        (PORT datab (353:353:353) (426:426:426))
        (PORT datac (333:333:333) (387:387:387))
        (PORT datad (323:323:323) (381:381:381))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (266:266:266))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (203:203:203))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (140:140:140))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (319:319:319) (370:370:370))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (382:382:382))
        (PORT datab (324:324:324) (393:393:393))
        (PORT datac (315:315:315) (385:385:385))
        (PORT datad (326:326:326) (381:381:381))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (328:328:328) (387:387:387))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (763:763:763))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT asdata (489:489:489) (533:533:533))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (296:296:296))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (175:175:175) (199:199:199))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (729:729:729))
        (PORT datab (219:219:219) (277:277:277))
        (PORT datad (216:216:216) (263:263:263))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (291:291:291))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (275:275:275))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT asdata (448:448:448) (479:479:479))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (199:199:199))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT asdata (274:274:274) (297:297:297))
        (PORT clrn (3064:3064:3064) (2727:2727:2727))
        (PORT ena (750:750:750) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (574:574:574))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (439:439:439))
        (PORT datab (340:340:340) (406:406:406))
        (PORT datac (324:324:324) (384:384:384))
        (PORT datad (350:350:350) (415:415:415))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (737:737:737))
        (PORT datab (174:174:174) (210:210:210))
        (PORT datad (277:277:277) (319:319:319))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (295:295:295))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (195:195:195) (238:238:238))
        (PORT datac (184:184:184) (216:216:216))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (770:770:770))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT asdata (480:480:480) (520:520:520))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (369:369:369))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT asdata (452:452:452) (481:481:481))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT asdata (483:483:483) (519:519:519))
        (PORT clrn (3150:3150:3150) (2814:2814:2814))
        (PORT ena (767:767:767) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (205:205:205))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (226:226:226) (282:282:282))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (207:207:207))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (284:284:284))
        (PORT datab (354:354:354) (430:430:430))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (489:489:489))
        (PORT datab (212:212:212) (269:269:269))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (208:208:208))
        (PORT datab (376:376:376) (456:456:456))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (223:223:223))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (223:223:223))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (209:209:209))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (211:211:211))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (149:149:149) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (208:208:208))
        (PORT datab (338:338:338) (405:405:405))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (206:206:206))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1204w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (182:182:182))
        (PORT datac (124:124:124) (155:155:155))
        (PORT datad (122:122:122) (146:146:146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (774:774:774) (896:896:896))
        (PORT datad (2414:2414:2414) (2756:2756:2756))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (496:496:496))
        (PORT datab (398:398:398) (479:479:479))
        (PORT datac (2384:2384:2384) (2734:2734:2734))
        (PORT datad (384:384:384) (470:470:470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (434:434:434))
        (PORT datad (761:761:761) (873:873:873))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (404:404:404))
        (PORT datad (452:452:452) (513:513:513))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_trigger)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (2058:2058:2058))
        (PORT asdata (1018:1018:1018) (1142:1142:1142))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (144:144:144) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Inoutmodule\|encryption_module1\|always0\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (986:986:986) (1082:1082:1082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (211:211:211))
        (PORT datad (299:299:299) (344:344:344))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (272:272:272))
        (PORT datad (220:220:220) (272:272:272))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datab (260:260:260) (328:328:328))
        (PORT datad (184:184:184) (212:212:212))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (350:350:350) (422:422:422))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (147:147:147) (190:190:190))
        (PORT datad (217:217:217) (269:269:269))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (160:160:160) (209:209:209))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (241:241:241) (302:302:302))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (317:317:317))
        (PORT datab (159:159:159) (209:209:209))
        (PORT datac (144:144:144) (187:187:187))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (286:286:286))
        (PORT datab (258:258:258) (324:324:324))
        (PORT datac (147:147:147) (190:190:190))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (291:291:291))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (211:211:211))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (222:222:222) (268:268:268))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (396:396:396))
        (PORT datab (237:237:237) (294:294:294))
        (PORT datac (321:321:321) (375:375:375))
        (PORT datad (334:334:334) (397:397:397))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (410:410:410))
        (PORT datab (341:341:341) (414:414:414))
        (PORT datac (325:325:325) (383:383:383))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (292:292:292))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datac (328:328:328) (388:388:388))
        (PORT datad (314:314:314) (377:377:377))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (335:335:335) (406:406:406))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (436:436:436))
        (PORT datab (340:340:340) (409:409:409))
        (PORT datad (353:353:353) (409:409:409))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (395:395:395))
        (PORT datab (240:240:240) (296:296:296))
        (PORT datac (328:328:328) (388:388:388))
        (PORT datad (314:314:314) (378:378:378))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (297:297:297))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (213:213:213) (264:264:264))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (268:268:268))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (146:146:146) (188:188:188))
        (PORT datad (221:221:221) (274:274:274))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (178:178:178) (206:206:206))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (412:412:412))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (325:325:325) (383:383:383))
        (PORT datad (327:327:327) (390:390:390))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (293:293:293))
        (PORT datad (174:174:174) (201:201:201))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (128:128:128) (170:170:170))
        (PORT datad (227:227:227) (279:279:279))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (245:245:245) (302:302:302))
        (PORT datac (134:134:134) (176:176:176))
        (PORT datad (327:327:327) (390:390:390))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (165:165:165) (193:193:193))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (287:287:287))
        (PORT datab (226:226:226) (280:280:280))
        (PORT datac (310:310:310) (370:370:370))
        (PORT datad (306:306:306) (356:356:356))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (294:294:294))
        (PORT datab (351:351:351) (422:422:422))
        (PORT datac (308:308:308) (363:363:363))
        (PORT datad (224:224:224) (271:271:271))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (270:270:270))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (203:203:203) (253:253:253))
        (PORT datad (316:316:316) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (214:214:214) (273:273:273))
        (PORT datac (312:312:312) (370:370:370))
        (PORT datad (305:305:305) (351:351:351))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (376:376:376) (445:445:445))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (296:296:296))
        (PORT datab (156:156:156) (204:204:204))
        (PORT datac (313:313:313) (367:367:367))
        (PORT datad (325:325:325) (385:385:385))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (208:208:208))
        (PORT datab (346:346:346) (421:421:421))
        (PORT datac (230:230:230) (284:284:284))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (205:205:205))
        (PORT datac (141:141:141) (181:181:181))
        (PORT datad (325:325:325) (385:385:385))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (210:210:210))
        (PORT datac (230:230:230) (284:284:284))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (408:408:408))
        (PORT datab (322:322:322) (384:384:384))
        (PORT datad (308:308:308) (348:348:348))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (298:298:298))
        (PORT datab (234:234:234) (290:290:290))
        (PORT datac (321:321:321) (382:382:382))
        (PORT datad (180:180:180) (207:207:207))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (397:397:397))
        (PORT datab (237:237:237) (298:298:298))
        (PORT datac (458:458:458) (538:538:538))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (538:538:538))
        (PORT datab (233:233:233) (289:289:289))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (395:395:395))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (209:209:209))
        (PORT datac (216:216:216) (264:264:264))
        (PORT datad (216:216:216) (261:261:261))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (554:554:554))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (333:333:333) (396:396:396))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (284:284:284))
        (PORT datab (240:240:240) (295:295:295))
        (PORT datac (219:219:219) (267:267:267))
        (PORT datad (239:239:239) (300:300:300))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (418:418:418))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (352:352:352) (419:419:419))
        (PORT datad (352:352:352) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (416:416:416))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (322:322:322) (375:375:375))
        (PORT datad (320:320:320) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (295:295:295))
        (PORT datab (233:233:233) (289:289:289))
        (PORT datac (224:224:224) (274:274:274))
        (PORT datad (354:354:354) (415:415:415))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (234:234:234))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (374:374:374) (443:443:443))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (147:147:147) (191:191:191))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (395:395:395))
        (PORT datab (241:241:241) (296:296:296))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (209:209:209))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (329:329:329))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (284:284:284))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (208:208:208))
        (PORT datad (226:226:226) (276:276:276))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (316:316:316))
        (PORT datab (160:160:160) (209:209:209))
        (PORT datad (265:265:265) (299:299:299))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (392:392:392))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (470:470:470))
        (PORT datab (353:353:353) (411:411:411))
        (PORT datac (439:439:439) (520:520:520))
        (PORT datad (723:723:723) (814:814:814))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2400:2400:2400))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (717:717:717) (776:776:776))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1748:1748:1748))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (596:596:596) (632:632:632))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (265:265:265))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1861:1861:1861))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (246:246:246))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1861:1861:1861))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1861:1861:1861))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (200:200:200) (251:251:251))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1861:1861:1861))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (261:261:261))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1861:1861:1861))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1861:1861:1861))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1418:1418:1418) (1614:1614:1614))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1906:1906:1906))
        (PORT clk (2077:2077:2077) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1987:1987:1987))
        (PORT d[1] (1382:1382:1382) (1638:1638:1638))
        (PORT d[2] (1848:1848:1848) (2192:2192:2192))
        (PORT d[3] (2065:2065:2065) (2467:2467:2467))
        (PORT d[4] (1470:1470:1470) (1743:1743:1743))
        (PORT d[5] (1738:1738:1738) (2037:2037:2037))
        (PORT d[6] (2093:2093:2093) (2494:2494:2494))
        (PORT d[7] (1541:1541:1541) (1839:1839:1839))
        (PORT d[8] (1067:1067:1067) (1290:1290:1290))
        (PORT d[9] (1941:1941:1941) (2285:2285:2285))
        (PORT d[10] (1384:1384:1384) (1645:1645:1645))
        (PORT d[11] (2021:2021:2021) (2403:2403:2403))
        (PORT d[12] (1887:1887:1887) (2229:2229:2229))
        (PORT clk (2075:2075:2075) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1611:1611:1611))
        (PORT clk (2075:2075:2075) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2330:2330:2330))
        (PORT d[0] (1875:1875:1875) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (2066:2066:2066))
        (PORT d[1] (1935:1935:1935) (2254:2254:2254))
        (PORT d[2] (1704:1704:1704) (1995:1995:1995))
        (PORT d[3] (2101:2101:2101) (2487:2487:2487))
        (PORT d[4] (1685:1685:1685) (2012:2012:2012))
        (PORT d[5] (1901:1901:1901) (2239:2239:2239))
        (PORT d[6] (1855:1855:1855) (2158:2158:2158))
        (PORT d[7] (1779:1779:1779) (2082:2082:2082))
        (PORT d[8] (1243:1243:1243) (1471:1471:1471))
        (PORT d[9] (1394:1394:1394) (1652:1652:1652))
        (PORT d[10] (1677:1677:1677) (1978:1978:1978))
        (PORT d[11] (1571:1571:1571) (1834:1834:1834))
        (PORT d[12] (1528:1528:1528) (1798:1798:1798))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (1274:1274:1274) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (513:513:513))
        (PORT datab (311:311:311) (392:392:392))
        (PORT datac (124:124:124) (161:161:161))
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1186w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (184:184:184))
        (PORT datac (126:126:126) (156:156:156))
        (PORT datad (123:123:123) (147:147:147))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1650:1650:1650))
        (PORT clk (1881:1881:1881) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1910:1910:1910))
        (PORT d[1] (1341:1341:1341) (1588:1588:1588))
        (PORT d[2] (1312:1312:1312) (1574:1574:1574))
        (PORT d[3] (1783:1783:1783) (2115:2115:2115))
        (PORT d[4] (1369:1369:1369) (1616:1616:1616))
        (PORT d[5] (1411:1411:1411) (1650:1650:1650))
        (PORT d[6] (1878:1878:1878) (2228:2228:2228))
        (PORT d[7] (1439:1439:1439) (1693:1693:1693))
        (PORT d[8] (996:996:996) (1190:1190:1190))
        (PORT d[9] (1986:1986:1986) (2323:2323:2323))
        (PORT d[10] (1232:1232:1232) (1467:1467:1467))
        (PORT d[11] (1588:1588:1588) (1895:1895:1895))
        (PORT d[12] (1991:1991:1991) (2326:2326:2326))
        (PORT clk (1879:1879:1879) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1527:1527:1527))
        (PORT clk (1879:1879:1879) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (2094:2094:2094))
        (PORT d[0] (1668:1668:1668) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1758:1758:1758))
        (PORT d[1] (1581:1581:1581) (1850:1850:1850))
        (PORT d[2] (1582:1582:1582) (1869:1869:1869))
        (PORT d[3] (2310:2310:2310) (2726:2726:2726))
        (PORT d[4] (1460:1460:1460) (1753:1753:1753))
        (PORT d[5] (1444:1444:1444) (1702:1702:1702))
        (PORT d[6] (1718:1718:1718) (2006:2006:2006))
        (PORT d[7] (1636:1636:1636) (1904:1904:1904))
        (PORT d[8] (1036:1036:1036) (1229:1229:1229))
        (PORT d[9] (1156:1156:1156) (1369:1369:1369))
        (PORT d[10] (1454:1454:1454) (1704:1704:1704))
        (PORT d[11] (1249:1249:1249) (1464:1464:1464))
        (PORT d[12] (1372:1372:1372) (1617:1617:1617))
        (PORT clk (1254:1254:1254) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (PORT d[0] (1007:1007:1007) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1178:1178:1178))
        (PORT asdata (488:488:488) (541:541:541))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (511:511:511))
        (PORT datab (309:309:309) (390:390:390))
        (PORT datac (122:122:122) (158:158:158))
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1215w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (234:234:234))
        (PORT datac (193:193:193) (228:228:228))
        (PORT datad (191:191:191) (222:222:222))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1800:1800:1800))
        (PORT clk (1940:1940:1940) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1893:1893:1893))
        (PORT d[1] (1364:1364:1364) (1612:1612:1612))
        (PORT d[2] (1654:1654:1654) (1958:1958:1958))
        (PORT d[3] (1975:1975:1975) (2334:2334:2334))
        (PORT d[4] (1641:1641:1641) (1942:1942:1942))
        (PORT d[5] (1723:1723:1723) (2006:2006:2006))
        (PORT d[6] (1678:1678:1678) (1999:1999:1999))
        (PORT d[7] (1633:1633:1633) (1913:1913:1913))
        (PORT d[8] (1041:1041:1041) (1258:1258:1258))
        (PORT d[9] (1737:1737:1737) (2048:2048:2048))
        (PORT d[10] (1468:1468:1468) (1743:1743:1743))
        (PORT d[11] (1821:1821:1821) (2159:2159:2159))
        (PORT d[12] (2132:2132:2132) (2518:2518:2518))
        (PORT clk (1938:1938:1938) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1458:1458:1458))
        (PORT clk (1938:1938:1938) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2172:2172:2172))
        (PORT d[0] (1592:1592:1592) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2173:2173:2173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1734:1734:1734))
        (PORT d[1] (1561:1561:1561) (1828:1828:1828))
        (PORT d[2] (1730:1730:1730) (2026:2026:2026))
        (PORT d[3] (2137:2137:2137) (2531:2531:2531))
        (PORT d[4] (1700:1700:1700) (2035:2035:2035))
        (PORT d[5] (1655:1655:1655) (1953:1953:1953))
        (PORT d[6] (1921:1921:1921) (2237:2237:2237))
        (PORT d[7] (1187:1187:1187) (1390:1390:1390))
        (PORT d[8] (983:983:983) (1178:1178:1178))
        (PORT d[9] (971:971:971) (1163:1163:1163))
        (PORT d[10] (1459:1459:1459) (1713:1713:1713))
        (PORT d[11] (1087:1087:1087) (1296:1296:1296))
        (PORT d[12] (1230:1230:1230) (1445:1445:1445))
        (PORT clk (1278:1278:1278) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (PORT d[0] (960:960:960) (1079:1079:1079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1403:1403:1403))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1178:1178:1178))
        (PORT asdata (365:365:365) (410:410:410))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (537:537:537))
        (PORT datab (1908:1908:1908) (2236:2236:2236))
        (PORT datac (368:368:368) (420:420:420))
        (PORT datad (2616:2616:2616) (3006:3006:3006))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (510:510:510))
        (PORT datab (307:307:307) (388:388:388))
        (PORT datac (120:120:120) (157:157:157))
        (PORT datad (462:462:462) (540:540:540))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1226w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (195:195:195) (233:233:233))
        (PORT datac (192:192:192) (227:227:227))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1603:1603:1603))
        (PORT clk (1878:1878:1878) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1704:1704:1704))
        (PORT d[1] (1353:1353:1353) (1603:1603:1603))
        (PORT d[2] (1610:1610:1610) (1916:1916:1916))
        (PORT d[3] (1784:1784:1784) (2116:2116:2116))
        (PORT d[4] (1542:1542:1542) (1809:1809:1809))
        (PORT d[5] (1572:1572:1572) (1823:1823:1823))
        (PORT d[6] (1865:1865:1865) (2208:2208:2208))
        (PORT d[7] (1603:1603:1603) (1881:1881:1881))
        (PORT d[8] (1001:1001:1001) (1196:1196:1196))
        (PORT d[9] (1765:1765:1765) (2086:2086:2086))
        (PORT d[10] (1326:1326:1326) (1587:1587:1587))
        (PORT d[11] (1753:1753:1753) (2085:2085:2085))
        (PORT d[12] (1909:1909:1909) (2264:2264:2264))
        (PORT clk (1876:1876:1876) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1342:1342:1342))
        (PORT clk (1876:1876:1876) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (2088:2088:2088))
        (PORT d[0] (1489:1489:1489) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1753:1753:1753))
        (PORT d[1] (1580:1580:1580) (1850:1850:1850))
        (PORT d[2] (1554:1554:1554) (1829:1829:1829))
        (PORT d[3] (2311:2311:2311) (2727:2727:2727))
        (PORT d[4] (1646:1646:1646) (1960:1960:1960))
        (PORT d[5] (1462:1462:1462) (1725:1725:1725))
        (PORT d[6] (1731:1731:1731) (2021:2021:2021))
        (PORT d[7] (1608:1608:1608) (1873:1873:1873))
        (PORT d[8] (840:840:840) (1000:1000:1000))
        (PORT d[9] (1162:1162:1162) (1380:1380:1380))
        (PORT d[10] (1435:1435:1435) (1684:1684:1684))
        (PORT d[11] (1244:1244:1244) (1459:1459:1459))
        (PORT d[12] (1393:1393:1393) (1644:1644:1644))
        (PORT clk (1260:1260:1260) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (PORT d[0] (1000:1000:1000) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1209:1209:1209))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1895:1895:1895) (2218:2218:2218))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1403:1403:1403))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1178:1178:1178))
        (PORT asdata (483:483:483) (537:537:537))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (510:510:510))
        (PORT datab (308:308:308) (389:389:389))
        (PORT datac (121:121:121) (158:158:158))
        (PORT datad (462:462:462) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1259w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (182:182:182))
        (PORT datac (125:125:125) (155:155:155))
        (PORT datad (122:122:122) (146:146:146))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1682:1682:1682))
        (PORT clk (2077:2077:2077) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (2005:2005:2005))
        (PORT d[1] (1705:1705:1705) (1998:1998:1998))
        (PORT d[2] (1705:1705:1705) (2025:2025:2025))
        (PORT d[3] (1902:1902:1902) (2239:2239:2239))
        (PORT d[4] (1843:1843:1843) (2171:2171:2171))
        (PORT d[5] (1896:1896:1896) (2213:2213:2213))
        (PORT d[6] (2073:2073:2073) (2462:2462:2462))
        (PORT d[7] (1566:1566:1566) (1868:1868:1868))
        (PORT d[8] (1488:1488:1488) (1783:1783:1783))
        (PORT d[9] (1944:1944:1944) (2290:2290:2290))
        (PORT d[10] (1398:1398:1398) (1658:1658:1658))
        (PORT d[11] (2197:2197:2197) (2598:2598:2598))
        (PORT d[12] (2002:2002:2002) (2378:2378:2378))
        (PORT clk (2075:2075:2075) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1442:1442:1442))
        (PORT clk (2075:2075:2075) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2329:2329:2329))
        (PORT d[0] (1553:1553:1553) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2086:2086:2086))
        (PORT d[1] (1791:1791:1791) (2097:2097:2097))
        (PORT d[2] (1616:1616:1616) (1923:1923:1923))
        (PORT d[3] (2293:2293:2293) (2709:2709:2709))
        (PORT d[4] (1723:1723:1723) (2061:2061:2061))
        (PORT d[5] (1856:1856:1856) (2171:2171:2171))
        (PORT d[6] (2024:2024:2024) (2354:2354:2354))
        (PORT d[7] (1453:1453:1453) (1705:1705:1705))
        (PORT d[8] (1083:1083:1083) (1291:1291:1291))
        (PORT d[9] (1376:1376:1376) (1631:1631:1631))
        (PORT d[10] (1726:1726:1726) (2026:2026:2026))
        (PORT d[11] (1330:1330:1330) (1569:1569:1569))
        (PORT d[12] (1522:1522:1522) (1791:1791:1791))
        (PORT clk (1282:1282:1282) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (PORT d[0] (1208:1208:1208) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (508:508:508))
        (PORT datab (305:305:305) (386:386:386))
        (PORT datac (118:118:118) (155:155:155))
        (PORT datad (462:462:462) (540:540:540))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1248w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (183:183:183))
        (PORT datac (125:125:125) (156:156:156))
        (PORT datad (123:123:123) (147:147:147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1444:1444:1444))
        (PORT clk (1854:1854:1854) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1732:1732:1732))
        (PORT d[1] (1360:1360:1360) (1611:1611:1611))
        (PORT d[2] (1484:1484:1484) (1770:1770:1770))
        (PORT d[3] (1954:1954:1954) (2311:2311:2311))
        (PORT d[4] (1718:1718:1718) (2004:2004:2004))
        (PORT d[5] (1550:1550:1550) (1809:1809:1809))
        (PORT d[6] (1869:1869:1869) (2214:2214:2214))
        (PORT d[7] (1601:1601:1601) (1875:1875:1875))
        (PORT d[8] (997:997:997) (1191:1191:1191))
        (PORT d[9] (1727:1727:1727) (2037:2037:2037))
        (PORT d[10] (1329:1329:1329) (1590:1590:1590))
        (PORT d[11] (1765:1765:1765) (2097:2097:2097))
        (PORT d[12] (1914:1914:1914) (2270:2270:2270))
        (PORT clk (1852:1852:1852) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1219:1219:1219))
        (PORT clk (1852:1852:1852) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (2070:2070:2070))
        (PORT d[0] (1386:1386:1386) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1948:1948:1948))
        (PORT d[1] (1574:1574:1574) (1843:1843:1843))
        (PORT d[2] (1438:1438:1438) (1709:1709:1709))
        (PORT d[3] (2355:2355:2355) (2788:2788:2788))
        (PORT d[4] (1504:1504:1504) (1808:1808:1808))
        (PORT d[5] (1465:1465:1465) (1732:1732:1732))
        (PORT d[6] (1739:1739:1739) (2030:2030:2030))
        (PORT d[7] (1259:1259:1259) (1488:1488:1488))
        (PORT d[8] (821:821:821) (975:975:975))
        (PORT d[9] (1145:1145:1145) (1358:1358:1358))
        (PORT d[10] (1496:1496:1496) (1757:1757:1757))
        (PORT d[11] (1173:1173:1173) (1372:1372:1372))
        (PORT d[12] (1209:1209:1209) (1428:1428:1428))
        (PORT clk (1265:1265:1265) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1289:1289:1289))
        (PORT d[0] (1011:1011:1011) (1160:1160:1160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (508:508:508))
        (PORT datab (306:306:306) (386:386:386))
        (PORT datac (118:118:118) (155:155:155))
        (PORT datad (462:462:462) (539:539:539))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1237w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (181:181:181))
        (PORT datac (123:123:123) (154:154:154))
        (PORT datad (121:121:121) (145:145:145))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1705:1705:1705))
        (PORT clk (2027:2027:2027) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2104:2104:2104))
        (PORT d[1] (2058:2058:2058) (2404:2404:2404))
        (PORT d[2] (1683:1683:1683) (2007:2007:2007))
        (PORT d[3] (1704:1704:1704) (2058:2058:2058))
        (PORT d[4] (1453:1453:1453) (1707:1707:1707))
        (PORT d[5] (1546:1546:1546) (1821:1821:1821))
        (PORT d[6] (1922:1922:1922) (2304:2304:2304))
        (PORT d[7] (1545:1545:1545) (1837:1837:1837))
        (PORT d[8] (1422:1422:1422) (1690:1690:1690))
        (PORT d[9] (1930:1930:1930) (2261:2261:2261))
        (PORT d[10] (1577:1577:1577) (1861:1861:1861))
        (PORT d[11] (1816:1816:1816) (2157:2157:2157))
        (PORT d[12] (2308:2308:2308) (2717:2717:2717))
        (PORT clk (2025:2025:2025) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1684:1684:1684))
        (PORT clk (2025:2025:2025) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2270:2270:2270))
        (PORT d[0] (1784:1784:1784) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (2104:2104:2104))
        (PORT d[1] (2111:2111:2111) (2452:2452:2452))
        (PORT d[2] (1370:1370:1370) (1626:1626:1626))
        (PORT d[3] (2103:2103:2103) (2498:2498:2498))
        (PORT d[4] (2004:2004:2004) (2373:2373:2373))
        (PORT d[5] (2093:2093:2093) (2456:2456:2456))
        (PORT d[6] (2050:2050:2050) (2384:2384:2384))
        (PORT d[7] (1620:1620:1620) (1895:1895:1895))
        (PORT d[8] (1478:1478:1478) (1746:1746:1746))
        (PORT d[9] (1397:1397:1397) (1656:1656:1656))
        (PORT d[10] (1688:1688:1688) (1981:1981:1981))
        (PORT d[11] (1513:1513:1513) (1782:1782:1782))
        (PORT d[12] (1433:1433:1433) (1675:1675:1675))
        (PORT clk (1259:1259:1259) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1283:1283:1283))
        (PORT d[0] (1243:1243:1243) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (887:887:887))
        (PORT datab (1916:1916:1916) (2245:2245:2245))
        (PORT datac (1064:1064:1064) (1220:1220:1220))
        (PORT datad (2614:2614:2614) (3004:3004:3004))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (515:515:515))
        (PORT datab (314:314:314) (395:395:395))
        (PORT datac (125:125:125) (163:163:163))
        (PORT datad (463:463:463) (541:541:541))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1270w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (246:246:246))
        (PORT datac (192:192:192) (227:227:227))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1389:1389:1389))
        (PORT clk (1950:1950:1950) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1894:1894:1894))
        (PORT d[1] (1358:1358:1358) (1612:1612:1612))
        (PORT d[2] (1659:1659:1659) (1964:1964:1964))
        (PORT d[3] (2133:2133:2133) (2511:2511:2511))
        (PORT d[4] (1475:1475:1475) (1757:1757:1757))
        (PORT d[5] (1741:1741:1741) (2027:2027:2027))
        (PORT d[6] (1679:1679:1679) (2005:2005:2005))
        (PORT d[7] (1665:1665:1665) (1962:1962:1962))
        (PORT d[8] (1385:1385:1385) (1644:1644:1644))
        (PORT d[9] (1971:1971:1971) (2338:2338:2338))
        (PORT d[10] (1499:1499:1499) (1782:1782:1782))
        (PORT d[11] (1678:1678:1678) (1999:1999:1999))
        (PORT d[12] (2115:2115:2115) (2497:2497:2497))
        (PORT clk (1948:1948:1948) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1520:1520:1520))
        (PORT clk (1948:1948:1948) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (2183:2183:2183))
        (PORT d[0] (1483:1483:1483) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1955:1955:1955))
        (PORT d[1] (1575:1575:1575) (1845:1845:1845))
        (PORT d[2] (1890:1890:1890) (2203:2203:2203))
        (PORT d[3] (2178:2178:2178) (2590:2590:2590))
        (PORT d[4] (1708:1708:1708) (2044:2044:2044))
        (PORT d[5] (1813:1813:1813) (2144:2144:2144))
        (PORT d[6] (1934:1934:1934) (2257:2257:2257))
        (PORT d[7] (1169:1169:1169) (1381:1381:1381))
        (PORT d[8] (973:973:973) (1160:1160:1160))
        (PORT d[9] (954:954:954) (1140:1140:1140))
        (PORT d[10] (1450:1450:1450) (1707:1707:1707))
        (PORT d[11] (1075:1075:1075) (1269:1269:1269))
        (PORT d[12] (1076:1076:1076) (1272:1272:1272))
        (PORT clk (1281:1281:1281) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (PORT d[0] (845:845:845) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1198:1198:1198))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (620:620:620) (699:699:699))
        (PORT datad (2615:2615:2615) (3004:3004:3004))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (129:129:129))
        (PORT datac (1182:1182:1182) (1385:1385:1385))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (675:675:675))
        (PORT datab (635:635:635) (747:747:747))
        (PORT datad (169:169:169) (200:200:200))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (832:832:832))
        (PORT datab (150:150:150) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (208:208:208))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (406:406:406))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1842:1842:1842))
        (PORT datac (1686:1686:1686) (1949:1949:1949))
        (PORT datad (1848:1848:1848) (2127:2127:2127))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1842:1842:1842))
        (PORT datad (1849:1849:1849) (2127:2127:2127))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (280:280:280))
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (217:217:217) (268:268:268))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (233:233:233))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (231:231:231) (285:285:285))
        (PORT datad (203:203:203) (233:233:233))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1409:1409:1409))
        (PORT clk (1401:1401:1401) (1530:1530:1530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (1070:1070:1070))
        (PORT d[1] (1299:1299:1299) (1515:1515:1515))
        (PORT d[2] (1370:1370:1370) (1601:1601:1601))
        (PORT d[3] (1175:1175:1175) (1408:1408:1408))
        (PORT d[4] (1072:1072:1072) (1263:1263:1263))
        (PORT d[5] (1310:1310:1310) (1546:1546:1546))
        (PORT d[6] (1217:1217:1217) (1408:1408:1408))
        (PORT d[7] (1411:1411:1411) (1644:1644:1644))
        (PORT d[8] (1645:1645:1645) (1952:1952:1952))
        (PORT d[9] (1405:1405:1405) (1637:1637:1637))
        (PORT d[10] (1258:1258:1258) (1461:1461:1461))
        (PORT d[11] (1233:1233:1233) (1423:1423:1423))
        (PORT d[12] (1639:1639:1639) (1921:1921:1921))
        (PORT clk (1399:1399:1399) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1118:1118:1118))
        (PORT clk (1399:1399:1399) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1530:1530:1530))
        (PORT d[0] (1298:1298:1298) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2256:2256:2256))
        (PORT d[1] (2154:2154:2154) (2515:2515:2515))
        (PORT d[2] (1140:1140:1140) (1335:1335:1335))
        (PORT d[3] (1239:1239:1239) (1470:1470:1470))
        (PORT d[4] (1694:1694:1694) (1990:1990:1990))
        (PORT d[5] (1438:1438:1438) (1683:1683:1683))
        (PORT d[6] (1710:1710:1710) (1975:1975:1975))
        (PORT d[7] (1460:1460:1460) (1660:1660:1660))
        (PORT d[8] (1360:1360:1360) (1607:1607:1607))
        (PORT d[9] (1355:1355:1355) (1574:1574:1574))
        (PORT d[10] (1449:1449:1449) (1703:1703:1703))
        (PORT d[11] (1321:1321:1321) (1533:1533:1533))
        (PORT d[12] (1377:1377:1377) (1614:1614:1614))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (926:926:926) (1030:1030:1030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (194:194:194) (237:237:237))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (450:450:450))
        (PORT datab (270:270:270) (334:334:334))
        (PORT datac (320:320:320) (375:375:375))
        (PORT datad (304:304:304) (346:346:346))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1156:1156:1156))
        (PORT clk (1599:1599:1599) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1173:1173:1173))
        (PORT d[1] (742:742:742) (873:873:873))
        (PORT d[2] (572:572:572) (683:683:683))
        (PORT d[3] (600:600:600) (724:724:724))
        (PORT d[4] (573:573:573) (680:680:680))
        (PORT d[5] (564:564:564) (671:671:671))
        (PORT d[6] (1297:1297:1297) (1521:1521:1521))
        (PORT d[7] (723:723:723) (852:852:852))
        (PORT d[8] (723:723:723) (866:866:866))
        (PORT d[9] (898:898:898) (1035:1035:1035))
        (PORT d[10] (714:714:714) (842:842:842))
        (PORT d[11] (697:697:697) (820:820:820))
        (PORT d[12] (897:897:897) (1051:1051:1051))
        (PORT clk (1597:1597:1597) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (669:669:669) (712:712:712))
        (PORT clk (1597:1597:1597) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1759:1759:1759))
        (PORT d[0] (951:951:951) (1002:1002:1002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1504:1504:1504))
        (PORT d[1] (1019:1019:1019) (1175:1175:1175))
        (PORT d[2] (1480:1480:1480) (1739:1739:1739))
        (PORT d[3] (1022:1022:1022) (1208:1208:1208))
        (PORT d[4] (761:761:761) (887:887:887))
        (PORT d[5] (1048:1048:1048) (1233:1233:1233))
        (PORT d[6] (975:975:975) (1123:1123:1123))
        (PORT d[7] (741:741:741) (846:846:846))
        (PORT d[8] (777:777:777) (911:911:911))
        (PORT d[9] (703:703:703) (805:805:805))
        (PORT d[10] (1078:1078:1078) (1238:1238:1238))
        (PORT d[11] (738:738:738) (861:861:861))
        (PORT d[12] (779:779:779) (900:900:900))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (541:541:541) (604:604:604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (512:512:512))
        (PORT datab (203:203:203) (238:238:238))
        (PORT datac (226:226:226) (289:289:289))
        (PORT datad (290:290:290) (363:363:363))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1245:1245:1245))
        (PORT clk (1396:1396:1396) (1534:1534:1534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1535:1535:1535))
        (PORT d[1] (1219:1219:1219) (1395:1395:1395))
        (PORT d[2] (1143:1143:1143) (1371:1371:1371))
        (PORT d[3] (966:966:966) (1157:1157:1157))
        (PORT d[4] (1177:1177:1177) (1387:1387:1387))
        (PORT d[5] (1392:1392:1392) (1623:1623:1623))
        (PORT d[6] (1237:1237:1237) (1484:1484:1484))
        (PORT d[7] (1221:1221:1221) (1445:1445:1445))
        (PORT d[8] (1477:1477:1477) (1754:1754:1754))
        (PORT d[9] (1248:1248:1248) (1467:1467:1467))
        (PORT d[10] (1283:1283:1283) (1511:1511:1511))
        (PORT d[11] (1139:1139:1139) (1363:1363:1363))
        (PORT d[12] (1330:1330:1330) (1551:1551:1551))
        (PORT clk (1394:1394:1394) (1532:1532:1532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1207:1207:1207))
        (PORT clk (1394:1394:1394) (1532:1532:1532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1534:1534:1534))
        (PORT d[0] (1413:1413:1413) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1641:1641:1641))
        (PORT d[1] (1936:1936:1936) (2254:2254:2254))
        (PORT d[2] (2235:2235:2235) (2630:2630:2630))
        (PORT d[3] (1396:1396:1396) (1654:1654:1654))
        (PORT d[4] (1545:1545:1545) (1785:1785:1785))
        (PORT d[5] (1332:1332:1332) (1564:1564:1564))
        (PORT d[6] (1438:1438:1438) (1642:1642:1642))
        (PORT d[7] (1650:1650:1650) (1929:1929:1929))
        (PORT d[8] (1216:1216:1216) (1435:1435:1435))
        (PORT d[9] (1418:1418:1418) (1671:1671:1671))
        (PORT d[10] (1420:1420:1420) (1659:1659:1659))
        (PORT d[11] (1233:1233:1233) (1462:1462:1462))
        (PORT d[12] (1159:1159:1159) (1360:1360:1360))
        (PORT clk (1233:1233:1233) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1256:1256:1256))
        (PORT d[0] (987:987:987) (1122:1122:1122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1255:1255:1255))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (963:963:963))
        (PORT datab (1038:1038:1038) (1201:1201:1201))
        (PORT datac (1567:1567:1567) (1856:1856:1856))
        (PORT datad (1249:1249:1249) (1427:1427:1427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (450:450:450))
        (PORT datab (250:250:250) (308:308:308))
        (PORT datac (200:200:200) (234:234:234))
        (PORT datad (251:251:251) (309:309:309))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1637:1637:1637))
        (PORT clk (1301:1301:1301) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1200:1200:1200))
        (PORT d[1] (1580:1580:1580) (1852:1852:1852))
        (PORT d[2] (1367:1367:1367) (1643:1643:1643))
        (PORT d[3] (1019:1019:1019) (1222:1222:1222))
        (PORT d[4] (993:993:993) (1178:1178:1178))
        (PORT d[5] (1421:1421:1421) (1676:1676:1676))
        (PORT d[6] (1226:1226:1226) (1462:1462:1462))
        (PORT d[7] (1426:1426:1426) (1675:1675:1675))
        (PORT d[8] (1380:1380:1380) (1638:1638:1638))
        (PORT d[9] (1301:1301:1301) (1532:1532:1532))
        (PORT d[10] (1288:1288:1288) (1530:1530:1530))
        (PORT d[11] (1353:1353:1353) (1612:1612:1612))
        (PORT d[12] (1716:1716:1716) (2018:2018:2018))
        (PORT clk (1299:1299:1299) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1215:1215:1215))
        (PORT clk (1299:1299:1299) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1408:1408:1408))
        (PORT d[0] (1377:1377:1377) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (2072:2072:2072))
        (PORT d[1] (2117:2117:2117) (2462:2462:2462))
        (PORT d[2] (1854:1854:1854) (2191:2191:2191))
        (PORT d[3] (1779:1779:1779) (2102:2102:2102))
        (PORT d[4] (1790:1790:1790) (2087:2087:2087))
        (PORT d[5] (1441:1441:1441) (1688:1688:1688))
        (PORT d[6] (1866:1866:1866) (2181:2181:2181))
        (PORT d[7] (1500:1500:1500) (1756:1756:1756))
        (PORT d[8] (1395:1395:1395) (1647:1647:1647))
        (PORT d[9] (1689:1689:1689) (1980:1980:1980))
        (PORT d[10] (1609:1609:1609) (1881:1881:1881))
        (PORT d[11] (1420:1420:1420) (1682:1682:1682))
        (PORT d[12] (1325:1325:1325) (1541:1541:1541))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (PORT d[0] (1188:1188:1188) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (775:775:775))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1564:1564:1564) (1852:1852:1852))
        (PORT datad (899:899:899) (1016:1016:1016))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (314:314:314))
        (PORT datab (313:313:313) (394:394:394))
        (PORT datac (402:402:402) (486:486:486))
        (PORT datad (124:124:124) (144:144:144))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2089:2089:2089))
        (PORT clk (1968:1968:1968) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1774:1774:1774))
        (PORT d[1] (1539:1539:1539) (1807:1807:1807))
        (PORT d[2] (1684:1684:1684) (1999:1999:1999))
        (PORT d[3] (2068:2068:2068) (2473:2473:2473))
        (PORT d[4] (1655:1655:1655) (1953:1953:1953))
        (PORT d[5] (2126:2126:2126) (2456:2456:2456))
        (PORT d[6] (1906:1906:1906) (2267:2267:2267))
        (PORT d[7] (1713:1713:1713) (2023:2023:2023))
        (PORT d[8] (1456:1456:1456) (1745:1745:1745))
        (PORT d[9] (1919:1919:1919) (2248:2248:2248))
        (PORT d[10] (1600:1600:1600) (1901:1901:1901))
        (PORT d[11] (1999:1999:1999) (2368:2368:2368))
        (PORT d[12] (2400:2400:2400) (2834:2834:2834))
        (PORT clk (1966:1966:1966) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1915:1915:1915))
        (PORT clk (1966:1966:1966) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2185:2185:2185))
        (PORT d[0] (1968:1968:1968) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1958:1958:1958))
        (PORT d[1] (2150:2150:2150) (2507:2507:2507))
        (PORT d[2] (1733:1733:1733) (2042:2042:2042))
        (PORT d[3] (1894:1894:1894) (2258:2258:2258))
        (PORT d[4] (2018:2018:2018) (2393:2393:2393))
        (PORT d[5] (1683:1683:1683) (1982:1982:1982))
        (PORT d[6] (2193:2193:2193) (2537:2537:2537))
        (PORT d[7] (1774:1774:1774) (2077:2077:2077))
        (PORT d[8] (1444:1444:1444) (1707:1707:1707))
        (PORT d[9] (1585:1585:1585) (1878:1878:1878))
        (PORT d[10] (1713:1713:1713) (2018:2018:2018))
        (PORT d[11] (1518:1518:1518) (1787:1787:1787))
        (PORT d[12] (1484:1484:1484) (1737:1737:1737))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (PORT d[0] (1296:1296:1296) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (315:315:315))
        (PORT datab (314:314:314) (396:396:396))
        (PORT datac (403:403:403) (488:488:488))
        (PORT datad (124:124:124) (144:144:144))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1968:1968:1968))
        (PORT clk (1924:1924:1924) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1816:1816:1816))
        (PORT d[1] (1716:1716:1716) (2011:2011:2011))
        (PORT d[2] (1659:1659:1659) (1977:1977:1977))
        (PORT d[3] (1999:1999:1999) (2384:2384:2384))
        (PORT d[4] (1611:1611:1611) (1893:1893:1893))
        (PORT d[5] (1988:1988:1988) (2313:2313:2313))
        (PORT d[6] (2093:2093:2093) (2489:2489:2489))
        (PORT d[7] (1918:1918:1918) (2275:2275:2275))
        (PORT d[8] (1622:1622:1622) (1928:1928:1928))
        (PORT d[9] (1720:1720:1720) (2028:2028:2028))
        (PORT d[10] (1755:1755:1755) (2073:2073:2073))
        (PORT d[11] (2036:2036:2036) (2417:2417:2417))
        (PORT d[12] (2062:2062:2062) (2437:2437:2437))
        (PORT clk (1922:1922:1922) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1891:1891:1891))
        (PORT clk (1922:1922:1922) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2134:2134:2134))
        (PORT d[0] (1968:1968:1968) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1967:1967:1967))
        (PORT d[1] (2334:2334:2334) (2717:2717:2717))
        (PORT d[2] (1563:1563:1563) (1848:1848:1848))
        (PORT d[3] (1848:1848:1848) (2191:2191:2191))
        (PORT d[4] (1916:1916:1916) (2281:2281:2281))
        (PORT d[5] (1689:1689:1689) (1983:1983:1983))
        (PORT d[6] (2196:2196:2196) (2540:2540:2540))
        (PORT d[7] (1669:1669:1669) (1962:1962:1962))
        (PORT d[8] (1426:1426:1426) (1681:1681:1681))
        (PORT d[9] (1604:1604:1604) (1897:1897:1897))
        (PORT d[10] (1702:1702:1702) (1995:1995:1995))
        (PORT d[11] (1716:1716:1716) (2007:2007:2007))
        (PORT d[12] (1647:1647:1647) (1926:1926:1926))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (1359:1359:1359) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (226:226:226))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (118:118:118) (139:139:139))
        (PORT datad (140:140:140) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1610:1610:1610))
        (PORT clk (1488:1488:1488) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1482:1482:1482))
        (PORT d[1] (1440:1440:1440) (1683:1683:1683))
        (PORT d[2] (1565:1565:1565) (1843:1843:1843))
        (PORT d[3] (1565:1565:1565) (1861:1861:1861))
        (PORT d[4] (1422:1422:1422) (1689:1689:1689))
        (PORT d[5] (1331:1331:1331) (1564:1564:1564))
        (PORT d[6] (1772:1772:1772) (2101:2101:2101))
        (PORT d[7] (1367:1367:1367) (1628:1628:1628))
        (PORT d[8] (1512:1512:1512) (1811:1811:1811))
        (PORT d[9] (1866:1866:1866) (2204:2204:2204))
        (PORT d[10] (1512:1512:1512) (1780:1780:1780))
        (PORT d[11] (1431:1431:1431) (1709:1709:1709))
        (PORT d[12] (1800:1800:1800) (2119:2119:2119))
        (PORT clk (1486:1486:1486) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1581:1581:1581))
        (PORT clk (1486:1486:1486) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1636:1636:1636))
        (PORT d[0] (1709:1709:1709) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1637:1637:1637))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1637:1637:1637))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1637:1637:1637))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2054:2054:2054))
        (PORT d[1] (2109:2109:2109) (2464:2464:2464))
        (PORT d[2] (1594:1594:1594) (1879:1879:1879))
        (PORT d[3] (1492:1492:1492) (1777:1777:1777))
        (PORT d[4] (2038:2038:2038) (2415:2415:2415))
        (PORT d[5] (1444:1444:1444) (1707:1707:1707))
        (PORT d[6] (1847:1847:1847) (2127:2127:2127))
        (PORT d[7] (1710:1710:1710) (2017:2017:2017))
        (PORT d[8] (1281:1281:1281) (1505:1505:1505))
        (PORT d[9] (1491:1491:1491) (1756:1756:1756))
        (PORT d[10] (1361:1361:1361) (1590:1590:1590))
        (PORT d[11] (1475:1475:1475) (1703:1703:1703))
        (PORT d[12] (1423:1423:1423) (1668:1668:1668))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (1142:1142:1142) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (446:446:446))
        (PORT datab (247:247:247) (306:306:306))
        (PORT datac (205:205:205) (239:239:239))
        (PORT datad (245:245:245) (302:302:302))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1445:1445:1445))
        (PORT clk (1549:1549:1549) (1704:1704:1704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1649:1649:1649))
        (PORT d[1] (1579:1579:1579) (1836:1836:1836))
        (PORT d[2] (1387:1387:1387) (1638:1638:1638))
        (PORT d[3] (1560:1560:1560) (1846:1846:1846))
        (PORT d[4] (1373:1373:1373) (1616:1616:1616))
        (PORT d[5] (1499:1499:1499) (1754:1754:1754))
        (PORT d[6] (1778:1778:1778) (2105:2105:2105))
        (PORT d[7] (1503:1503:1503) (1782:1782:1782))
        (PORT d[8] (1530:1530:1530) (1829:1829:1829))
        (PORT d[9] (1834:1834:1834) (2167:2167:2167))
        (PORT d[10] (1687:1687:1687) (1979:1979:1979))
        (PORT d[11] (1792:1792:1792) (2136:2136:2136))
        (PORT d[12] (1806:1806:1806) (2133:2133:2133))
        (PORT clk (1547:1547:1547) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1521:1521:1521))
        (PORT clk (1547:1547:1547) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1704:1704:1704))
        (PORT d[0] (1639:1639:1639) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1731:1731:1731))
        (PORT d[1] (2169:2169:2169) (2539:2539:2539))
        (PORT d[2] (1412:1412:1412) (1687:1687:1687))
        (PORT d[3] (1481:1481:1481) (1767:1767:1767))
        (PORT d[4] (1559:1559:1559) (1847:1847:1847))
        (PORT d[5] (1565:1565:1565) (1829:1829:1829))
        (PORT d[6] (1838:1838:1838) (2120:2120:2120))
        (PORT d[7] (1869:1869:1869) (2189:2189:2189))
        (PORT d[8] (1291:1291:1291) (1515:1515:1515))
        (PORT d[9] (1451:1451:1451) (1701:1701:1701))
        (PORT d[10] (1515:1515:1515) (1763:1763:1763))
        (PORT d[11] (1487:1487:1487) (1717:1717:1717))
        (PORT d[12] (1441:1441:1441) (1694:1694:1694))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (1122:1122:1122) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (932:932:932))
        (PORT datab (1016:1016:1016) (1173:1173:1173))
        (PORT datac (1565:1565:1565) (1853:1853:1853))
        (PORT datad (1255:1255:1255) (1434:1434:1434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1458:1458:1458))
        (PORT datab (1515:1515:1515) (1691:1691:1691))
        (PORT datac (1369:1369:1369) (1584:1584:1584))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2369:2369:2369))
        (PORT datab (3140:3140:3140) (3639:3639:3639))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (445:445:445))
        (PORT datab (247:247:247) (305:305:305))
        (PORT datac (312:312:312) (365:365:365))
        (PORT datad (308:308:308) (351:351:351))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1319:1319:1319))
        (PORT clk (1514:1514:1514) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1649:1649:1649))
        (PORT d[1] (942:942:942) (1105:1105:1105))
        (PORT d[2] (975:975:975) (1161:1161:1161))
        (PORT d[3] (1211:1211:1211) (1450:1450:1450))
        (PORT d[4] (946:946:946) (1112:1112:1112))
        (PORT d[5] (1114:1114:1114) (1308:1308:1308))
        (PORT d[6] (914:914:914) (1073:1073:1073))
        (PORT d[7] (755:755:755) (892:892:892))
        (PORT d[8] (888:888:888) (1044:1044:1044))
        (PORT d[9] (1294:1294:1294) (1508:1508:1508))
        (PORT d[10] (883:883:883) (1030:1030:1030))
        (PORT d[11] (1036:1036:1036) (1201:1201:1201))
        (PORT d[12] (1302:1302:1302) (1524:1524:1524))
        (PORT clk (1512:1512:1512) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (942:942:942))
        (PORT clk (1512:1512:1512) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1664:1664:1664))
        (PORT d[0] (1148:1148:1148) (1235:1235:1235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1561:1561:1561))
        (PORT d[1] (1575:1575:1575) (1808:1808:1808))
        (PORT d[2] (1269:1269:1269) (1496:1496:1496))
        (PORT d[3] (1011:1011:1011) (1193:1193:1193))
        (PORT d[4] (1125:1125:1125) (1341:1341:1341))
        (PORT d[5] (919:919:919) (1089:1089:1089))
        (PORT d[6] (1347:1347:1347) (1571:1571:1571))
        (PORT d[7] (1106:1106:1106) (1269:1269:1269))
        (PORT d[8] (1168:1168:1168) (1362:1362:1362))
        (PORT d[9] (1114:1114:1114) (1284:1284:1284))
        (PORT d[10] (1154:1154:1154) (1338:1338:1338))
        (PORT d[11] (1061:1061:1061) (1227:1227:1227))
        (PORT d[12] (1147:1147:1147) (1322:1322:1322))
        (PORT clk (1259:1259:1259) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (PORT d[0] (866:866:866) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1281:1281:1281))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (509:509:509))
        (PORT datab (204:204:204) (240:240:240))
        (PORT datac (224:224:224) (286:286:286))
        (PORT datad (287:287:287) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1329:1329:1329))
        (PORT clk (1492:1492:1492) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1239:1239:1239))
        (PORT d[1] (1132:1132:1132) (1323:1323:1323))
        (PORT d[2] (993:993:993) (1175:1175:1175))
        (PORT d[3] (1214:1214:1214) (1452:1452:1452))
        (PORT d[4] (1113:1113:1113) (1298:1298:1298))
        (PORT d[5] (1119:1119:1119) (1313:1313:1313))
        (PORT d[6] (1019:1019:1019) (1183:1183:1183))
        (PORT d[7] (1047:1047:1047) (1218:1218:1218))
        (PORT d[8] (904:904:904) (1061:1061:1061))
        (PORT d[9] (1421:1421:1421) (1661:1661:1661))
        (PORT d[10] (905:905:905) (1060:1060:1060))
        (PORT d[11] (897:897:897) (1046:1046:1046))
        (PORT d[12] (1285:1285:1285) (1501:1501:1501))
        (PORT clk (1490:1490:1490) (1646:1646:1646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1101:1101:1101))
        (PORT clk (1490:1490:1490) (1646:1646:1646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1648:1648:1648))
        (PORT d[0] (1298:1298:1298) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1649:1649:1649))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1649:1649:1649))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1649:1649:1649))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1764:1764:1764))
        (PORT d[1] (1572:1572:1572) (1802:1802:1802))
        (PORT d[2] (1286:1286:1286) (1514:1514:1514))
        (PORT d[3] (1031:1031:1031) (1220:1220:1220))
        (PORT d[4] (1321:1321:1321) (1563:1563:1563))
        (PORT d[5] (922:922:922) (1095:1095:1095))
        (PORT d[6] (1908:1908:1908) (2203:2203:2203))
        (PORT d[7] (1272:1272:1272) (1452:1452:1452))
        (PORT d[8] (1162:1162:1162) (1355:1355:1355))
        (PORT d[9] (1356:1356:1356) (1575:1575:1575))
        (PORT d[10] (1527:1527:1527) (1765:1765:1765))
        (PORT d[11] (1080:1080:1080) (1250:1250:1250))
        (PORT d[12] (1317:1317:1317) (1521:1521:1521))
        (PORT clk (1272:1272:1272) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (PORT d[0] (858:858:858) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (451:451:451))
        (PORT datab (272:272:272) (336:336:336))
        (PORT datac (321:321:321) (376:376:376))
        (PORT datad (304:304:304) (345:345:345))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1334:1334:1334))
        (PORT clk (1497:1497:1497) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (1066:1066:1066))
        (PORT d[1] (947:947:947) (1110:1110:1110))
        (PORT d[2] (973:973:973) (1151:1151:1151))
        (PORT d[3] (1160:1160:1160) (1394:1394:1394))
        (PORT d[4] (947:947:947) (1111:1111:1111))
        (PORT d[5] (1095:1095:1095) (1291:1291:1291))
        (PORT d[6] (928:928:928) (1092:1092:1092))
        (PORT d[7] (893:893:893) (1049:1049:1049))
        (PORT d[8] (912:912:912) (1072:1072:1072))
        (PORT d[9] (1422:1422:1422) (1662:1662:1662))
        (PORT d[10] (1040:1040:1040) (1209:1209:1209))
        (PORT d[11] (879:879:879) (1020:1020:1020))
        (PORT d[12] (1263:1263:1263) (1466:1466:1466))
        (PORT clk (1495:1495:1495) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1163:1163:1163))
        (PORT clk (1495:1495:1495) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1661:1661:1661))
        (PORT d[0] (1353:1353:1353) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1921:1921:1921))
        (PORT d[1] (1572:1572:1572) (1803:1803:1803))
        (PORT d[2] (949:949:949) (1120:1120:1120))
        (PORT d[3] (1027:1027:1027) (1217:1217:1217))
        (PORT d[4] (1299:1299:1299) (1538:1538:1538))
        (PORT d[5] (1054:1054:1054) (1241:1241:1241))
        (PORT d[6] (1511:1511:1511) (1757:1757:1757))
        (PORT d[7] (1110:1110:1110) (1270:1270:1270))
        (PORT d[8] (1044:1044:1044) (1234:1234:1234))
        (PORT d[9] (1115:1115:1115) (1285:1285:1285))
        (PORT d[10] (1319:1319:1319) (1522:1522:1522))
        (PORT d[11] (1073:1073:1073) (1235:1235:1235))
        (PORT d[12] (1158:1158:1158) (1336:1336:1336))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (853:853:853) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (589:589:589))
        (PORT datab (512:512:512) (594:594:594))
        (PORT datac (1565:1565:1565) (1853:1853:1853))
        (PORT datad (1255:1255:1255) (1434:1434:1434))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (233:233:233))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (230:230:230) (284:284:284))
        (PORT datad (203:203:203) (233:233:233))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1336:1336:1336))
        (PORT clk (1522:1522:1522) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1445:1445:1445))
        (PORT d[1] (748:748:748) (879:879:879))
        (PORT d[2] (779:779:779) (929:929:929))
        (PORT d[3] (1240:1240:1240) (1485:1485:1485))
        (PORT d[4] (1138:1138:1138) (1328:1328:1328))
        (PORT d[5] (745:745:745) (872:872:872))
        (PORT d[6] (741:741:741) (877:877:877))
        (PORT d[7] (714:714:714) (845:845:845))
        (PORT d[8] (754:754:754) (903:903:903))
        (PORT d[9] (1600:1600:1600) (1863:1863:1863))
        (PORT d[10] (712:712:712) (836:836:836))
        (PORT d[11] (688:688:688) (806:806:806))
        (PORT d[12] (1088:1088:1088) (1273:1273:1273))
        (PORT clk (1520:1520:1520) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (880:880:880) (952:952:952))
        (PORT clk (1520:1520:1520) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1676:1676:1676))
        (PORT d[0] (1164:1164:1164) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1555:1555:1555))
        (PORT d[1] (1383:1383:1383) (1589:1589:1589))
        (PORT d[2] (1288:1288:1288) (1520:1520:1520))
        (PORT d[3] (994:994:994) (1177:1177:1177))
        (PORT d[4] (1303:1303:1303) (1540:1540:1540))
        (PORT d[5] (933:933:933) (1109:1109:1109))
        (PORT d[6] (1526:1526:1526) (1780:1780:1780))
        (PORT d[7] (936:936:936) (1070:1070:1070))
        (PORT d[8] (1221:1221:1221) (1437:1437:1437))
        (PORT d[9] (924:924:924) (1064:1064:1064))
        (PORT d[10] (1271:1271:1271) (1462:1462:1462))
        (PORT d[11] (906:906:906) (1045:1045:1045))
        (PORT d[12] (981:981:981) (1137:1137:1137))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (848:848:848) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1879:1879:1879))
        (PORT datab (660:660:660) (756:756:756))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (684:684:684) (780:780:780))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (314:314:314))
        (PORT datab (313:313:313) (395:395:395))
        (PORT datac (402:402:402) (487:487:487))
        (PORT datad (124:124:124) (144:144:144))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1481:1481:1481))
        (PORT clk (1284:1284:1284) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1426:1426:1426))
        (PORT d[1] (1366:1366:1366) (1606:1606:1606))
        (PORT d[2] (1525:1525:1525) (1816:1816:1816))
        (PORT d[3] (1283:1283:1283) (1513:1513:1513))
        (PORT d[4] (1449:1449:1449) (1686:1686:1686))
        (PORT d[5] (1473:1473:1473) (1733:1733:1733))
        (PORT d[6] (1244:1244:1244) (1483:1483:1483))
        (PORT d[7] (1464:1464:1464) (1730:1730:1730))
        (PORT d[8] (1521:1521:1521) (1811:1811:1811))
        (PORT d[9] (1414:1414:1414) (1659:1659:1659))
        (PORT d[10] (1521:1521:1521) (1792:1792:1792))
        (PORT d[11] (1542:1542:1542) (1834:1834:1834))
        (PORT d[12] (1641:1641:1641) (1925:1925:1925))
        (PORT clk (1282:1282:1282) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1354:1354:1354))
        (PORT clk (1282:1282:1282) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1390:1390:1390))
        (PORT d[0] (1519:1519:1519) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2059:2059:2059))
        (PORT d[1] (2105:2105:2105) (2449:2449:2449))
        (PORT d[2] (1647:1647:1647) (1952:1952:1952))
        (PORT d[3] (1436:1436:1436) (1707:1707:1707))
        (PORT d[4] (1549:1549:1549) (1799:1799:1799))
        (PORT d[5] (1426:1426:1426) (1662:1662:1662))
        (PORT d[6] (1829:1829:1829) (2131:2131:2131))
        (PORT d[7] (1494:1494:1494) (1747:1747:1747))
        (PORT d[8] (1537:1537:1537) (1807:1807:1807))
        (PORT d[9] (1488:1488:1488) (1759:1759:1759))
        (PORT d[10] (1455:1455:1455) (1700:1700:1700))
        (PORT d[11] (1448:1448:1448) (1718:1718:1718))
        (PORT d[12] (1522:1522:1522) (1768:1768:1768))
        (PORT clk (1297:1297:1297) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (PORT d[0] (1046:1046:1046) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (232:232:232))
        (PORT datab (158:158:158) (213:213:213))
        (PORT datac (229:229:229) (283:283:283))
        (PORT datad (203:203:203) (233:233:233))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1433:1433:1433))
        (PORT clk (1562:1562:1562) (1732:1732:1732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1413:1413:1413))
        (PORT d[1] (1523:1523:1523) (1784:1784:1784))
        (PORT d[2] (1296:1296:1296) (1553:1553:1553))
        (PORT d[3] (1563:1563:1563) (1845:1845:1845))
        (PORT d[4] (1345:1345:1345) (1573:1573:1573))
        (PORT d[5] (1105:1105:1105) (1323:1323:1323))
        (PORT d[6] (1797:1797:1797) (2137:2137:2137))
        (PORT d[7] (1493:1493:1493) (1757:1757:1757))
        (PORT d[8] (1253:1253:1253) (1500:1500:1500))
        (PORT d[9] (1480:1480:1480) (1750:1750:1750))
        (PORT d[10] (1500:1500:1500) (1768:1768:1768))
        (PORT d[11] (1441:1441:1441) (1724:1724:1724))
        (PORT d[12] (1764:1764:1764) (2080:2080:2080))
        (PORT clk (1560:1560:1560) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1283:1283:1283))
        (PORT clk (1560:1560:1560) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1732:1732:1732))
        (PORT d[0] (1436:1436:1436) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1915:1915:1915))
        (PORT d[1] (1947:1947:1947) (2276:2276:2276))
        (PORT d[2] (1493:1493:1493) (1747:1747:1747))
        (PORT d[3] (2023:2023:2023) (2387:2387:2387))
        (PORT d[4] (1645:1645:1645) (1958:1958:1958))
        (PORT d[5] (1694:1694:1694) (1993:1993:1993))
        (PORT d[6] (1734:1734:1734) (2022:2022:2022))
        (PORT d[7] (1649:1649:1649) (1937:1937:1937))
        (PORT d[8] (1145:1145:1145) (1359:1359:1359))
        (PORT d[9] (1270:1270:1270) (1491:1491:1491))
        (PORT d[10] (1491:1491:1491) (1760:1760:1760))
        (PORT d[11] (1300:1300:1300) (1496:1496:1496))
        (PORT d[12] (1261:1261:1261) (1469:1469:1469))
        (PORT clk (1283:1283:1283) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (PORT d[0] (1049:1049:1049) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (450:450:450))
        (PORT datab (249:249:249) (308:308:308))
        (PORT datac (201:201:201) (235:235:235))
        (PORT datad (250:250:250) (308:308:308))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1401:1401:1401))
        (PORT clk (1415:1415:1415) (1537:1537:1537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1302:1302:1302))
        (PORT d[1] (1307:1307:1307) (1526:1526:1526))
        (PORT d[2] (1529:1529:1529) (1788:1788:1788))
        (PORT d[3] (1250:1250:1250) (1497:1497:1497))
        (PORT d[4] (1218:1218:1218) (1425:1425:1425))
        (PORT d[5] (1298:1298:1298) (1521:1521:1521))
        (PORT d[6] (1555:1555:1555) (1849:1849:1849))
        (PORT d[7] (1496:1496:1496) (1773:1773:1773))
        (PORT d[8] (1653:1653:1653) (1963:1963:1963))
        (PORT d[9] (1251:1251:1251) (1467:1467:1467))
        (PORT d[10] (1577:1577:1577) (1817:1817:1817))
        (PORT d[11] (1562:1562:1562) (1861:1861:1861))
        (PORT d[12] (1641:1641:1641) (1923:1923:1923))
        (PORT clk (1413:1413:1413) (1535:1535:1535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1193:1193:1193))
        (PORT clk (1413:1413:1413) (1535:1535:1535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1537:1537:1537))
        (PORT d[0] (1360:1360:1360) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2216:2216:2216))
        (PORT d[1] (2175:2175:2175) (2545:2545:2545))
        (PORT d[2] (1480:1480:1480) (1762:1762:1762))
        (PORT d[3] (1220:1220:1220) (1446:1446:1446))
        (PORT d[4] (1506:1506:1506) (1774:1774:1774))
        (PORT d[5] (1245:1245:1245) (1463:1463:1463))
        (PORT d[6] (1553:1553:1553) (1801:1801:1801))
        (PORT d[7] (1738:1738:1738) (2041:2041:2041))
        (PORT d[8] (1517:1517:1517) (1779:1779:1779))
        (PORT d[9] (1374:1374:1374) (1594:1594:1594))
        (PORT d[10] (1436:1436:1436) (1684:1684:1684))
        (PORT d[11] (1319:1319:1319) (1534:1534:1534))
        (PORT d[12] (1486:1486:1486) (1706:1706:1706))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1087:1087:1087) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (446:446:446))
        (PORT datab (247:247:247) (305:305:305))
        (PORT datac (205:205:205) (239:239:239))
        (PORT datad (244:244:244) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1559:1559:1559))
        (PORT clk (1296:1296:1296) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1292:1292:1292))
        (PORT d[1] (1143:1143:1143) (1335:1335:1335))
        (PORT d[2] (1525:1525:1525) (1786:1786:1786))
        (PORT d[3] (1242:1242:1242) (1487:1487:1487))
        (PORT d[4] (1063:1063:1063) (1258:1258:1258))
        (PORT d[5] (1293:1293:1293) (1515:1515:1515))
        (PORT d[6] (1391:1391:1391) (1607:1607:1607))
        (PORT d[7] (1507:1507:1507) (1787:1787:1787))
        (PORT d[8] (1488:1488:1488) (1774:1774:1774))
        (PORT d[9] (1384:1384:1384) (1613:1613:1613))
        (PORT d[10] (1426:1426:1426) (1647:1647:1647))
        (PORT d[11] (1470:1470:1470) (1749:1749:1749))
        (PORT d[12] (1475:1475:1475) (1731:1731:1731))
        (PORT clk (1294:1294:1294) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1101:1101:1101))
        (PORT clk (1294:1294:1294) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1413:1413:1413))
        (PORT d[0] (1297:1297:1297) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (2162:2162:2162))
        (PORT d[1] (2305:2305:2305) (2690:2690:2690))
        (PORT d[2] (1625:1625:1625) (1921:1921:1921))
        (PORT d[3] (1230:1230:1230) (1459:1459:1459))
        (PORT d[4] (1309:1309:1309) (1553:1553:1553))
        (PORT d[5] (1419:1419:1419) (1660:1660:1660))
        (PORT d[6] (1694:1694:1694) (1956:1956:1956))
        (PORT d[7] (1499:1499:1499) (1759:1759:1759))
        (PORT d[8] (1379:1379:1379) (1629:1629:1629))
        (PORT d[9] (1363:1363:1363) (1579:1579:1579))
        (PORT d[10] (1579:1579:1579) (1844:1844:1844))
        (PORT d[11] (1318:1318:1318) (1533:1533:1533))
        (PORT d[12] (1473:1473:1473) (1687:1687:1687))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (1104:1104:1104) (1221:1221:1221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (851:851:851))
        (PORT datab (688:688:688) (794:794:794))
        (PORT datac (1568:1568:1568) (1856:1856:1856))
        (PORT datad (1248:1248:1248) (1426:1426:1426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1214:1214:1214))
        (PORT datab (1223:1223:1223) (1397:1397:1397))
        (PORT datac (537:537:537) (596:596:596))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (2369:2369:2369))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1613:1613:1613))
        (PORT datab (299:299:299) (350:350:350))
        (PORT datac (298:298:298) (341:341:341))
        (PORT datad (2361:2361:2361) (2652:2652:2652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (768:768:768) (890:890:890))
        (PORT datad (2175:2175:2175) (2474:2474:2474))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (576:576:576))
        (PORT datab (768:768:768) (877:877:877))
        (PORT datac (455:455:455) (525:525:525))
        (PORT datad (487:487:487) (558:558:558))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2399:2399:2399))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (720:720:720) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2232:2232:2232))
        (PORT clk (1925:1925:1925) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1641:1641:1641))
        (PORT d[1] (1169:1169:1169) (1395:1395:1395))
        (PORT d[2] (1015:1015:1015) (1223:1223:1223))
        (PORT d[3] (1658:1658:1658) (1981:1981:1981))
        (PORT d[4] (1125:1125:1125) (1333:1333:1333))
        (PORT d[5] (1665:1665:1665) (1937:1937:1937))
        (PORT d[6] (1330:1330:1330) (1579:1579:1579))
        (PORT d[7] (1731:1731:1731) (2051:2051:2051))
        (PORT d[8] (1675:1675:1675) (2015:2015:2015))
        (PORT d[9] (1348:1348:1348) (1590:1590:1590))
        (PORT d[10] (1564:1564:1564) (1850:1850:1850))
        (PORT d[11] (1824:1824:1824) (2164:2164:2164))
        (PORT d[12] (1569:1569:1569) (1844:1844:1844))
        (PORT clk (1923:1923:1923) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1481:1481:1481))
        (PORT clk (1923:1923:1923) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (2148:2148:2148))
        (PORT d[0] (1628:1628:1628) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1578:1578:1578))
        (PORT d[1] (1480:1480:1480) (1697:1697:1697))
        (PORT d[2] (1356:1356:1356) (1575:1575:1575))
        (PORT d[3] (1511:1511:1511) (1756:1756:1756))
        (PORT d[4] (2155:2155:2155) (2527:2527:2527))
        (PORT d[5] (2101:2101:2101) (2473:2473:2473))
        (PORT d[6] (1703:1703:1703) (2004:2004:2004))
        (PORT d[7] (1321:1321:1321) (1548:1548:1548))
        (PORT d[8] (1366:1366:1366) (1610:1610:1610))
        (PORT d[9] (1276:1276:1276) (1496:1496:1496))
        (PORT d[10] (1291:1291:1291) (1508:1508:1508))
        (PORT d[11] (1201:1201:1201) (1388:1388:1388))
        (PORT d[12] (1163:1163:1163) (1339:1339:1339))
        (PORT clk (1282:1282:1282) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1305:1305:1305))
        (PORT d[0] (889:889:889) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1304:1304:1304))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (2030:2030:2030))
        (PORT clk (1939:1939:1939) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1988:1988:1988))
        (PORT d[1] (1321:1321:1321) (1559:1559:1559))
        (PORT d[2] (1204:1204:1204) (1423:1423:1423))
        (PORT d[3] (1481:1481:1481) (1785:1785:1785))
        (PORT d[4] (1327:1327:1327) (1568:1568:1568))
        (PORT d[5] (1864:1864:1864) (2212:2212:2212))
        (PORT d[6] (1351:1351:1351) (1595:1595:1595))
        (PORT d[7] (1767:1767:1767) (2090:2090:2090))
        (PORT d[8] (1642:1642:1642) (1972:1972:1972))
        (PORT d[9] (1427:1427:1427) (1689:1689:1689))
        (PORT d[10] (1724:1724:1724) (2029:2029:2029))
        (PORT d[11] (1775:1775:1775) (2113:2113:2113))
        (PORT d[12] (1543:1543:1543) (1808:1808:1808))
        (PORT clk (1937:1937:1937) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1654:1654:1654))
        (PORT clk (1937:1937:1937) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (2162:2162:2162))
        (PORT d[0] (1754:1754:1754) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1796:1796:1796))
        (PORT d[1] (2404:2404:2404) (2810:2810:2810))
        (PORT d[2] (1540:1540:1540) (1784:1784:1784))
        (PORT d[3] (1689:1689:1689) (1957:1957:1957))
        (PORT d[4] (1989:1989:1989) (2343:2343:2343))
        (PORT d[5] (1768:1768:1768) (2096:2096:2096))
        (PORT d[6] (1550:1550:1550) (1775:1775:1775))
        (PORT d[7] (1125:1125:1125) (1325:1325:1325))
        (PORT d[8] (1440:1440:1440) (1721:1721:1721))
        (PORT d[9] (1441:1441:1441) (1676:1676:1676))
        (PORT d[10] (1131:1131:1131) (1316:1316:1316))
        (PORT d[11] (1266:1266:1266) (1493:1493:1493))
        (PORT d[12] (1430:1430:1430) (1671:1671:1671))
        (PORT clk (1253:1253:1253) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (PORT d[0] (872:872:872) (967:967:967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1778:1778:1778))
        (PORT clk (1997:1997:1997) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1668:1668:1668))
        (PORT d[1] (1820:1820:1820) (2131:2131:2131))
        (PORT d[2] (1400:1400:1400) (1657:1657:1657))
        (PORT d[3] (1626:1626:1626) (1948:1948:1948))
        (PORT d[4] (1559:1559:1559) (1840:1840:1840))
        (PORT d[5] (1633:1633:1633) (1928:1928:1928))
        (PORT d[6] (1880:1880:1880) (2219:2219:2219))
        (PORT d[7] (2108:2108:2108) (2480:2480:2480))
        (PORT d[8] (1854:1854:1854) (2192:2192:2192))
        (PORT d[9] (1543:1543:1543) (1840:1840:1840))
        (PORT d[10] (1918:1918:1918) (2282:2282:2282))
        (PORT d[11] (1614:1614:1614) (1910:1910:1910))
        (PORT d[12] (1673:1673:1673) (1975:1975:1975))
        (PORT clk (1995:1995:1995) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1647:1647:1647))
        (PORT clk (1995:1995:1995) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2234:2234:2234))
        (PORT d[0] (1792:1792:1792) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2211:2211:2211))
        (PORT d[1] (2132:2132:2132) (2478:2478:2478))
        (PORT d[2] (1989:1989:1989) (2342:2342:2342))
        (PORT d[3] (2482:2482:2482) (2860:2860:2860))
        (PORT d[4] (1495:1495:1495) (1780:1780:1780))
        (PORT d[5] (1791:1791:1791) (2118:2118:2118))
        (PORT d[6] (1617:1617:1617) (1867:1867:1867))
        (PORT d[7] (1493:1493:1493) (1752:1752:1752))
        (PORT d[8] (1339:1339:1339) (1581:1581:1581))
        (PORT d[9] (1522:1522:1522) (1793:1793:1793))
        (PORT d[10] (1616:1616:1616) (1909:1909:1909))
        (PORT d[11] (1474:1474:1474) (1724:1724:1724))
        (PORT d[12] (1647:1647:1647) (1929:1929:1929))
        (PORT clk (1285:1285:1285) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (PORT d[0] (1227:1227:1227) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2786:2786:2786) (3218:3218:3218))
        (PORT datab (1790:1790:1790) (2105:2105:2105))
        (PORT datac (780:780:780) (867:867:867))
        (PORT datad (872:872:872) (1000:1000:1000))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (2047:2047:2047))
        (PORT clk (1985:1985:1985) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1893:1893:1893))
        (PORT d[1] (1492:1492:1492) (1756:1756:1756))
        (PORT d[2] (1202:1202:1202) (1429:1429:1429))
        (PORT d[3] (1880:1880:1880) (2240:2240:2240))
        (PORT d[4] (1731:1731:1731) (2045:2045:2045))
        (PORT d[5] (2090:2090:2090) (2446:2446:2446))
        (PORT d[6] (1532:1532:1532) (1807:1807:1807))
        (PORT d[7] (2174:2174:2174) (2569:2569:2569))
        (PORT d[8] (1933:1933:1933) (2287:2287:2287))
        (PORT d[9] (1781:1781:1781) (2089:2089:2089))
        (PORT d[10] (2207:2207:2207) (2612:2612:2612))
        (PORT d[11] (2047:2047:2047) (2432:2432:2432))
        (PORT d[12] (1588:1588:1588) (1867:1867:1867))
        (PORT clk (1983:1983:1983) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1795:1795:1795))
        (PORT clk (1983:1983:1983) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2233:2233:2233))
        (PORT d[0] (1890:1890:1890) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2518:2518:2518))
        (PORT d[1] (2233:2233:2233) (2616:2616:2616))
        (PORT d[2] (1914:1914:1914) (2212:2212:2212))
        (PORT d[3] (2035:2035:2035) (2349:2349:2349))
        (PORT d[4] (2063:2063:2063) (2444:2444:2444))
        (PORT d[5] (1969:1969:1969) (2315:2315:2315))
        (PORT d[6] (1913:1913:1913) (2220:2220:2220))
        (PORT d[7] (1132:1132:1132) (1322:1322:1322))
        (PORT d[8] (1633:1633:1633) (1954:1954:1954))
        (PORT d[9] (1361:1361:1361) (1619:1619:1619))
        (PORT d[10] (1292:1292:1292) (1514:1514:1514))
        (PORT d[11] (1278:1278:1278) (1490:1490:1490))
        (PORT d[12] (1382:1382:1382) (1601:1601:1601))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (967:967:967) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (855:855:855))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (919:919:919) (1074:1074:1074))
        (PORT datad (1861:1861:1861) (2173:2173:2173))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1185:1185:1185))
        (PORT clk (1745:1745:1745) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1270:1270:1270))
        (PORT d[1] (1494:1494:1494) (1752:1752:1752))
        (PORT d[2] (1007:1007:1007) (1209:1209:1209))
        (PORT d[3] (1223:1223:1223) (1469:1469:1469))
        (PORT d[4] (1381:1381:1381) (1646:1646:1646))
        (PORT d[5] (1574:1574:1574) (1856:1856:1856))
        (PORT d[6] (1634:1634:1634) (1941:1941:1941))
        (PORT d[7] (2083:2083:2083) (2442:2442:2442))
        (PORT d[8] (1476:1476:1476) (1757:1757:1757))
        (PORT d[9] (1601:1601:1601) (1899:1899:1899))
        (PORT d[10] (1772:1772:1772) (2100:2100:2100))
        (PORT d[11] (1407:1407:1407) (1677:1677:1677))
        (PORT d[12] (1350:1350:1350) (1609:1609:1609))
        (PORT clk (1743:1743:1743) (1945:1945:1945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1559:1559:1559))
        (PORT clk (1743:1743:1743) (1945:1945:1945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1947:1947:1947))
        (PORT d[0] (1707:1707:1707) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1948:1948:1948))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (2092:2092:2092))
        (PORT d[1] (1814:1814:1814) (2106:2106:2106))
        (PORT d[2] (1946:1946:1946) (2277:2277:2277))
        (PORT d[3] (1571:1571:1571) (1800:1800:1800))
        (PORT d[4] (1085:1085:1085) (1302:1302:1302))
        (PORT d[5] (1393:1393:1393) (1658:1658:1658))
        (PORT d[6] (1466:1466:1466) (1717:1717:1717))
        (PORT d[7] (1185:1185:1185) (1392:1392:1392))
        (PORT d[8] (1127:1127:1127) (1325:1325:1325))
        (PORT d[9] (1488:1488:1488) (1756:1756:1756))
        (PORT d[10] (1255:1255:1255) (1479:1479:1479))
        (PORT d[11] (1088:1088:1088) (1273:1273:1273))
        (PORT d[12] (1398:1398:1398) (1632:1632:1632))
        (PORT clk (1292:1292:1292) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (PORT d[0] (1062:1062:1062) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1816:1816:1816))
        (PORT clk (1910:1910:1910) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2055:2055:2055))
        (PORT d[1] (1499:1499:1499) (1733:1733:1733))
        (PORT d[2] (1579:1579:1579) (1861:1861:1861))
        (PORT d[3] (2022:2022:2022) (2395:2395:2395))
        (PORT d[4] (1770:1770:1770) (2088:2088:2088))
        (PORT d[5] (1715:1715:1715) (2029:2029:2029))
        (PORT d[6] (1832:1832:1832) (2177:2177:2177))
        (PORT d[7] (2061:2061:2061) (2431:2431:2431))
        (PORT d[8] (2077:2077:2077) (2445:2445:2445))
        (PORT d[9] (1753:1753:1753) (2069:2069:2069))
        (PORT d[10] (1718:1718:1718) (2028:2028:2028))
        (PORT d[11] (1687:1687:1687) (1990:1990:1990))
        (PORT d[12] (1732:1732:1732) (2045:2045:2045))
        (PORT clk (1908:1908:1908) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1698:1698:1698))
        (PORT clk (1908:1908:1908) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (2128:2128:2128))
        (PORT d[0] (1791:1791:1791) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2320:2320:2320))
        (PORT d[1] (1902:1902:1902) (2203:2203:2203))
        (PORT d[2] (2870:2870:2870) (3391:3391:3391))
        (PORT d[3] (2248:2248:2248) (2650:2650:2650))
        (PORT d[4] (1486:1486:1486) (1767:1767:1767))
        (PORT d[5] (1830:1830:1830) (2145:2145:2145))
        (PORT d[6] (1898:1898:1898) (2201:2201:2201))
        (PORT d[7] (1800:1800:1800) (2109:2109:2109))
        (PORT d[8] (1542:1542:1542) (1815:1815:1815))
        (PORT d[9] (1748:1748:1748) (2067:2067:2067))
        (PORT d[10] (1568:1568:1568) (1851:1851:1851))
        (PORT d[11] (1623:1623:1623) (1920:1920:1920))
        (PORT d[12] (1603:1603:1603) (1881:1881:1881))
        (PORT clk (1273:1273:1273) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1296:1296:1296))
        (PORT d[0] (1338:1338:1338) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1295:1295:1295))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1774:1774:1774))
        (PORT clk (1921:1921:1921) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1800:1800:1800))
        (PORT d[1] (1468:1468:1468) (1727:1727:1727))
        (PORT d[2] (1390:1390:1390) (1651:1651:1651))
        (PORT d[3] (1237:1237:1237) (1473:1473:1473))
        (PORT d[4] (1265:1265:1265) (1482:1482:1482))
        (PORT d[5] (1656:1656:1656) (1959:1959:1959))
        (PORT d[6] (1674:1674:1674) (1966:1966:1966))
        (PORT d[7] (2015:2015:2015) (2359:2359:2359))
        (PORT d[8] (1544:1544:1544) (1859:1859:1859))
        (PORT d[9] (1601:1601:1601) (1903:1903:1903))
        (PORT d[10] (1620:1620:1620) (1917:1917:1917))
        (PORT d[11] (1418:1418:1418) (1690:1690:1690))
        (PORT d[12] (1485:1485:1485) (1754:1754:1754))
        (PORT clk (1919:1919:1919) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1523:1523:1523))
        (PORT clk (1919:1919:1919) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (2154:2154:2154))
        (PORT d[0] (1680:1680:1680) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2795:2795:2795))
        (PORT d[1] (2324:2324:2324) (2701:2701:2701))
        (PORT d[2] (1778:1778:1778) (2082:2082:2082))
        (PORT d[3] (1933:1933:1933) (2211:2211:2211))
        (PORT d[4] (1628:1628:1628) (1917:1917:1917))
        (PORT d[5] (1781:1781:1781) (2115:2115:2115))
        (PORT d[6] (1629:1629:1629) (1883:1883:1883))
        (PORT d[7] (1384:1384:1384) (1627:1627:1627))
        (PORT d[8] (1323:1323:1323) (1577:1577:1577))
        (PORT d[9] (1651:1651:1651) (1935:1935:1935))
        (PORT d[10] (1433:1433:1433) (1686:1686:1686))
        (PORT d[11] (1393:1393:1393) (1643:1643:1643))
        (PORT d[12] (1427:1427:1427) (1666:1666:1666))
        (PORT clk (1235:1235:1235) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (PORT d[0] (1108:1108:1108) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2786:2786:2786) (3218:3218:3218))
        (PORT datab (1790:1790:1790) (2104:2104:2104))
        (PORT datac (1101:1101:1101) (1267:1267:1267))
        (PORT datad (523:523:523) (602:602:602))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1971:1971:1971))
        (PORT clk (2030:2030:2030) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (2013:2013:2013))
        (PORT d[1] (1664:1664:1664) (1955:1955:1955))
        (PORT d[2] (1705:1705:1705) (2006:2006:2006))
        (PORT d[3] (1603:1603:1603) (1909:1909:1909))
        (PORT d[4] (1310:1310:1310) (1535:1535:1535))
        (PORT d[5] (1766:1766:1766) (2064:2064:2064))
        (PORT d[6] (1721:1721:1721) (2031:2031:2031))
        (PORT d[7] (2249:2249:2249) (2640:2640:2640))
        (PORT d[8] (1821:1821:1821) (2154:2154:2154))
        (PORT d[9] (1559:1559:1559) (1847:1847:1847))
        (PORT d[10] (1829:1829:1829) (2166:2166:2166))
        (PORT d[11] (1634:1634:1634) (1945:1945:1945))
        (PORT d[12] (1723:1723:1723) (2044:2044:2044))
        (PORT clk (2028:2028:2028) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1691:1691:1691))
        (PORT clk (2028:2028:2028) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2279:2279:2279))
        (PORT d[0] (1628:1628:1628) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (2193:2193:2193))
        (PORT d[1] (2163:2163:2163) (2515:2515:2515))
        (PORT d[2] (2491:2491:2491) (2941:2941:2941))
        (PORT d[3] (2529:2529:2529) (2930:2930:2930))
        (PORT d[4] (2021:2021:2021) (2386:2386:2386))
        (PORT d[5] (1790:1790:1790) (2117:2117:2117))
        (PORT d[6] (1823:1823:1823) (2129:2129:2129))
        (PORT d[7] (1559:1559:1559) (1823:1823:1823))
        (PORT d[8] (1372:1372:1372) (1623:1623:1623))
        (PORT d[9] (1724:1724:1724) (2045:2045:2045))
        (PORT d[10] (1524:1524:1524) (1795:1795:1795))
        (PORT d[11] (1473:1473:1473) (1735:1735:1735))
        (PORT d[12] (1597:1597:1597) (1853:1853:1853))
        (PORT clk (1294:1294:1294) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (PORT d[0] (1287:1287:1287) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (788:788:788))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1033:1033:1033) (1206:1206:1206))
        (PORT datad (2773:2773:2773) (3193:3193:3193))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (2004:2004:2004) (2374:2374:2374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2294:2294:2294))
        (PORT clk (1979:1979:1979) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1667:1667:1667))
        (PORT d[1] (1585:1585:1585) (1849:1849:1849))
        (PORT d[2] (1662:1662:1662) (1979:1979:1979))
        (PORT d[3] (1280:1280:1280) (1545:1545:1545))
        (PORT d[4] (1071:1071:1071) (1281:1281:1281))
        (PORT d[5] (1544:1544:1544) (1788:1788:1788))
        (PORT d[6] (1985:1985:1985) (2352:2352:2352))
        (PORT d[7] (1632:1632:1632) (1925:1925:1925))
        (PORT d[8] (1842:1842:1842) (2172:2172:2172))
        (PORT d[9] (1514:1514:1514) (1782:1782:1782))
        (PORT d[10] (1706:1706:1706) (2023:2023:2023))
        (PORT d[11] (1455:1455:1455) (1729:1729:1729))
        (PORT d[12] (1468:1468:1468) (1730:1730:1730))
        (PORT clk (1977:1977:1977) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1515:1515:1515))
        (PORT clk (1977:1977:1977) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2210:2210:2210))
        (PORT d[0] (1512:1512:1512) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1663:1663:1663))
        (PORT d[1] (1705:1705:1705) (1972:1972:1972))
        (PORT d[2] (2089:2089:2089) (2479:2479:2479))
        (PORT d[3] (1702:1702:1702) (1969:1969:1969))
        (PORT d[4] (1770:1770:1770) (2116:2116:2116))
        (PORT d[5] (1806:1806:1806) (2155:2155:2155))
        (PORT d[6] (1748:1748:1748) (2054:2054:2054))
        (PORT d[7] (1613:1613:1613) (1855:1855:1855))
        (PORT d[8] (1156:1156:1156) (1369:1369:1369))
        (PORT d[9] (1277:1277:1277) (1511:1511:1511))
        (PORT d[10] (1199:1199:1199) (1422:1422:1422))
        (PORT d[11] (1259:1259:1259) (1464:1464:1464))
        (PORT d[12] (1200:1200:1200) (1416:1416:1416))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (999:999:999) (1133:1133:1133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (2069:2069:2069))
        (PORT clk (2215:2215:2215) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1694:1694:1694))
        (PORT d[1] (1760:1760:1760) (2073:2073:2073))
        (PORT d[2] (1851:1851:1851) (2211:2211:2211))
        (PORT d[3] (1652:1652:1652) (1962:1962:1962))
        (PORT d[4] (1614:1614:1614) (1907:1907:1907))
        (PORT d[5] (1955:1955:1955) (2292:2292:2292))
        (PORT d[6] (1839:1839:1839) (2180:2180:2180))
        (PORT d[7] (2307:2307:2307) (2738:2738:2738))
        (PORT d[8] (1787:1787:1787) (2135:2135:2135))
        (PORT d[9] (1696:1696:1696) (2014:2014:2014))
        (PORT d[10] (2357:2357:2357) (2746:2746:2746))
        (PORT d[11] (2237:2237:2237) (2662:2662:2662))
        (PORT d[12] (1695:1695:1695) (2001:2001:2001))
        (PORT clk (2213:2213:2213) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2001:2001:2001))
        (PORT clk (2213:2213:2213) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2492:2492:2492))
        (PORT d[0] (2065:2065:2065) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1982:1982:1982))
        (PORT d[1] (2389:2389:2389) (2792:2792:2792))
        (PORT d[2] (2266:2266:2266) (2678:2678:2678))
        (PORT d[3] (2462:2462:2462) (2848:2848:2848))
        (PORT d[4] (2055:2055:2055) (2426:2426:2426))
        (PORT d[5] (1934:1934:1934) (2272:2272:2272))
        (PORT d[6] (2056:2056:2056) (2401:2401:2401))
        (PORT d[7] (1518:1518:1518) (1761:1761:1761))
        (PORT d[8] (1427:1427:1427) (1708:1708:1708))
        (PORT d[9] (1548:1548:1548) (1834:1834:1834))
        (PORT d[10] (1581:1581:1581) (1865:1865:1865))
        (PORT d[11] (1618:1618:1618) (1879:1879:1879))
        (PORT d[12] (1398:1398:1398) (1632:1632:1632))
        (PORT clk (1291:1291:1291) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1313:1313:1313))
        (PORT d[0] (1059:1059:1059) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1238:1238:1238))
        (PORT clk (1756:1756:1756) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1670:1670:1670))
        (PORT d[1] (1107:1107:1107) (1293:1293:1293))
        (PORT d[2] (939:939:939) (1101:1101:1101))
        (PORT d[3] (975:975:975) (1144:1144:1144))
        (PORT d[4] (1304:1304:1304) (1539:1539:1539))
        (PORT d[5] (919:919:919) (1078:1078:1078))
        (PORT d[6] (1122:1122:1122) (1321:1321:1321))
        (PORT d[7] (926:926:926) (1081:1081:1081))
        (PORT d[8] (1262:1262:1262) (1524:1524:1524))
        (PORT d[9] (1210:1210:1210) (1422:1422:1422))
        (PORT d[10] (1330:1330:1330) (1561:1561:1561))
        (PORT d[11] (1632:1632:1632) (1935:1935:1935))
        (PORT d[12] (1101:1101:1101) (1282:1282:1282))
        (PORT clk (1754:1754:1754) (1954:1954:1954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1134:1134:1134))
        (PORT clk (1754:1754:1754) (1954:1954:1954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1956:1956:1956))
        (PORT d[0] (1327:1327:1327) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (794:794:794) (930:930:930))
        (PORT d[1] (757:757:757) (885:885:885))
        (PORT d[2] (804:804:804) (949:949:949))
        (PORT d[3] (799:799:799) (947:947:947))
        (PORT d[4] (913:913:913) (1055:1055:1055))
        (PORT d[5] (777:777:777) (921:921:921))
        (PORT d[6] (852:852:852) (993:993:993))
        (PORT d[7] (908:908:908) (1052:1052:1052))
        (PORT d[8] (751:751:751) (871:871:871))
        (PORT d[9] (849:849:849) (970:970:970))
        (PORT d[10] (738:738:738) (853:853:853))
        (PORT d[11] (942:942:942) (1099:1099:1099))
        (PORT d[12] (983:983:983) (1111:1111:1111))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d[0] (544:544:544) (604:604:604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1750:1750:1750))
        (PORT datab (668:668:668) (771:771:771))
        (PORT datac (1983:1983:1983) (2310:2310:2310))
        (PORT datad (917:917:917) (1043:1043:1043))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2279:2279:2279))
        (PORT clk (2331:2331:2331) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2132:2132:2132))
        (PORT d[1] (1745:1745:1745) (2058:2058:2058))
        (PORT d[2] (1852:1852:1852) (2179:2179:2179))
        (PORT d[3] (1706:1706:1706) (2043:2043:2043))
        (PORT d[4] (1456:1456:1456) (1728:1728:1728))
        (PORT d[5] (1950:1950:1950) (2292:2292:2292))
        (PORT d[6] (1856:1856:1856) (2215:2215:2215))
        (PORT d[7] (2390:2390:2390) (2826:2826:2826))
        (PORT d[8] (1713:1713:1713) (2043:2043:2043))
        (PORT d[9] (1728:1728:1728) (2041:2041:2041))
        (PORT d[10] (2340:2340:2340) (2728:2728:2728))
        (PORT d[11] (2200:2200:2200) (2618:2618:2618))
        (PORT d[12] (2040:2040:2040) (2400:2400:2400))
        (PORT clk (2329:2329:2329) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1854:1854:1854))
        (PORT clk (2329:2329:2329) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2622:2622:2622))
        (PORT d[0] (1930:1930:1930) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1975:1975:1975))
        (PORT d[1] (2371:2371:2371) (2772:2772:2772))
        (PORT d[2] (2134:2134:2134) (2527:2527:2527))
        (PORT d[3] (2396:2396:2396) (2773:2773:2773))
        (PORT d[4] (2043:2043:2043) (2420:2420:2420))
        (PORT d[5] (2356:2356:2356) (2768:2768:2768))
        (PORT d[6] (1783:1783:1783) (2085:2085:2085))
        (PORT d[7] (1525:1525:1525) (1760:1760:1760))
        (PORT d[8] (1445:1445:1445) (1727:1727:1727))
        (PORT d[9] (1682:1682:1682) (1985:1985:1985))
        (PORT d[10] (1492:1492:1492) (1757:1757:1757))
        (PORT d[11] (1498:1498:1498) (1747:1747:1747))
        (PORT d[12] (1512:1512:1512) (1772:1772:1772))
        (PORT clk (1307:1307:1307) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1329:1329:1329))
        (PORT d[0] (1228:1228:1228) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1738:1738:1738))
        (PORT datab (621:621:621) (708:708:708))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (1261:1261:1261) (1417:1417:1417))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (970:970:970))
        (PORT clk (1722:1722:1722) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1414:1414:1414))
        (PORT d[1] (1077:1077:1077) (1270:1270:1270))
        (PORT d[2] (1119:1119:1119) (1289:1289:1289))
        (PORT d[3] (1015:1015:1015) (1217:1217:1217))
        (PORT d[4] (869:869:869) (1011:1011:1011))
        (PORT d[5] (1556:1556:1556) (1830:1830:1830))
        (PORT d[6] (1661:1661:1661) (1951:1951:1951))
        (PORT d[7] (1544:1544:1544) (1813:1813:1813))
        (PORT d[8] (1312:1312:1312) (1589:1589:1589))
        (PORT d[9] (1261:1261:1261) (1492:1492:1492))
        (PORT d[10] (1483:1483:1483) (1747:1747:1747))
        (PORT d[11] (1229:1229:1229) (1462:1462:1462))
        (PORT d[12] (1306:1306:1306) (1554:1554:1554))
        (PORT clk (1720:1720:1720) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1352:1352:1352))
        (PORT clk (1720:1720:1720) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1903:1903:1903))
        (PORT d[0] (1509:1509:1509) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2494:2494:2494))
        (PORT d[1] (2003:2003:2003) (2316:2316:2316))
        (PORT d[2] (1677:1677:1677) (1940:1940:1940))
        (PORT d[3] (1437:1437:1437) (1644:1644:1644))
        (PORT d[4] (1364:1364:1364) (1602:1602:1602))
        (PORT d[5] (1370:1370:1370) (1631:1631:1631))
        (PORT d[6] (1629:1629:1629) (1860:1860:1860))
        (PORT d[7] (1170:1170:1170) (1371:1371:1371))
        (PORT d[8] (1132:1132:1132) (1339:1339:1339))
        (PORT d[9] (1301:1301:1301) (1545:1545:1545))
        (PORT d[10] (1053:1053:1053) (1228:1228:1228))
        (PORT d[11] (1029:1029:1029) (1225:1225:1225))
        (PORT d[12] (1298:1298:1298) (1519:1519:1519))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (PORT d[0] (858:858:858) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1462:1462:1462))
        (PORT clk (1732:1732:1732) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1509:1509:1509))
        (PORT d[1] (764:764:764) (899:899:899))
        (PORT d[2] (963:963:963) (1147:1147:1147))
        (PORT d[3] (798:798:798) (944:944:944))
        (PORT d[4] (937:937:937) (1084:1084:1084))
        (PORT d[5] (743:743:743) (871:871:871))
        (PORT d[6] (1495:1495:1495) (1790:1790:1790))
        (PORT d[7] (1087:1087:1087) (1263:1263:1263))
        (PORT d[8] (1130:1130:1130) (1336:1336:1336))
        (PORT d[9] (895:895:895) (1046:1046:1046))
        (PORT d[10] (1120:1120:1120) (1312:1312:1312))
        (PORT d[11] (1050:1050:1050) (1218:1218:1218))
        (PORT d[12] (912:912:912) (1066:1066:1066))
        (PORT clk (1730:1730:1730) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (925:925:925))
        (PORT clk (1730:1730:1730) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1919:1919:1919))
        (PORT d[0] (1151:1151:1151) (1218:1218:1218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (601:601:601) (707:707:707))
        (PORT d[1] (970:970:970) (1130:1130:1130))
        (PORT d[2] (605:605:605) (716:716:716))
        (PORT d[3] (643:643:643) (768:768:768))
        (PORT d[4] (719:719:719) (832:832:832))
        (PORT d[5] (559:559:559) (664:664:664))
        (PORT d[6] (1079:1079:1079) (1244:1244:1244))
        (PORT d[7] (552:552:552) (628:628:628))
        (PORT d[8] (693:693:693) (796:796:796))
        (PORT d[9] (670:670:670) (768:768:768))
        (PORT d[10] (716:716:716) (820:820:820))
        (PORT d[11] (549:549:549) (628:628:628))
        (PORT d[12] (688:688:688) (791:791:791))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (318:318:318) (338:338:338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1409:1409:1409))
        (PORT clk (1905:1905:1905) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1446:1446:1446))
        (PORT d[1] (1448:1448:1448) (1707:1707:1707))
        (PORT d[2] (1306:1306:1306) (1557:1557:1557))
        (PORT d[3] (1293:1293:1293) (1556:1556:1556))
        (PORT d[4] (1222:1222:1222) (1447:1447:1447))
        (PORT d[5] (1723:1723:1723) (1994:1994:1994))
        (PORT d[6] (1828:1828:1828) (2172:2172:2172))
        (PORT d[7] (1551:1551:1551) (1828:1828:1828))
        (PORT d[8] (1282:1282:1282) (1526:1526:1526))
        (PORT d[9] (1515:1515:1515) (1786:1786:1786))
        (PORT d[10] (1536:1536:1536) (1828:1828:1828))
        (PORT d[11] (1492:1492:1492) (1783:1783:1783))
        (PORT d[12] (1652:1652:1652) (1938:1938:1938))
        (PORT clk (1903:1903:1903) (2119:2119:2119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1335:1335:1335))
        (PORT clk (1903:1903:1903) (2119:2119:2119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (2121:2121:2121))
        (PORT d[0] (1495:1495:1495) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2122:2122:2122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1460:1460:1460))
        (PORT d[1] (1528:1528:1528) (1771:1771:1771))
        (PORT d[2] (1180:1180:1180) (1404:1404:1404))
        (PORT d[3] (1571:1571:1571) (1825:1825:1825))
        (PORT d[4] (1758:1758:1758) (2098:2098:2098))
        (PORT d[5] (1972:1972:1972) (2337:2337:2337))
        (PORT d[6] (1901:1901:1901) (2226:2226:2226))
        (PORT d[7] (977:977:977) (1118:1118:1118))
        (PORT d[8] (1155:1155:1155) (1373:1373:1373))
        (PORT d[9] (1419:1419:1419) (1674:1674:1674))
        (PORT d[10] (1221:1221:1221) (1452:1452:1452))
        (PORT d[11] (1133:1133:1133) (1317:1317:1317))
        (PORT d[12] (1093:1093:1093) (1255:1255:1255))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (884:884:884) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1665:1665:1665))
        (PORT clk (2005:2005:2005) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1849:1849:1849))
        (PORT d[1] (1544:1544:1544) (1821:1821:1821))
        (PORT d[2] (1454:1454:1454) (1742:1742:1742))
        (PORT d[3] (1484:1484:1484) (1776:1776:1776))
        (PORT d[4] (1090:1090:1090) (1295:1295:1295))
        (PORT d[5] (1747:1747:1747) (2053:2053:2053))
        (PORT d[6] (1615:1615:1615) (1925:1925:1925))
        (PORT d[7] (1896:1896:1896) (2229:2229:2229))
        (PORT d[8] (1503:1503:1503) (1792:1792:1792))
        (PORT d[9] (1695:1695:1695) (1995:1995:1995))
        (PORT d[10] (1701:1701:1701) (2014:2014:2014))
        (PORT d[11] (2040:2040:2040) (2428:2428:2428))
        (PORT d[12] (1674:1674:1674) (1991:1991:1991))
        (PORT clk (2003:2003:2003) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1407:1407:1407))
        (PORT clk (2003:2003:2003) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2244:2244:2244))
        (PORT d[0] (1545:1545:1545) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1875:1875:1875))
        (PORT d[1] (1882:1882:1882) (2173:2173:2173))
        (PORT d[2] (1993:1993:1993) (2350:2350:2350))
        (PORT d[3] (1735:1735:1735) (2006:2006:2006))
        (PORT d[4] (1539:1539:1539) (1844:1844:1844))
        (PORT d[5] (1855:1855:1855) (2212:2212:2212))
        (PORT d[6] (1875:1875:1875) (2201:2201:2201))
        (PORT d[7] (1256:1256:1256) (1447:1447:1447))
        (PORT d[8] (1366:1366:1366) (1621:1621:1621))
        (PORT d[9] (1422:1422:1422) (1677:1677:1677))
        (PORT d[10] (1252:1252:1252) (1459:1459:1459))
        (PORT d[11] (1275:1275:1275) (1499:1499:1499))
        (PORT d[12] (1218:1218:1218) (1432:1432:1432))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1020:1020:1020) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (736:736:736))
        (PORT datab (1999:1999:1999) (2331:2331:2331))
        (PORT datac (1450:1450:1450) (1725:1725:1725))
        (PORT datad (656:656:656) (745:745:745))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1315:1315:1315))
        (PORT datab (1113:1113:1113) (1269:1269:1269))
        (PORT datac (1444:1444:1444) (1717:1717:1717))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2258:2258:2258))
        (PORT clk (2181:2181:2181) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1702:1702:1702))
        (PORT d[1] (1936:1936:1936) (2273:2273:2273))
        (PORT d[2] (1687:1687:1687) (2024:2024:2024))
        (PORT d[3] (1502:1502:1502) (1799:1799:1799))
        (PORT d[4] (1640:1640:1640) (1940:1940:1940))
        (PORT d[5] (2100:2100:2100) (2452:2452:2452))
        (PORT d[6] (1819:1819:1819) (2153:2153:2153))
        (PORT d[7] (2523:2523:2523) (2981:2981:2981))
        (PORT d[8] (1797:1797:1797) (2146:2146:2146))
        (PORT d[9] (1714:1714:1714) (2031:2031:2031))
        (PORT d[10] (1875:1875:1875) (2210:2210:2210))
        (PORT d[11] (2393:2393:2393) (2835:2835:2835))
        (PORT d[12] (1688:1688:1688) (1989:1989:1989))
        (PORT clk (2179:2179:2179) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1944:1944:1944))
        (PORT clk (2179:2179:2179) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2458:2458:2458))
        (PORT d[0] (2028:2028:2028) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1961:1961:1961))
        (PORT d[1] (2368:2368:2368) (2765:2765:2765))
        (PORT d[2] (2133:2133:2133) (2537:2537:2537))
        (PORT d[3] (2427:2427:2427) (2801:2801:2801))
        (PORT d[4] (1722:1722:1722) (2054:2054:2054))
        (PORT d[5] (1979:1979:1979) (2330:2330:2330))
        (PORT d[6] (1923:1923:1923) (2238:2238:2238))
        (PORT d[7] (1550:1550:1550) (1819:1819:1819))
        (PORT d[8] (1390:1390:1390) (1648:1648:1648))
        (PORT d[9] (1581:1581:1581) (1873:1873:1873))
        (PORT d[10] (1490:1490:1490) (1755:1755:1755))
        (PORT d[11] (1436:1436:1436) (1683:1683:1683))
        (PORT d[12] (1491:1491:1491) (1744:1744:1744))
        (PORT clk (1280:1280:1280) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (PORT d[0] (1148:1148:1148) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1315:1315:1315))
        (PORT clk (1756:1756:1756) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1456:1456:1456))
        (PORT d[1] (1148:1148:1148) (1342:1342:1342))
        (PORT d[2] (994:994:994) (1176:1176:1176))
        (PORT d[3] (1207:1207:1207) (1457:1457:1457))
        (PORT d[4] (1104:1104:1104) (1279:1279:1279))
        (PORT d[5] (1113:1113:1113) (1303:1303:1303))
        (PORT d[6] (1484:1484:1484) (1771:1771:1771))
        (PORT d[7] (1578:1578:1578) (1874:1874:1874))
        (PORT d[8] (1884:1884:1884) (2259:2259:2259))
        (PORT d[9] (1063:1063:1063) (1256:1256:1256))
        (PORT d[10] (1505:1505:1505) (1759:1759:1759))
        (PORT d[11] (1598:1598:1598) (1902:1902:1902))
        (PORT d[12] (1335:1335:1335) (1569:1569:1569))
        (PORT clk (1754:1754:1754) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1347:1347:1347))
        (PORT clk (1754:1754:1754) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1957:1957:1957))
        (PORT d[0] (1518:1518:1518) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1125:1125:1125))
        (PORT d[1] (961:961:961) (1119:1119:1119))
        (PORT d[2] (979:979:979) (1147:1147:1147))
        (PORT d[3] (1161:1161:1161) (1359:1359:1359))
        (PORT d[4] (1100:1100:1100) (1272:1272:1272))
        (PORT d[5] (920:920:920) (1079:1079:1079))
        (PORT d[6] (1021:1021:1021) (1185:1185:1185))
        (PORT d[7] (1087:1087:1087) (1258:1258:1258))
        (PORT d[8] (906:906:906) (1041:1041:1041))
        (PORT d[9] (1229:1229:1229) (1434:1434:1434))
        (PORT d[10] (928:928:928) (1071:1071:1071))
        (PORT d[11] (945:945:945) (1104:1104:1104))
        (PORT d[12] (910:910:910) (1045:1045:1045))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (830:830:830) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1467:1467:1467))
        (PORT clk (2016:2016:2016) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1854:1854:1854))
        (PORT d[1] (1724:1724:1724) (2027:2027:2027))
        (PORT d[2] (1478:1478:1478) (1773:1773:1773))
        (PORT d[3] (1484:1484:1484) (1777:1777:1777))
        (PORT d[4] (1199:1199:1199) (1419:1419:1419))
        (PORT d[5] (1735:1735:1735) (2034:2034:2034))
        (PORT d[6] (1626:1626:1626) (1937:1937:1937))
        (PORT d[7] (1573:1573:1573) (1860:1860:1860))
        (PORT d[8] (1557:1557:1557) (1862:1862:1862))
        (PORT d[9] (1715:1715:1715) (2021:2021:2021))
        (PORT d[10] (1714:1714:1714) (2029:2029:2029))
        (PORT d[11] (2037:2037:2037) (2421:2421:2421))
        (PORT d[12] (1682:1682:1682) (1999:1999:1999))
        (PORT clk (2014:2014:2014) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1685:1685:1685))
        (PORT clk (2014:2014:2014) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2259:2259:2259))
        (PORT d[0] (1778:1778:1778) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1875:1875:1875))
        (PORT d[1] (1891:1891:1891) (2186:2186:2186))
        (PORT d[2] (1912:1912:1912) (2279:2279:2279))
        (PORT d[3] (1714:1714:1714) (1979:1979:1979))
        (PORT d[4] (1562:1562:1562) (1865:1865:1865))
        (PORT d[5] (1855:1855:1855) (2211:2211:2211))
        (PORT d[6] (1874:1874:1874) (2196:2196:2196))
        (PORT d[7] (1272:1272:1272) (1471:1471:1471))
        (PORT d[8] (1165:1165:1165) (1382:1382:1382))
        (PORT d[9] (1421:1421:1421) (1677:1677:1677))
        (PORT d[10] (1302:1302:1302) (1538:1538:1538))
        (PORT d[11] (1130:1130:1130) (1342:1342:1342))
        (PORT d[12] (1225:1225:1225) (1438:1438:1438))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (942:942:942) (1072:1072:1072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (860:860:860))
        (PORT datab (2002:2002:2002) (2335:2335:2335))
        (PORT datac (1445:1445:1445) (1718:1718:1718))
        (PORT datad (502:502:502) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1638:1638:1638))
        (PORT clk (1983:1983:1983) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1892:1892:1892))
        (PORT d[1] (1731:1731:1731) (2035:2035:2035))
        (PORT d[2] (1485:1485:1485) (1781:1781:1781))
        (PORT d[3] (1311:1311:1311) (1580:1580:1580))
        (PORT d[4] (1086:1086:1086) (1301:1301:1301))
        (PORT d[5] (1909:1909:1909) (2236:2236:2236))
        (PORT d[6] (2007:2007:2007) (2369:2369:2369))
        (PORT d[7] (1716:1716:1716) (2019:2019:2019))
        (PORT d[8] (1545:1545:1545) (1845:1845:1845))
        (PORT d[9] (1702:1702:1702) (2003:2003:2003))
        (PORT d[10] (1721:1721:1721) (2036:2036:2036))
        (PORT d[11] (2025:2025:2025) (2403:2403:2403))
        (PORT d[12] (1682:1682:1682) (2000:2000:2000))
        (PORT clk (1981:1981:1981) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1725:1725:1725))
        (PORT clk (1981:1981:1981) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (2228:2228:2228))
        (PORT d[0] (1667:1667:1667) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1668:1668:1668))
        (PORT d[1] (1884:1884:1884) (2178:2178:2178))
        (PORT d[2] (1925:1925:1925) (2295:2295:2295))
        (PORT d[3] (1553:1553:1553) (1800:1800:1800))
        (PORT d[4] (1571:1571:1571) (1885:1885:1885))
        (PORT d[5] (1835:1835:1835) (2187:2187:2187))
        (PORT d[6] (1880:1880:1880) (2203:2203:2203))
        (PORT d[7] (1435:1435:1435) (1655:1655:1655))
        (PORT d[8] (1171:1171:1171) (1394:1394:1394))
        (PORT d[9] (1343:1343:1343) (1573:1573:1573))
        (PORT d[10] (1137:1137:1137) (1352:1352:1352))
        (PORT d[11] (1421:1421:1421) (1658:1658:1658))
        (PORT d[12] (1238:1238:1238) (1458:1458:1458))
        (PORT clk (1305:1305:1305) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT d[0] (928:928:928) (1050:1050:1050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (787:787:787))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1983:1983:1983) (2311:2311:2311))
        (PORT datad (496:496:496) (560:560:560))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2233:2233:2233))
        (PORT clk (2127:2127:2127) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1696:1696:1696))
        (PORT d[1] (1531:1531:1531) (1803:1803:1803))
        (PORT d[2] (1570:1570:1570) (1865:1865:1865))
        (PORT d[3] (1494:1494:1494) (1787:1787:1787))
        (PORT d[4] (1424:1424:1424) (1678:1678:1678))
        (PORT d[5] (1631:1631:1631) (1912:1912:1912))
        (PORT d[6] (1772:1772:1772) (2116:2116:2116))
        (PORT d[7] (1888:1888:1888) (2219:2219:2219))
        (PORT d[8] (1560:1560:1560) (1868:1868:1868))
        (PORT d[9] (1708:1708:1708) (2011:2011:2011))
        (PORT d[10] (1702:1702:1702) (2014:2014:2014))
        (PORT d[11] (2006:2006:2006) (2377:2377:2377))
        (PORT d[12] (1664:1664:1664) (1974:1974:1974))
        (PORT clk (2125:2125:2125) (2381:2381:2381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1857:1857:1857))
        (PORT clk (2125:2125:2125) (2381:2381:2381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2383:2383:2383))
        (PORT d[0] (1928:1928:1928) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1764:1764:1764))
        (PORT d[1] (2564:2564:2564) (2983:2983:2983))
        (PORT d[2] (1917:1917:1917) (2271:2271:2271))
        (PORT d[3] (1911:1911:1911) (2202:2202:2202))
        (PORT d[4] (2245:2245:2245) (2642:2642:2642))
        (PORT d[5] (2215:2215:2215) (2625:2625:2625))
        (PORT d[6] (1590:1590:1590) (1878:1878:1878))
        (PORT d[7] (1515:1515:1515) (1788:1788:1788))
        (PORT d[8] (1348:1348:1348) (1594:1594:1594))
        (PORT d[9] (1315:1315:1315) (1569:1569:1569))
        (PORT d[10] (1332:1332:1332) (1576:1576:1576))
        (PORT d[11] (1279:1279:1279) (1514:1514:1514))
        (PORT d[12] (1299:1299:1299) (1498:1498:1498))
        (PORT clk (1269:1269:1269) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1293:1293:1293))
        (PORT d[0] (1050:1050:1050) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1292:1292:1292))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1632:1632:1632))
        (PORT clk (1798:1798:1798) (2010:2010:2010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1254:1254:1254))
        (PORT d[1] (1340:1340:1340) (1564:1564:1564))
        (PORT d[2] (1377:1377:1377) (1627:1627:1627))
        (PORT d[3] (1278:1278:1278) (1543:1543:1543))
        (PORT d[4] (1166:1166:1166) (1386:1386:1386))
        (PORT d[5] (1467:1467:1467) (1711:1711:1711))
        (PORT d[6] (1657:1657:1657) (1966:1966:1966))
        (PORT d[7] (1951:1951:1951) (2299:2299:2299))
        (PORT d[8] (1705:1705:1705) (2056:2056:2056))
        (PORT d[9] (1531:1531:1531) (1796:1796:1796))
        (PORT d[10] (1383:1383:1383) (1651:1651:1651))
        (PORT d[11] (1645:1645:1645) (1962:1962:1962))
        (PORT d[12] (1212:1212:1212) (1433:1433:1433))
        (PORT clk (1796:1796:1796) (2008:2008:2008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1490:1490:1490))
        (PORT clk (1796:1796:1796) (2008:2008:2008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (2010:2010:2010))
        (PORT d[0] (1605:1605:1605) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1517:1517:1517))
        (PORT d[1] (1146:1146:1146) (1330:1330:1330))
        (PORT d[2] (1165:1165:1165) (1357:1357:1357))
        (PORT d[3] (1174:1174:1174) (1376:1376:1376))
        (PORT d[4] (1275:1275:1275) (1477:1477:1477))
        (PORT d[5] (1101:1101:1101) (1288:1288:1288))
        (PORT d[6] (1186:1186:1186) (1365:1365:1365))
        (PORT d[7] (1106:1106:1106) (1286:1286:1286))
        (PORT d[8] (1363:1363:1363) (1607:1607:1607))
        (PORT d[9] (1450:1450:1450) (1715:1715:1715))
        (PORT d[10] (896:896:896) (1057:1057:1057))
        (PORT d[11] (1037:1037:1037) (1207:1207:1207))
        (PORT d[12] (1290:1290:1290) (1489:1489:1489))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (616:616:616) (684:684:684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1469:1469:1469))
        (PORT clk (1996:1996:1996) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (2073:2073:2073))
        (PORT d[1] (1586:1586:1586) (1845:1845:1845))
        (PORT d[2] (1672:1672:1672) (1993:1993:1993))
        (PORT d[3] (1277:1277:1277) (1537:1537:1537))
        (PORT d[4] (1371:1371:1371) (1610:1610:1610))
        (PORT d[5] (1545:1545:1545) (1789:1789:1789))
        (PORT d[6] (1811:1811:1811) (2159:2159:2159))
        (PORT d[7] (1839:1839:1839) (2155:2155:2155))
        (PORT d[8] (1451:1451:1451) (1719:1719:1719))
        (PORT d[9] (1683:1683:1683) (1972:1972:1972))
        (PORT d[10] (1731:1731:1731) (2054:2054:2054))
        (PORT d[11] (1497:1497:1497) (1787:1787:1787))
        (PORT d[12] (1851:1851:1851) (2189:2189:2189))
        (PORT clk (1994:1994:1994) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1562:1562:1562))
        (PORT clk (1994:1994:1994) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (2232:2232:2232))
        (PORT d[0] (1696:1696:1696) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1671:1671:1671))
        (PORT d[1] (1708:1708:1708) (1976:1976:1976))
        (PORT d[2] (2083:2083:2083) (2472:2472:2472))
        (PORT d[3] (1376:1376:1376) (1597:1597:1597))
        (PORT d[4] (1758:1758:1758) (2099:2099:2099))
        (PORT d[5] (1794:1794:1794) (2141:2141:2141))
        (PORT d[6] (2195:2195:2195) (2557:2557:2557))
        (PORT d[7] (1625:1625:1625) (1873:1873:1873))
        (PORT d[8] (1145:1145:1145) (1357:1357:1357))
        (PORT d[9] (1277:1277:1277) (1511:1511:1511))
        (PORT d[10] (1315:1315:1315) (1557:1557:1557))
        (PORT d[11] (1248:1248:1248) (1453:1453:1453))
        (PORT d[12] (1193:1193:1193) (1405:1405:1405))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (888:888:888) (1001:1001:1001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1748:1748:1748))
        (PORT datab (746:746:746) (860:860:860))
        (PORT datac (1983:1983:1983) (2311:2311:2311))
        (PORT datad (364:364:364) (421:421:421))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1477:1477:1477))
        (PORT clk (1970:1970:1970) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1878:1878:1878))
        (PORT d[1] (1683:1683:1683) (1959:1959:1959))
        (PORT d[2] (1582:1582:1582) (1866:1866:1866))
        (PORT d[3] (1849:1849:1849) (2203:2203:2203))
        (PORT d[4] (1603:1603:1603) (1897:1897:1897))
        (PORT d[5] (1866:1866:1866) (2191:2191:2191))
        (PORT d[6] (2026:2026:2026) (2398:2398:2398))
        (PORT d[7] (1956:1956:1956) (2315:2315:2315))
        (PORT d[8] (1884:1884:1884) (2229:2229:2229))
        (PORT d[9] (1755:1755:1755) (2071:2071:2071))
        (PORT d[10] (1704:1704:1704) (2012:2012:2012))
        (PORT d[11] (1717:1717:1717) (2042:2042:2042))
        (PORT d[12] (1716:1716:1716) (2025:2025:2025))
        (PORT clk (1968:1968:1968) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1896:1896:1896))
        (PORT clk (1968:1968:1968) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (2196:2196:2196))
        (PORT d[0] (1957:1957:1957) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2298:2298:2298))
        (PORT d[1] (1912:1912:1912) (2211:2211:2211))
        (PORT d[2] (2544:2544:2544) (3014:3014:3014))
        (PORT d[3] (2266:2266:2266) (2664:2664:2664))
        (PORT d[4] (1502:1502:1502) (1773:1773:1773))
        (PORT d[5] (1755:1755:1755) (2065:2065:2065))
        (PORT d[6] (1901:1901:1901) (2208:2208:2208))
        (PORT d[7] (1595:1595:1595) (1865:1865:1865))
        (PORT d[8] (1554:1554:1554) (1832:1832:1832))
        (PORT d[9] (1759:1759:1759) (2079:2079:2079))
        (PORT d[10] (1717:1717:1717) (2027:2027:2027))
        (PORT d[11] (1633:1633:1633) (1929:1929:1929))
        (PORT d[12] (1613:1613:1613) (1892:1892:1892))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (1496:1496:1496) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (716:716:716))
        (PORT datab (2003:2003:2003) (2335:2335:2335))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (2226:2226:2226) (2528:2528:2528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1589:1589:1589) (1831:1831:1831))
        (PORT datad (1212:1212:1212) (1413:1413:1413))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1590:1590:1590) (1832:1832:1832))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (246:246:246))
        (PORT datab (153:153:153) (195:195:195))
        (PORT datac (855:855:855) (987:987:987))
        (PORT datad (757:757:757) (867:867:867))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (899:899:899))
        (PORT datad (2214:2214:2214) (2510:2510:2510))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (470:470:470))
        (PORT datab (766:766:766) (876:876:876))
        (PORT datac (458:458:458) (539:539:539))
        (PORT datad (488:488:488) (559:559:559))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2399:2399:2399))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (720:720:720) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1504:1504:1504))
        (PORT clk (1913:1913:1913) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1449:1449:1449))
        (PORT d[1] (1494:1494:1494) (1754:1754:1754))
        (PORT d[2] (1311:1311:1311) (1566:1566:1566))
        (PORT d[3] (1315:1315:1315) (1583:1583:1583))
        (PORT d[4] (1254:1254:1254) (1488:1488:1488))
        (PORT d[5] (1356:1356:1356) (1572:1572:1572))
        (PORT d[6] (1737:1737:1737) (2001:2001:2001))
        (PORT d[7] (1367:1367:1367) (1616:1616:1616))
        (PORT d[8] (1270:1270:1270) (1513:1513:1513))
        (PORT d[9] (1308:1308:1308) (1543:1543:1543))
        (PORT d[10] (1515:1515:1515) (1809:1809:1809))
        (PORT d[11] (1527:1527:1527) (1824:1824:1824))
        (PORT d[12] (1650:1650:1650) (1943:1943:1943))
        (PORT clk (1911:1911:1911) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1333:1333:1333))
        (PORT clk (1911:1911:1911) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (2136:2136:2136))
        (PORT d[0] (1493:1493:1493) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2137:2137:2137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1448:1448:1448))
        (PORT d[1] (1521:1521:1521) (1762:1762:1762))
        (PORT d[2] (1354:1354:1354) (1597:1597:1597))
        (PORT d[3] (1777:1777:1777) (2068:2068:2068))
        (PORT d[4] (1939:1939:1939) (2301:2301:2301))
        (PORT d[5] (1342:1342:1342) (1581:1581:1581))
        (PORT d[6] (1923:1923:1923) (2255:2255:2255))
        (PORT d[7] (928:928:928) (1057:1057:1057))
        (PORT d[8] (1123:1123:1123) (1335:1335:1335))
        (PORT d[9] (1396:1396:1396) (1642:1642:1642))
        (PORT d[10] (1135:1135:1135) (1351:1351:1351))
        (PORT d[11] (1111:1111:1111) (1292:1292:1292))
        (PORT d[12] (927:927:927) (1075:1075:1075))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (843:843:843) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1875:1875:1875))
        (PORT clk (2063:2063:2063) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2353:2353:2353))
        (PORT d[1] (1671:1671:1671) (1960:1960:1960))
        (PORT d[2] (1863:1863:1863) (2209:2209:2209))
        (PORT d[3] (1644:1644:1644) (1936:1936:1936))
        (PORT d[4] (1429:1429:1429) (1699:1699:1699))
        (PORT d[5] (1885:1885:1885) (2205:2205:2205))
        (PORT d[6] (1853:1853:1853) (2211:2211:2211))
        (PORT d[7] (1944:1944:1944) (2289:2289:2289))
        (PORT d[8] (1498:1498:1498) (1795:1795:1795))
        (PORT d[9] (1584:1584:1584) (1891:1891:1891))
        (PORT d[10] (1573:1573:1573) (1869:1869:1869))
        (PORT d[11] (1757:1757:1757) (2096:2096:2096))
        (PORT d[12] (1763:1763:1763) (2102:2102:2102))
        (PORT clk (2061:2061:2061) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1620:1620:1620))
        (PORT clk (2061:2061:2061) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2316:2316:2316))
        (PORT d[0] (1719:1719:1719) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (2008:2008:2008))
        (PORT d[1] (1980:1980:1980) (2324:2324:2324))
        (PORT d[2] (1660:1660:1660) (1975:1975:1975))
        (PORT d[3] (2158:2158:2158) (2562:2562:2562))
        (PORT d[4] (1881:1881:1881) (2244:2244:2244))
        (PORT d[5] (1788:1788:1788) (2120:2120:2120))
        (PORT d[6] (2180:2180:2180) (2554:2554:2554))
        (PORT d[7] (1424:1424:1424) (1665:1665:1665))
        (PORT d[8] (1172:1172:1172) (1400:1400:1400))
        (PORT d[9] (1177:1177:1177) (1396:1396:1396))
        (PORT d[10] (1231:1231:1231) (1455:1455:1455))
        (PORT d[11] (1314:1314:1314) (1547:1547:1547))
        (PORT d[12] (1257:1257:1257) (1475:1475:1475))
        (PORT clk (1297:1297:1297) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (PORT d[0] (965:965:965) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (620:620:620))
        (PORT datab (2001:2001:2001) (2333:2333:2333))
        (PORT datac (1448:1448:1448) (1722:1722:1722))
        (PORT datad (840:840:840) (929:929:929))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1593:1593:1593))
        (PORT clk (1614:1614:1614) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1583:1583:1583))
        (PORT d[1] (1484:1484:1484) (1733:1733:1733))
        (PORT d[2] (1437:1437:1437) (1717:1717:1717))
        (PORT d[3] (1527:1527:1527) (1786:1786:1786))
        (PORT d[4] (1215:1215:1215) (1417:1417:1417))
        (PORT d[5] (1680:1680:1680) (1970:1970:1970))
        (PORT d[6] (1633:1633:1633) (1938:1938:1938))
        (PORT d[7] (1552:1552:1552) (1841:1841:1841))
        (PORT d[8] (1647:1647:1647) (1944:1944:1944))
        (PORT d[9] (1335:1335:1335) (1585:1585:1585))
        (PORT d[10] (1285:1285:1285) (1522:1522:1522))
        (PORT d[11] (1644:1644:1644) (1934:1934:1934))
        (PORT d[12] (1515:1515:1515) (1795:1795:1795))
        (PORT clk (1612:1612:1612) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1587:1587:1587))
        (PORT clk (1612:1612:1612) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1767:1767:1767))
        (PORT d[0] (1699:1699:1699) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1831:1831:1831))
        (PORT d[1] (1704:1704:1704) (1973:1973:1973))
        (PORT d[2] (2477:2477:2477) (2929:2929:2929))
        (PORT d[3] (1997:1997:1997) (2353:2353:2353))
        (PORT d[4] (1305:1305:1305) (1566:1566:1566))
        (PORT d[5] (1835:1835:1835) (2148:2148:2148))
        (PORT d[6] (1892:1892:1892) (2215:2215:2215))
        (PORT d[7] (1390:1390:1390) (1630:1630:1630))
        (PORT d[8] (1131:1131:1131) (1333:1333:1333))
        (PORT d[9] (1735:1735:1735) (2048:2048:2048))
        (PORT d[10] (1440:1440:1440) (1699:1699:1699))
        (PORT d[11] (1218:1218:1218) (1445:1445:1445))
        (PORT d[12] (1386:1386:1386) (1628:1628:1628))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1074:1074:1074) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1622:1622:1622))
        (PORT clk (1839:1839:1839) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1546:1546:1546))
        (PORT d[1] (1665:1665:1665) (1948:1948:1948))
        (PORT d[2] (1271:1271:1271) (1517:1517:1517))
        (PORT d[3] (1473:1473:1473) (1758:1758:1758))
        (PORT d[4] (1425:1425:1425) (1678:1678:1678))
        (PORT d[5] (1173:1173:1173) (1362:1362:1362))
        (PORT d[6] (1825:1825:1825) (2174:2174:2174))
        (PORT d[7] (1294:1294:1294) (1541:1541:1541))
        (PORT d[8] (1245:1245:1245) (1477:1477:1477))
        (PORT d[9] (1153:1153:1153) (1378:1378:1378))
        (PORT d[10] (1503:1503:1503) (1783:1783:1783))
        (PORT d[11] (1433:1433:1433) (1702:1702:1702))
        (PORT d[12] (1586:1586:1586) (1868:1868:1868))
        (PORT clk (1837:1837:1837) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1337:1337:1337))
        (PORT clk (1837:1837:1837) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2059:2059:2059))
        (PORT d[0] (1352:1352:1352) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1229:1229:1229))
        (PORT d[1] (1158:1158:1158) (1343:1343:1343))
        (PORT d[2] (1346:1346:1346) (1584:1584:1584))
        (PORT d[3] (1776:1776:1776) (2065:2065:2065))
        (PORT d[4] (1619:1619:1619) (1914:1914:1914))
        (PORT d[5] (1709:1709:1709) (2024:2024:2024))
        (PORT d[6] (1750:1750:1750) (2029:2029:2029))
        (PORT d[7] (748:748:748) (853:853:853))
        (PORT d[8] (1165:1165:1165) (1372:1372:1372))
        (PORT d[9] (1248:1248:1248) (1490:1490:1490))
        (PORT d[10] (739:739:739) (840:840:840))
        (PORT d[11] (773:773:773) (888:888:888))
        (PORT d[12] (775:775:775) (887:887:887))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (757:757:757) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1517:1517:1517) (1756:1756:1756))
        (PORT datac (1447:1447:1447) (1721:1721:1721))
        (PORT datad (983:983:983) (1116:1116:1116))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1795:1795:1795))
        (PORT clk (2189:2189:2189) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1674:1674:1674))
        (PORT d[1] (1557:1557:1557) (1832:1832:1832))
        (PORT d[2] (1452:1452:1452) (1734:1734:1734))
        (PORT d[3] (1506:1506:1506) (1802:1802:1802))
        (PORT d[4] (1253:1253:1253) (1483:1483:1483))
        (PORT d[5] (1882:1882:1882) (2189:2189:2189))
        (PORT d[6] (2213:2213:2213) (2624:2624:2624))
        (PORT d[7] (1998:1998:1998) (2383:2383:2383))
        (PORT d[8] (1972:1972:1972) (2345:2345:2345))
        (PORT d[9] (1734:1734:1734) (2061:2061:2061))
        (PORT d[10] (1704:1704:1704) (2017:2017:2017))
        (PORT d[11] (1672:1672:1672) (1997:1997:1997))
        (PORT d[12] (1859:1859:1859) (2184:2184:2184))
        (PORT clk (2187:2187:2187) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1754:1754:1754))
        (PORT clk (2187:2187:2187) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2451:2451:2451))
        (PORT d[0] (1844:1844:1844) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1930:1930:1930))
        (PORT d[1] (2380:2380:2380) (2770:2770:2770))
        (PORT d[2] (2060:2060:2060) (2441:2441:2441))
        (PORT d[3] (2084:2084:2084) (2402:2402:2402))
        (PORT d[4] (1888:1888:1888) (2236:2236:2236))
        (PORT d[5] (1725:1725:1725) (2028:2028:2028))
        (PORT d[6] (1870:1870:1870) (2191:2191:2191))
        (PORT d[7] (1556:1556:1556) (1832:1832:1832))
        (PORT d[8] (1238:1238:1238) (1479:1479:1479))
        (PORT d[9] (1760:1760:1760) (2077:2077:2077))
        (PORT d[10] (1304:1304:1304) (1544:1544:1544))
        (PORT d[11] (1328:1328:1328) (1555:1555:1555))
        (PORT d[12] (1349:1349:1349) (1578:1578:1578))
        (PORT clk (1256:1256:1256) (1278:1278:1278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1278:1278:1278))
        (PORT d[0] (1144:1144:1144) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1277:1277:1277))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1556:1556:1556))
        (PORT clk (1999:1999:1999) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1849:1849:1849))
        (PORT d[1] (1743:1743:1743) (2052:2052:2052))
        (PORT d[2] (1664:1664:1664) (1988:1988:1988))
        (PORT d[3] (1311:1311:1311) (1581:1581:1581))
        (PORT d[4] (1073:1073:1073) (1284:1284:1284))
        (PORT d[5] (1886:1886:1886) (2204:2204:2204))
        (PORT d[6] (1632:1632:1632) (1944:1944:1944))
        (PORT d[7] (1866:1866:1866) (2193:2193:2193))
        (PORT d[8] (1691:1691:1691) (2010:2010:2010))
        (PORT d[9] (1703:1703:1703) (1999:1999:1999))
        (PORT d[10] (1721:1721:1721) (2036:2036:2036))
        (PORT d[11] (1491:1491:1491) (1778:1778:1778))
        (PORT d[12] (1483:1483:1483) (1767:1767:1767))
        (PORT clk (1997:1997:1997) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1563:1563:1563))
        (PORT clk (1997:1997:1997) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2247:2247:2247))
        (PORT d[0] (1686:1686:1686) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1855:1855:1855))
        (PORT d[1] (1691:1691:1691) (1955:1955:1955))
        (PORT d[2] (2087:2087:2087) (2479:2479:2479))
        (PORT d[3] (1549:1549:1549) (1796:1796:1796))
        (PORT d[4] (1590:1590:1590) (1909:1909:1909))
        (PORT d[5] (2033:2033:2033) (2418:2418:2418))
        (PORT d[6] (1397:1397:1397) (1647:1647:1647))
        (PORT d[7] (1452:1452:1452) (1678:1678:1678))
        (PORT d[8] (1169:1169:1169) (1393:1393:1393))
        (PORT d[9] (1402:1402:1402) (1655:1655:1655))
        (PORT d[10] (1127:1127:1127) (1339:1339:1339))
        (PORT d[11] (1083:1083:1083) (1262:1262:1262))
        (PORT d[12] (1202:1202:1202) (1426:1426:1426))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT d[0] (927:927:927) (1049:1049:1049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (597:597:597) (694:694:694))
        (PORT clk (1686:1686:1686) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (860:860:860) (1003:1003:1003))
        (PORT d[1] (586:586:586) (698:698:698))
        (PORT d[2] (968:968:968) (1136:1136:1136))
        (PORT d[3] (597:597:597) (708:708:708))
        (PORT d[4] (908:908:908) (1051:1051:1051))
        (PORT d[5] (920:920:920) (1072:1072:1072))
        (PORT d[6] (1664:1664:1664) (1977:1977:1977))
        (PORT d[7] (579:579:579) (691:691:691))
        (PORT d[8] (956:956:956) (1141:1141:1141))
        (PORT d[9] (823:823:823) (954:954:954))
        (PORT d[10] (919:919:919) (1079:1079:1079))
        (PORT d[11] (990:990:990) (1153:1153:1153))
        (PORT d[12] (718:718:718) (845:845:845))
        (PORT clk (1684:1684:1684) (1870:1870:1870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (721:721:721) (779:779:779))
        (PORT clk (1684:1684:1684) (1870:1870:1870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1872:1872:1872))
        (PORT d[0] (994:994:994) (1056:1056:1056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (786:786:786) (907:907:907))
        (PORT d[1] (577:577:577) (682:682:682))
        (PORT d[2] (769:769:769) (903:903:903))
        (PORT d[3] (781:781:781) (914:914:914))
        (PORT d[4] (561:561:561) (659:659:659))
        (PORT d[5] (432:432:432) (524:524:524))
        (PORT d[6] (1413:1413:1413) (1621:1621:1621))
        (PORT d[7] (542:542:542) (619:619:619))
        (PORT d[8] (529:529:529) (614:614:614))
        (PORT d[9] (542:542:542) (620:620:620))
        (PORT d[10] (754:754:754) (869:869:869))
        (PORT d[11] (551:551:551) (643:643:643))
        (PORT d[12] (547:547:547) (627:627:627))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT d[0] (452:452:452) (481:481:481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1529:1529:1529))
        (PORT clk (1572:1572:1572) (1747:1747:1747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (705:705:705) (835:835:835))
        (PORT d[1] (586:586:586) (698:698:698))
        (PORT d[2] (955:955:955) (1128:1128:1128))
        (PORT d[3] (597:597:597) (706:706:706))
        (PORT d[4] (585:585:585) (696:696:696))
        (PORT d[5] (909:909:909) (1058:1058:1058))
        (PORT d[6] (1105:1105:1105) (1306:1306:1306))
        (PORT d[7] (739:739:739) (876:876:876))
        (PORT d[8] (955:955:955) (1138:1138:1138))
        (PORT d[9] (719:719:719) (852:852:852))
        (PORT d[10] (915:915:915) (1068:1068:1068))
        (PORT d[11] (877:877:877) (1024:1024:1024))
        (PORT d[12] (756:756:756) (895:895:895))
        (PORT clk (1570:1570:1570) (1745:1745:1745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1044:1044:1044))
        (PORT clk (1570:1570:1570) (1745:1745:1745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1747:1747:1747))
        (PORT d[0] (1252:1252:1252) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1748:1748:1748))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1748:1748:1748))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1748:1748:1748))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (699:699:699))
        (PORT d[1] (771:771:771) (903:903:903))
        (PORT d[2] (412:412:412) (494:494:494))
        (PORT d[3] (503:503:503) (582:582:582))
        (PORT d[4] (409:409:409) (488:488:488))
        (PORT d[5] (598:598:598) (709:709:709))
        (PORT d[6] (1110:1110:1110) (1280:1280:1280))
        (PORT d[7] (376:376:376) (435:435:435))
        (PORT d[8] (743:743:743) (858:858:858))
        (PORT d[9] (373:373:373) (429:429:429))
        (PORT d[10] (675:675:675) (769:769:769))
        (PORT d[11] (740:740:740) (863:863:863))
        (PORT d[12] (388:388:388) (449:449:449))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (309:309:309) (321:321:321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (519:519:519))
        (PORT datab (514:514:514) (590:590:590))
        (PORT datac (506:506:506) (581:581:581))
        (PORT datad (455:455:455) (537:537:537))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (811:811:811))
        (PORT datab (348:348:348) (400:400:400))
        (PORT datac (1988:1988:1988) (2316:2316:2316))
        (PORT datad (715:715:715) (826:826:826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1623:1623:1623))
        (PORT clk (1761:1761:1761) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1843:1843:1843))
        (PORT d[1] (1661:1661:1661) (1932:1932:1932))
        (PORT d[2] (1407:1407:1407) (1667:1667:1667))
        (PORT d[3] (1838:1838:1838) (2182:2182:2182))
        (PORT d[4] (1572:1572:1572) (1862:1862:1862))
        (PORT d[5] (1819:1819:1819) (2129:2129:2129))
        (PORT d[6] (1785:1785:1785) (2105:2105:2105))
        (PORT d[7] (1895:1895:1895) (2239:2239:2239))
        (PORT d[8] (1859:1859:1859) (2190:2190:2190))
        (PORT d[9] (1370:1370:1370) (1622:1622:1622))
        (PORT d[10] (1493:1493:1493) (1757:1757:1757))
        (PORT d[11] (1710:1710:1710) (2033:2033:2033))
        (PORT d[12] (1470:1470:1470) (1738:1738:1738))
        (PORT clk (1759:1759:1759) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1642:1642:1642))
        (PORT clk (1759:1759:1759) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1955:1955:1955))
        (PORT d[0] (1740:1740:1740) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1956:1956:1956))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1880:1880:1880))
        (PORT d[1] (1717:1717:1717) (1986:1986:1986))
        (PORT d[2] (2321:2321:2321) (2706:2706:2706))
        (PORT d[3] (1908:1908:1908) (2263:2263:2263))
        (PORT d[4] (1276:1276:1276) (1515:1515:1515))
        (PORT d[5] (1394:1394:1394) (1645:1645:1645))
        (PORT d[6] (1751:1751:1751) (2017:2017:2017))
        (PORT d[7] (1530:1530:1530) (1789:1789:1789))
        (PORT d[8] (1323:1323:1323) (1558:1558:1558))
        (PORT d[9] (1665:1665:1665) (1959:1959:1959))
        (PORT d[10] (1527:1527:1527) (1809:1809:1809))
        (PORT d[11] (1431:1431:1431) (1693:1693:1693))
        (PORT d[12] (1399:1399:1399) (1639:1639:1639))
        (PORT clk (1288:1288:1288) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (PORT d[0] (1245:1245:1245) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1656:1656:1656))
        (PORT clk (1738:1738:1738) (1921:1921:1921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1811:1811:1811))
        (PORT d[1] (1829:1829:1829) (2119:2119:2119))
        (PORT d[2] (1386:1386:1386) (1641:1641:1641))
        (PORT d[3] (2002:2002:2002) (2367:2367:2367))
        (PORT d[4] (1591:1591:1591) (1884:1884:1884))
        (PORT d[5] (1658:1658:1658) (1951:1951:1951))
        (PORT d[6] (1648:1648:1648) (1961:1961:1961))
        (PORT d[7] (1902:1902:1902) (2244:2244:2244))
        (PORT d[8] (1869:1869:1869) (2201:2201:2201))
        (PORT d[9] (1497:1497:1497) (1758:1758:1758))
        (PORT d[10] (1484:1484:1484) (1751:1751:1751))
        (PORT d[11] (1700:1700:1700) (2026:2026:2026))
        (PORT d[12] (1659:1659:1659) (1953:1953:1953))
        (PORT clk (1736:1736:1736) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1666:1666:1666))
        (PORT clk (1736:1736:1736) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1921:1921:1921))
        (PORT d[0] (1772:1772:1772) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1871:1871:1871))
        (PORT d[1] (1554:1554:1554) (1803:1803:1803))
        (PORT d[2] (2517:2517:2517) (2979:2979:2979))
        (PORT d[3] (2456:2456:2456) (2826:2826:2826))
        (PORT d[4] (1683:1683:1683) (1995:1995:1995))
        (PORT d[5] (1385:1385:1385) (1638:1638:1638))
        (PORT d[6] (1464:1464:1464) (1701:1701:1701))
        (PORT d[7] (1381:1381:1381) (1613:1613:1613))
        (PORT d[8] (1342:1342:1342) (1579:1579:1579))
        (PORT d[9] (1672:1672:1672) (1967:1967:1967))
        (PORT d[10] (1517:1517:1517) (1797:1797:1797))
        (PORT d[11] (1434:1434:1434) (1698:1698:1698))
        (PORT d[12] (1381:1381:1381) (1620:1620:1620))
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (PORT d[0] (1222:1222:1222) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1007:1007:1007))
        (PORT datab (2308:2308:2308) (2720:2720:2720))
        (PORT datac (1195:1195:1195) (1345:1345:1345))
        (PORT datad (2460:2460:2460) (2892:2892:2892))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1301:1301:1301))
        (PORT clk (1756:1756:1756) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1688:1688:1688))
        (PORT d[1] (1434:1434:1434) (1685:1685:1685))
        (PORT d[2] (1190:1190:1190) (1420:1420:1420))
        (PORT d[3] (1407:1407:1407) (1681:1681:1681))
        (PORT d[4] (1539:1539:1539) (1817:1817:1817))
        (PORT d[5] (2002:2002:2002) (2347:2347:2347))
        (PORT d[6] (1501:1501:1501) (1775:1775:1775))
        (PORT d[7] (1885:1885:1885) (2218:2218:2218))
        (PORT d[8] (1734:1734:1734) (2075:2075:2075))
        (PORT d[9] (1604:1604:1604) (1906:1906:1906))
        (PORT d[10] (1806:1806:1806) (2143:2143:2143))
        (PORT d[11] (1403:1403:1403) (1672:1672:1672))
        (PORT d[12] (1288:1288:1288) (1535:1535:1535))
        (PORT clk (1754:1754:1754) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1585:1585:1585))
        (PORT clk (1754:1754:1754) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1957:1957:1957))
        (PORT d[0] (1707:1707:1707) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1958:1958:1958))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1741:1741:1741))
        (PORT d[1] (2147:2147:2147) (2472:2472:2472))
        (PORT d[2] (1943:1943:1943) (2285:2285:2285))
        (PORT d[3] (1746:1746:1746) (2000:2000:2000))
        (PORT d[4] (1245:1245:1245) (1480:1480:1480))
        (PORT d[5] (1965:1965:1965) (2320:2320:2320))
        (PORT d[6] (1480:1480:1480) (1717:1717:1717))
        (PORT d[7] (1176:1176:1176) (1385:1385:1385))
        (PORT d[8] (1119:1119:1119) (1317:1317:1317))
        (PORT d[9] (1437:1437:1437) (1692:1692:1692))
        (PORT d[10] (1270:1270:1270) (1483:1483:1483))
        (PORT d[11] (1105:1105:1105) (1292:1292:1292))
        (PORT d[12] (1311:1311:1311) (1539:1539:1539))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (PORT d[0] (1035:1035:1035) (1174:1174:1174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1552:1552:1552))
        (PORT clk (1948:1948:1948) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1822:1822:1822))
        (PORT d[1] (1665:1665:1665) (1966:1966:1966))
        (PORT d[2] (1546:1546:1546) (1828:1828:1828))
        (PORT d[3] (1795:1795:1795) (2128:2128:2128))
        (PORT d[4] (1302:1302:1302) (1532:1532:1532))
        (PORT d[5] (1769:1769:1769) (2083:2083:2083))
        (PORT d[6] (1883:1883:1883) (2207:2207:2207))
        (PORT d[7] (2096:2096:2096) (2475:2475:2475))
        (PORT d[8] (1742:1742:1742) (2091:2091:2091))
        (PORT d[9] (1350:1350:1350) (1615:1615:1615))
        (PORT d[10] (1803:1803:1803) (2133:2133:2133))
        (PORT d[11] (1455:1455:1455) (1731:1731:1731))
        (PORT d[12] (1663:1663:1663) (1962:1962:1962))
        (PORT clk (1946:1946:1946) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1634:1634:1634))
        (PORT clk (1946:1946:1946) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (2172:2172:2172))
        (PORT d[0] (1734:1734:1734) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (2173:2173:2173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (2007:2007:2007))
        (PORT d[1] (1978:1978:1978) (2316:2316:2316))
        (PORT d[2] (1987:1987:1987) (2340:2340:2340))
        (PORT d[3] (2665:2665:2665) (3065:3065:3065))
        (PORT d[4] (1497:1497:1497) (1783:1783:1783))
        (PORT d[5] (1598:1598:1598) (1906:1906:1906))
        (PORT d[6] (1632:1632:1632) (1884:1884:1884))
        (PORT d[7] (1586:1586:1586) (1862:1862:1862))
        (PORT d[8] (1322:1322:1322) (1562:1562:1562))
        (PORT d[9] (1664:1664:1664) (1953:1953:1953))
        (PORT d[10] (1506:1506:1506) (1756:1756:1756))
        (PORT d[11] (1296:1296:1296) (1528:1528:1528))
        (PORT d[12] (1493:1493:1493) (1749:1749:1749))
        (PORT clk (1269:1269:1269) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (PORT d[0] (1230:1230:1230) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2927:2927:2927))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (510:510:510) (588:588:588))
        (PORT datad (1038:1038:1038) (1177:1177:1177))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1735:1735:1735))
        (PORT clk (1886:1886:1886) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1808:1808:1808))
        (PORT d[1] (1461:1461:1461) (1714:1714:1714))
        (PORT d[2] (1556:1556:1556) (1832:1832:1832))
        (PORT d[3] (1395:1395:1395) (1654:1654:1654))
        (PORT d[4] (1143:1143:1143) (1348:1348:1348))
        (PORT d[5] (1653:1653:1653) (1953:1953:1953))
        (PORT d[6] (1701:1701:1701) (2002:2002:2002))
        (PORT d[7] (2076:2076:2076) (2438:2438:2438))
        (PORT d[8] (1545:1545:1545) (1855:1855:1855))
        (PORT d[9] (1394:1394:1394) (1661:1661:1661))
        (PORT d[10] (1706:1706:1706) (2019:2019:2019))
        (PORT d[11] (1430:1430:1430) (1705:1705:1705))
        (PORT d[12] (1491:1491:1491) (1769:1769:1769))
        (PORT clk (1884:1884:1884) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1606:1606:1606))
        (PORT clk (1884:1884:1884) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (2104:2104:2104))
        (PORT d[0] (1706:1706:1706) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2786:2786:2786))
        (PORT d[1] (2310:2310:2310) (2685:2685:2685))
        (PORT d[2] (1901:1901:1901) (2224:2224:2224))
        (PORT d[3] (2090:2090:2090) (2383:2383:2383))
        (PORT d[4] (1651:1651:1651) (1937:1937:1937))
        (PORT d[5] (1881:1881:1881) (2226:2226:2226))
        (PORT d[6] (1616:1616:1616) (1869:1869:1869))
        (PORT d[7] (1385:1385:1385) (1633:1633:1633))
        (PORT d[8] (1348:1348:1348) (1593:1593:1593))
        (PORT d[9] (1661:1661:1661) (1947:1947:1947))
        (PORT d[10] (1321:1321:1321) (1546:1546:1546))
        (PORT d[11] (1342:1342:1342) (1574:1574:1574))
        (PORT d[12] (1499:1499:1499) (1756:1756:1756))
        (PORT clk (1242:1242:1242) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (PORT d[0] (1197:1197:1197) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1260:1260:1260))
        (PORT clk (1651:1651:1651) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1801:1801:1801))
        (PORT d[1] (1611:1611:1611) (1866:1866:1866))
        (PORT d[2] (1407:1407:1407) (1664:1664:1664))
        (PORT d[3] (1447:1447:1447) (1710:1710:1710))
        (PORT d[4] (1753:1753:1753) (2063:2063:2063))
        (PORT d[5] (1650:1650:1650) (1940:1940:1940))
        (PORT d[6] (1619:1619:1619) (1922:1922:1922))
        (PORT d[7] (1736:1736:1736) (2052:2052:2052))
        (PORT d[8] (1999:1999:1999) (2348:2348:2348))
        (PORT d[9] (1545:1545:1545) (1831:1831:1831))
        (PORT d[10] (1482:1482:1482) (1741:1741:1741))
        (PORT d[11] (1469:1469:1469) (1735:1735:1735))
        (PORT d[12] (1706:1706:1706) (2004:2004:2004))
        (PORT clk (1649:1649:1649) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1451:1451:1451))
        (PORT clk (1649:1649:1649) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1817:1817:1817))
        (PORT d[0] (1582:1582:1582) (1744:1744:1744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (2028:2028:2028))
        (PORT d[1] (1528:1528:1528) (1772:1772:1772))
        (PORT d[2] (2505:2505:2505) (2967:2967:2967))
        (PORT d[3] (2011:2011:2011) (2372:2372:2372))
        (PORT d[4] (1468:1468:1468) (1733:1733:1733))
        (PORT d[5] (1635:1635:1635) (1915:1915:1915))
        (PORT d[6] (1885:1885:1885) (2166:2166:2166))
        (PORT d[7] (1523:1523:1523) (1783:1783:1783))
        (PORT d[8] (1305:1305:1305) (1541:1541:1541))
        (PORT d[9] (1514:1514:1514) (1787:1787:1787))
        (PORT d[10] (1437:1437:1437) (1689:1689:1689))
        (PORT d[11] (1434:1434:1434) (1699:1699:1699))
        (PORT d[12] (1399:1399:1399) (1639:1639:1639))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1275:1275:1275) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1287:1287:1287))
        (PORT clk (1735:1735:1735) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1207:1207:1207))
        (PORT d[1] (1332:1332:1332) (1573:1573:1573))
        (PORT d[2] (1146:1146:1146) (1363:1363:1363))
        (PORT d[3] (1168:1168:1168) (1390:1390:1390))
        (PORT d[4] (884:884:884) (1027:1027:1027))
        (PORT d[5] (1369:1369:1369) (1610:1610:1610))
        (PORT d[6] (1613:1613:1613) (1917:1917:1917))
        (PORT d[7] (1711:1711:1711) (2024:2024:2024))
        (PORT d[8] (1419:1419:1419) (1685:1685:1685))
        (PORT d[9] (1278:1278:1278) (1504:1504:1504))
        (PORT d[10] (1592:1592:1592) (1900:1900:1900))
        (PORT d[11] (1236:1236:1236) (1474:1474:1474))
        (PORT d[12] (1507:1507:1507) (1786:1786:1786))
        (PORT clk (1733:1733:1733) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1529:1529:1529))
        (PORT clk (1733:1733:1733) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1916:1916:1916))
        (PORT d[0] (1676:1676:1676) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2156:2156:2156))
        (PORT d[1] (1650:1650:1650) (1917:1917:1917))
        (PORT d[2] (2141:2141:2141) (2506:2506:2506))
        (PORT d[3] (1415:1415:1415) (1623:1623:1623))
        (PORT d[4] (1195:1195:1195) (1411:1411:1411))
        (PORT d[5] (1372:1372:1372) (1637:1637:1637))
        (PORT d[6] (1472:1472:1472) (1719:1719:1719))
        (PORT d[7] (1367:1367:1367) (1601:1601:1601))
        (PORT d[8] (1119:1119:1119) (1324:1324:1324))
        (PORT d[9] (1491:1491:1491) (1754:1754:1754))
        (PORT d[10] (1285:1285:1285) (1517:1517:1517))
        (PORT d[11] (1104:1104:1104) (1294:1294:1294))
        (PORT d[12] (1213:1213:1213) (1404:1404:1404))
        (PORT clk (1299:1299:1299) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (PORT d[0] (1039:1039:1039) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (1055:1055:1055))
        (PORT clk (1704:1704:1704) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1415:1415:1415))
        (PORT d[1] (1152:1152:1152) (1367:1367:1367))
        (PORT d[2] (1154:1154:1154) (1336:1336:1336))
        (PORT d[3] (1016:1016:1016) (1213:1213:1213))
        (PORT d[4] (1067:1067:1067) (1241:1241:1241))
        (PORT d[5] (1536:1536:1536) (1803:1803:1803))
        (PORT d[6] (1429:1429:1429) (1707:1707:1707))
        (PORT d[7] (1552:1552:1552) (1826:1826:1826))
        (PORT d[8] (1284:1284:1284) (1534:1534:1534))
        (PORT d[9] (1472:1472:1472) (1724:1724:1724))
        (PORT d[10] (1506:1506:1506) (1775:1775:1775))
        (PORT d[11] (1209:1209:1209) (1441:1441:1441))
        (PORT d[12] (1289:1289:1289) (1533:1533:1533))
        (PORT clk (1702:1702:1702) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1172:1172:1172))
        (PORT clk (1702:1702:1702) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1893:1893:1893))
        (PORT d[0] (1358:1358:1358) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2348:2348:2348))
        (PORT d[1] (1839:1839:1839) (2137:2137:2137))
        (PORT d[2] (1694:1694:1694) (1963:1963:1963))
        (PORT d[3] (1432:1432:1432) (1639:1639:1639))
        (PORT d[4] (1372:1372:1372) (1617:1617:1617))
        (PORT d[5] (1551:1551:1551) (1833:1833:1833))
        (PORT d[6] (1793:1793:1793) (2049:2049:2049))
        (PORT d[7] (1164:1164:1164) (1365:1365:1365))
        (PORT d[8] (1113:1113:1113) (1313:1313:1313))
        (PORT d[9] (1465:1465:1465) (1736:1736:1736))
        (PORT d[10] (1210:1210:1210) (1402:1402:1402))
        (PORT d[11] (1039:1039:1039) (1239:1239:1239))
        (PORT d[12] (1297:1297:1297) (1519:1519:1519))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (998:998:998) (1134:1134:1134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (584:584:584))
        (PORT datab (2310:2310:2310) (2723:2723:2723))
        (PORT datac (684:684:684) (784:784:784))
        (PORT datad (2462:2462:2462) (2895:2895:2895))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (955:955:955))
        (PORT datab (2310:2310:2310) (2723:2723:2723))
        (PORT datac (1077:1077:1077) (1245:1245:1245))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2577:2577:2577) (2991:2991:2991))
        (PORT datab (1941:1941:1941) (2271:2271:2271))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (878:878:878) (1020:1020:1020))
        (PORT datad (1219:1219:1219) (1418:1418:1418))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1890:1890:1890))
        (PORT clk (2438:2438:2438) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2356:2356:2356))
        (PORT d[1] (1827:1827:1827) (2167:2167:2167))
        (PORT d[2] (1686:1686:1686) (2011:2011:2011))
        (PORT d[3] (2080:2080:2080) (2469:2469:2469))
        (PORT d[4] (1696:1696:1696) (2010:2010:2010))
        (PORT d[5] (1947:1947:1947) (2296:2296:2296))
        (PORT d[6] (2065:2065:2065) (2457:2457:2457))
        (PORT d[7] (2014:2014:2014) (2388:2388:2388))
        (PORT d[8] (1700:1700:1700) (2025:2025:2025))
        (PORT d[9] (2013:2013:2013) (2381:2381:2381))
        (PORT d[10] (1921:1921:1921) (2265:2265:2265))
        (PORT d[11] (2157:2157:2157) (2573:2573:2573))
        (PORT d[12] (2047:2047:2047) (2422:2422:2422))
        (PORT clk (2436:2436:2436) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1878:1878:1878))
        (PORT clk (2436:2436:2436) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2755:2755:2755))
        (PORT d[0] (1937:1937:1937) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2756:2756:2756))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2756:2756:2756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2756:2756:2756))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2756:2756:2756))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1993:1993:1993))
        (PORT d[1] (2357:2357:2357) (2750:2750:2750))
        (PORT d[2] (2713:2713:2713) (3141:3141:3141))
        (PORT d[3] (2682:2682:2682) (3171:3171:3171))
        (PORT d[4] (2123:2123:2123) (2531:2531:2531))
        (PORT d[5] (2002:2002:2002) (2363:2363:2363))
        (PORT d[6] (2166:2166:2166) (2548:2548:2548))
        (PORT d[7] (1681:1681:1681) (1979:1979:1979))
        (PORT d[8] (1459:1459:1459) (1730:1730:1730))
        (PORT d[9] (1578:1578:1578) (1869:1869:1869))
        (PORT d[10] (1374:1374:1374) (1621:1621:1621))
        (PORT d[11] (1372:1372:1372) (1616:1616:1616))
        (PORT d[12] (1668:1668:1668) (1944:1944:1944))
        (PORT clk (1281:1281:1281) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1304:1304:1304))
        (PORT d[0] (1264:1264:1264) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1303:1303:1303))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1656:1656:1656))
        (PORT clk (2163:2163:2163) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2285:2285:2285))
        (PORT d[1] (1731:1731:1731) (2039:2039:2039))
        (PORT d[2] (1686:1686:1686) (2011:2011:2011))
        (PORT d[3] (1721:1721:1721) (2031:2031:2031))
        (PORT d[4] (1287:1287:1287) (1533:1533:1533))
        (PORT d[5] (1721:1721:1721) (2022:2022:2022))
        (PORT d[6] (2027:2027:2027) (2409:2409:2409))
        (PORT d[7] (2103:2103:2103) (2468:2468:2468))
        (PORT d[8] (1481:1481:1481) (1781:1781:1781))
        (PORT d[9] (1594:1594:1594) (1901:1901:1901))
        (PORT d[10] (1750:1750:1750) (2071:2071:2071))
        (PORT d[11] (1792:1792:1792) (2141:2141:2141))
        (PORT d[12] (1714:1714:1714) (2054:2054:2054))
        (PORT clk (2161:2161:2161) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1741:1741:1741))
        (PORT clk (2161:2161:2161) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2437:2437:2437))
        (PORT d[0] (1649:1649:1649) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1986:1986:1986))
        (PORT d[1] (1977:1977:1977) (2311:2311:2311))
        (PORT d[2] (1661:1661:1661) (1972:1972:1972))
        (PORT d[3] (2165:2165:2165) (2567:2567:2567))
        (PORT d[4] (1723:1723:1723) (2052:2052:2052))
        (PORT d[5] (2132:2132:2132) (2506:2506:2506))
        (PORT d[6] (1572:1572:1572) (1836:1836:1836))
        (PORT d[7] (1442:1442:1442) (1684:1684:1684))
        (PORT d[8] (1243:1243:1243) (1478:1478:1478))
        (PORT d[9] (1167:1167:1167) (1385:1385:1385))
        (PORT d[10] (1255:1255:1255) (1494:1494:1494))
        (PORT d[11] (1136:1136:1136) (1342:1342:1342))
        (PORT d[12] (1288:1288:1288) (1508:1508:1508))
        (PORT clk (1289:1289:1289) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (PORT d[0] (998:998:998) (1131:1131:1131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1621:1621:1621))
        (PORT clk (2196:2196:2196) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1688:1688:1688))
        (PORT d[1] (1948:1948:1948) (2289:2289:2289))
        (PORT d[2] (1686:1686:1686) (2023:2023:2023))
        (PORT d[3] (1661:1661:1661) (1973:1973:1973))
        (PORT d[4] (1637:1637:1637) (1936:1936:1936))
        (PORT d[5] (2109:2109:2109) (2458:2458:2458))
        (PORT d[6] (1663:1663:1663) (1985:1985:1985))
        (PORT d[7] (1980:1980:1980) (2336:2336:2336))
        (PORT d[8] (1977:1977:1977) (2354:2354:2354))
        (PORT d[9] (1714:1714:1714) (2032:2032:2032))
        (PORT d[10] (2041:2041:2041) (2399:2399:2399))
        (PORT d[11] (2412:2412:2412) (2857:2857:2857))
        (PORT d[12] (1843:1843:1843) (2166:2166:2166))
        (PORT clk (2194:2194:2194) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1530:1530:1530))
        (PORT clk (2194:2194:2194) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2471:2471:2471))
        (PORT d[0] (1646:1646:1646) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1804:1804:1804))
        (PORT d[1] (2218:2218:2218) (2596:2596:2596))
        (PORT d[2] (2074:2074:2074) (2448:2448:2448))
        (PORT d[3] (2239:2239:2239) (2578:2578:2578))
        (PORT d[4] (1874:1874:1874) (2218:2218:2218))
        (PORT d[5] (2139:2139:2139) (2513:2513:2513))
        (PORT d[6] (1927:1927:1927) (2245:2245:2245))
        (PORT d[7] (1504:1504:1504) (1744:1744:1744))
        (PORT d[8] (1379:1379:1379) (1634:1634:1634))
        (PORT d[9] (1572:1572:1572) (1860:1860:1860))
        (PORT d[10] (1325:1325:1325) (1567:1567:1567))
        (PORT d[11] (1447:1447:1447) (1695:1695:1695))
        (PORT d[12] (1354:1354:1354) (1583:1583:1583))
        (PORT clk (1275:1275:1275) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1297:1297:1297))
        (PORT d[0] (1097:1097:1097) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1296:1296:1296))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (756:756:756))
        (PORT datab (1941:1941:1941) (2252:2252:2252))
        (PORT datac (1335:1335:1335) (1569:1569:1569))
        (PORT datad (1037:1037:1037) (1170:1170:1170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1914:1914:1914))
        (PORT clk (2362:2362:2362) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2382:2382:2382))
        (PORT d[1] (1584:1584:1584) (1879:1879:1879))
        (PORT d[2] (1815:1815:1815) (2157:2157:2157))
        (PORT d[3] (2238:2238:2238) (2646:2646:2646))
        (PORT d[4] (1476:1476:1476) (1754:1754:1754))
        (PORT d[5] (2049:2049:2049) (2400:2400:2400))
        (PORT d[6] (2035:2035:2035) (2416:2416:2416))
        (PORT d[7] (1936:1936:1936) (2271:2271:2271))
        (PORT d[8] (1828:1828:1828) (2183:2183:2183))
        (PORT d[9] (1954:1954:1954) (2327:2327:2327))
        (PORT d[10] (2142:2142:2142) (2521:2521:2521))
        (PORT d[11] (2205:2205:2205) (2615:2615:2615))
        (PORT d[12] (1797:1797:1797) (2122:2122:2122))
        (PORT clk (2360:2360:2360) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2045:2045:2045))
        (PORT clk (2360:2360:2360) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2665:2665:2665))
        (PORT d[0] (2109:2109:2109) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2340:2340:2340))
        (PORT d[1] (2211:2211:2211) (2594:2594:2594))
        (PORT d[2] (1883:1883:1883) (2233:2233:2233))
        (PORT d[3] (2373:2373:2373) (2818:2818:2818))
        (PORT d[4] (1904:1904:1904) (2249:2249:2249))
        (PORT d[5] (2292:2292:2292) (2703:2703:2703))
        (PORT d[6] (2127:2127:2127) (2496:2496:2496))
        (PORT d[7] (1584:1584:1584) (1855:1855:1855))
        (PORT d[8] (1646:1646:1646) (1963:1963:1963))
        (PORT d[9] (1380:1380:1380) (1636:1636:1636))
        (PORT d[10] (1526:1526:1526) (1793:1793:1793))
        (PORT d[11] (1506:1506:1506) (1775:1775:1775))
        (PORT d[12] (1518:1518:1518) (1777:1777:1777))
        (PORT clk (1257:1257:1257) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1279:1279:1279))
        (PORT d[0] (1274:1274:1274) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1278:1278:1278))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1591:1591:1591))
        (PORT datab (1078:1078:1078) (1197:1197:1197))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (769:769:769) (866:866:866))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1508:1508:1508))
        (PORT clk (1771:1771:1771) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1445:1445:1445))
        (PORT d[1] (1281:1281:1281) (1485:1485:1485))
        (PORT d[2] (958:958:958) (1132:1132:1132))
        (PORT d[3] (1278:1278:1278) (1544:1544:1544))
        (PORT d[4] (1172:1172:1172) (1396:1396:1396))
        (PORT d[5] (1306:1306:1306) (1530:1530:1530))
        (PORT d[6] (1665:1665:1665) (1978:1978:1978))
        (PORT d[7] (1776:1776:1776) (2106:2106:2106))
        (PORT d[8] (1860:1860:1860) (2232:2232:2232))
        (PORT d[9] (1212:1212:1212) (1423:1423:1423))
        (PORT d[10] (1354:1354:1354) (1605:1605:1605))
        (PORT d[11] (1463:1463:1463) (1749:1749:1749))
        (PORT d[12] (1341:1341:1341) (1580:1580:1580))
        (PORT clk (1769:1769:1769) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1558:1558:1558))
        (PORT clk (1769:1769:1769) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1977:1977:1977))
        (PORT d[0] (1695:1695:1695) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1163:1163:1163))
        (PORT d[1] (1139:1139:1139) (1322:1322:1322))
        (PORT d[2] (1143:1143:1143) (1330:1330:1330))
        (PORT d[3] (1156:1156:1156) (1353:1353:1353))
        (PORT d[4] (1279:1279:1279) (1474:1474:1474))
        (PORT d[5] (1100:1100:1100) (1287:1287:1287))
        (PORT d[6] (1187:1187:1187) (1371:1371:1371))
        (PORT d[7] (1098:1098:1098) (1271:1271:1271))
        (PORT d[8] (1360:1360:1360) (1601:1601:1601))
        (PORT d[9] (1246:1246:1246) (1456:1456:1456))
        (PORT d[10] (1081:1081:1081) (1246:1246:1246))
        (PORT d[11] (1031:1031:1031) (1191:1191:1191))
        (PORT d[12] (1102:1102:1102) (1270:1270:1270))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (848:848:848) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2108:2108:2108))
        (PORT clk (2323:2323:2323) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2162:2162:2162))
        (PORT d[1] (1788:1788:1788) (2117:2117:2117))
        (PORT d[2] (1685:1685:1685) (2014:2014:2014))
        (PORT d[3] (1875:1875:1875) (2200:2200:2200))
        (PORT d[4] (1651:1651:1651) (1943:1943:1943))
        (PORT d[5] (1801:1801:1801) (2117:2117:2117))
        (PORT d[6] (2024:2024:2024) (2402:2402:2402))
        (PORT d[7] (1770:1770:1770) (2089:2089:2089))
        (PORT d[8] (1834:1834:1834) (2197:2197:2197))
        (PORT d[9] (1951:1951:1951) (2305:2305:2305))
        (PORT d[10] (1947:1947:1947) (2300:2300:2300))
        (PORT d[11] (2191:2191:2191) (2600:2600:2600))
        (PORT d[12] (1871:1871:1871) (2216:2216:2216))
        (PORT clk (2321:2321:2321) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1867:1867:1867))
        (PORT clk (2321:2321:2321) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2615:2615:2615))
        (PORT d[0] (1938:1938:1938) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2312:2312:2312))
        (PORT d[1] (2369:2369:2369) (2780:2780:2780))
        (PORT d[2] (2029:2029:2029) (2404:2404:2404))
        (PORT d[3] (2388:2388:2388) (2837:2837:2837))
        (PORT d[4] (2110:2110:2110) (2490:2490:2490))
        (PORT d[5] (2036:2036:2036) (2420:2420:2420))
        (PORT d[6] (1819:1819:1819) (2143:2143:2143))
        (PORT d[7] (1611:1611:1611) (1894:1894:1894))
        (PORT d[8] (1449:1449:1449) (1724:1724:1724))
        (PORT d[9] (1409:1409:1409) (1676:1676:1676))
        (PORT d[10] (1358:1358:1358) (1608:1608:1608))
        (PORT d[11] (1507:1507:1507) (1776:1776:1776))
        (PORT d[12] (1321:1321:1321) (1547:1547:1547))
        (PORT clk (1230:1230:1230) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (PORT d[0] (1212:1212:1212) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1929:1929:1929))
        (PORT clk (2339:2339:2339) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2189:2189:2189))
        (PORT d[1] (1961:1961:1961) (2316:2316:2316))
        (PORT d[2] (1683:1683:1683) (2008:2008:2008))
        (PORT d[3] (1893:1893:1893) (2257:2257:2257))
        (PORT d[4] (1468:1468:1468) (1743:1743:1743))
        (PORT d[5] (2170:2170:2170) (2537:2537:2537))
        (PORT d[6] (1857:1857:1857) (2205:2205:2205))
        (PORT d[7] (1926:1926:1926) (2264:2264:2264))
        (PORT d[8] (1693:1693:1693) (2018:2018:2018))
        (PORT d[9] (1933:1933:1933) (2285:2285:2285))
        (PORT d[10] (1965:1965:1965) (2320:2320:2320))
        (PORT d[11] (2114:2114:2114) (2520:2520:2520))
        (PORT d[12] (1804:1804:1804) (2130:2130:2130))
        (PORT clk (2337:2337:2337) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1786:1786:1786))
        (PORT clk (2337:2337:2337) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2644:2644:2644))
        (PORT d[0] (1862:1862:1862) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2332:2332:2332))
        (PORT d[1] (2213:2213:2213) (2600:2600:2600))
        (PORT d[2] (1997:1997:1997) (2357:2357:2357))
        (PORT d[3] (2352:2352:2352) (2792:2792:2792))
        (PORT d[4] (1928:1928:1928) (2281:2281:2281))
        (PORT d[5] (1852:1852:1852) (2207:2207:2207))
        (PORT d[6] (2016:2016:2016) (2370:2370:2370))
        (PORT d[7] (1487:1487:1487) (1746:1746:1746))
        (PORT d[8] (1647:1647:1647) (1962:1962:1962))
        (PORT d[9] (1368:1368:1368) (1631:1631:1631))
        (PORT d[10] (1377:1377:1377) (1627:1627:1627))
        (PORT d[11] (1658:1658:1658) (1943:1943:1943))
        (PORT d[12] (1501:1501:1501) (1756:1756:1756))
        (PORT clk (1251:1251:1251) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1272:1272:1272))
        (PORT d[0] (1224:1224:1224) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1271:1271:1271))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2118:2118:2118))
        (PORT clk (2365:2365:2365) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2190:2190:2190))
        (PORT d[1] (1955:1955:1955) (2298:2298:2298))
        (PORT d[2] (1680:1680:1680) (2007:2007:2007))
        (PORT d[3] (2084:2084:2084) (2479:2479:2479))
        (PORT d[4] (1487:1487:1487) (1768:1768:1768))
        (PORT d[5] (1934:1934:1934) (2274:2274:2274))
        (PORT d[6] (2048:2048:2048) (2425:2425:2425))
        (PORT d[7] (1919:1919:1919) (2257:2257:2257))
        (PORT d[8] (1667:1667:1667) (2005:2005:2005))
        (PORT d[9] (1454:1454:1454) (1718:1718:1718))
        (PORT d[10] (1952:1952:1952) (2301:2301:2301))
        (PORT d[11] (2092:2092:2092) (2494:2494:2494))
        (PORT d[12] (1951:1951:1951) (2297:2297:2297))
        (PORT clk (2363:2363:2363) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1767:1767:1767))
        (PORT clk (2363:2363:2363) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2668:2668:2668))
        (PORT d[0] (1856:1856:1856) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2316:2316:2316))
        (PORT d[1] (2341:2341:2341) (2729:2729:2729))
        (PORT d[2] (2008:2008:2008) (2369:2369:2369))
        (PORT d[3] (2359:2359:2359) (2795:2795:2795))
        (PORT d[4] (1930:1930:1930) (2281:2281:2281))
        (PORT d[5] (2019:2019:2019) (2404:2404:2404))
        (PORT d[6] (2009:2009:2009) (2362:2362:2362))
        (PORT d[7] (1473:1473:1473) (1728:1728:1728))
        (PORT d[8] (1652:1652:1652) (1968:1968:1968))
        (PORT d[9] (1361:1361:1361) (1617:1617:1617))
        (PORT d[10] (1562:1562:1562) (1838:1838:1838))
        (PORT d[11] (1484:1484:1484) (1743:1743:1743))
        (PORT d[12] (1624:1624:1624) (1905:1905:1905))
        (PORT clk (1244:1244:1244) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1266:1266:1266))
        (PORT d[0] (1105:1105:1105) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1265:1265:1265))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1583:1583:1583))
        (PORT datab (642:642:642) (737:737:737))
        (PORT datac (1937:1937:1937) (2242:2242:2242))
        (PORT datad (782:782:782) (888:888:888))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1727:1727:1727))
        (PORT datab (463:463:463) (536:536:536))
        (PORT datac (1936:1936:1936) (2241:2241:2241))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (491:491:491))
        (PORT datac (1749:1749:1749) (2084:2084:2084))
        (PORT datad (405:405:405) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (876:876:876))
        (PORT datab (153:153:153) (196:196:196))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (122:122:122) (145:145:145))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (775:775:775) (898:898:898))
        (PORT datad (2184:2184:2184) (2499:2499:2499))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (787:787:787))
        (PORT datab (474:474:474) (543:543:543))
        (PORT datac (450:450:450) (527:527:527))
        (PORT datad (763:763:763) (866:866:866))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2387:2387:2387))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1144:1144:1144) (1245:1245:1245))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1473:1473:1473))
        (PORT clk (1750:1750:1750) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (2017:2017:2017))
        (PORT d[1] (1423:1423:1423) (1644:1644:1644))
        (PORT d[2] (1534:1534:1534) (1804:1804:1804))
        (PORT d[3] (1736:1736:1736) (2049:2049:2049))
        (PORT d[4] (1746:1746:1746) (2058:2058:2058))
        (PORT d[5] (1468:1468:1468) (1728:1728:1728))
        (PORT d[6] (1619:1619:1619) (1922:1922:1922))
        (PORT d[7] (1900:1900:1900) (2233:2233:2233))
        (PORT d[8] (2029:2029:2029) (2383:2383:2383))
        (PORT d[9] (1323:1323:1323) (1570:1570:1570))
        (PORT d[10] (1450:1450:1450) (1702:1702:1702))
        (PORT d[11] (1684:1684:1684) (2001:2001:2001))
        (PORT d[12] (1534:1534:1534) (1809:1809:1809))
        (PORT clk (1748:1748:1748) (1942:1942:1942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1630:1630:1630))
        (PORT clk (1748:1748:1748) (1942:1942:1942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1944:1944:1944))
        (PORT d[0] (1755:1755:1755) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1991:1991:1991))
        (PORT d[1] (1558:1558:1558) (1808:1808:1808))
        (PORT d[2] (2662:2662:2662) (3142:3142:3142))
        (PORT d[3] (2050:2050:2050) (2419:2419:2419))
        (PORT d[4] (1292:1292:1292) (1536:1536:1536))
        (PORT d[5] (1613:1613:1613) (1890:1890:1890))
        (PORT d[6] (1742:1742:1742) (2009:2009:2009))
        (PORT d[7] (1526:1526:1526) (1784:1784:1784))
        (PORT d[8] (1318:1318:1318) (1551:1551:1551))
        (PORT d[9] (1727:1727:1727) (2029:2029:2029))
        (PORT d[10] (1529:1529:1529) (1810:1810:1810))
        (PORT d[11] (1411:1411:1411) (1669:1669:1669))
        (PORT d[12] (1390:1390:1390) (1633:1633:1633))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (1174:1174:1174) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1592:1592:1592))
        (PORT clk (1540:1540:1540) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1769:1769:1769))
        (PORT d[1] (1438:1438:1438) (1673:1673:1673))
        (PORT d[2] (1437:1437:1437) (1711:1711:1711))
        (PORT d[3] (1496:1496:1496) (1750:1750:1750))
        (PORT d[4] (1211:1211:1211) (1417:1417:1417))
        (PORT d[5] (1687:1687:1687) (1987:1987:1987))
        (PORT d[6] (1416:1416:1416) (1683:1683:1683))
        (PORT d[7] (1515:1515:1515) (1794:1794:1794))
        (PORT d[8] (1466:1466:1466) (1739:1739:1739))
        (PORT d[9] (1357:1357:1357) (1613:1613:1613))
        (PORT d[10] (1375:1375:1375) (1611:1611:1611))
        (PORT d[11] (1454:1454:1454) (1718:1718:1718))
        (PORT d[12] (1656:1656:1656) (1956:1956:1956))
        (PORT clk (1538:1538:1538) (1686:1686:1686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1677:1677:1677))
        (PORT clk (1538:1538:1538) (1686:1686:1686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1688:1688:1688))
        (PORT d[0] (1635:1635:1635) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (2061:2061:2061))
        (PORT d[1] (1696:1696:1696) (1963:1963:1963))
        (PORT d[2] (2481:2481:2481) (2932:2932:2932))
        (PORT d[3] (2005:2005:2005) (2360:2360:2360))
        (PORT d[4] (1464:1464:1464) (1742:1742:1742))
        (PORT d[5] (1351:1351:1351) (1595:1595:1595))
        (PORT d[6] (1911:1911:1911) (2237:2237:2237))
        (PORT d[7] (1330:1330:1330) (1546:1546:1546))
        (PORT d[8] (1110:1110:1110) (1308:1308:1308))
        (PORT d[9] (1767:1767:1767) (2090:2090:2090))
        (PORT d[10] (1598:1598:1598) (1870:1870:1870))
        (PORT d[11] (1220:1220:1220) (1446:1446:1446))
        (PORT d[12] (1178:1178:1178) (1378:1378:1378))
        (PORT clk (1306:1306:1306) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1332:1332:1332))
        (PORT d[0] (1157:1157:1157) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2488:2488:2488) (2928:2928:2928))
        (PORT datab (2312:2312:2312) (2725:2725:2725))
        (PORT datac (902:902:902) (1040:1040:1040))
        (PORT datad (1276:1276:1276) (1466:1466:1466))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (479:479:479))
        (PORT clk (1531:1531:1531) (1699:1699:1699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1613:1613:1613))
        (PORT d[1] (1396:1396:1396) (1636:1636:1636))
        (PORT d[2] (960:960:960) (1111:1111:1111))
        (PORT d[3] (1323:1323:1323) (1561:1561:1561))
        (PORT d[4] (833:833:833) (956:956:956))
        (PORT d[5] (793:793:793) (909:909:909))
        (PORT d[6] (1391:1391:1391) (1660:1660:1660))
        (PORT d[7] (1544:1544:1544) (1819:1819:1819))
        (PORT d[8] (1530:1530:1530) (1836:1836:1836))
        (PORT d[9] (1350:1350:1350) (1571:1571:1571))
        (PORT d[10] (1065:1065:1065) (1253:1253:1253))
        (PORT d[11] (1244:1244:1244) (1471:1471:1471))
        (PORT d[12] (1230:1230:1230) (1417:1417:1417))
        (PORT clk (1529:1529:1529) (1697:1697:1697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1145:1145:1145))
        (PORT clk (1529:1529:1529) (1697:1697:1697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1699:1699:1699))
        (PORT d[0] (1356:1356:1356) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1583:1583:1583))
        (PORT d[1] (2012:2012:2012) (2332:2332:2332))
        (PORT d[2] (1293:1293:1293) (1497:1497:1497))
        (PORT d[3] (1824:1824:1824) (2083:2083:2083))
        (PORT d[4] (831:831:831) (994:994:994))
        (PORT d[5] (1069:1069:1069) (1246:1246:1246))
        (PORT d[6] (1422:1422:1422) (1619:1619:1619))
        (PORT d[7] (1335:1335:1335) (1562:1562:1562))
        (PORT d[8] (907:907:907) (1074:1074:1074))
        (PORT d[9] (1660:1660:1660) (1958:1958:1958))
        (PORT d[10] (1488:1488:1488) (1724:1724:1724))
        (PORT d[11] (915:915:915) (1083:1083:1083))
        (PORT d[12] (1058:1058:1058) (1229:1229:1229))
        (PORT clk (1291:1291:1291) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (PORT d[0] (693:693:693) (742:742:742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (694:694:694) (811:811:811))
        (PORT clk (1609:1609:1609) (1781:1781:1781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1381:1381:1381))
        (PORT d[1] (1413:1413:1413) (1657:1657:1657))
        (PORT d[2] (1130:1130:1130) (1309:1309:1309))
        (PORT d[3] (1188:1188:1188) (1410:1410:1410))
        (PORT d[4] (1144:1144:1144) (1352:1352:1352))
        (PORT d[5] (1401:1401:1401) (1658:1658:1658))
        (PORT d[6] (1641:1641:1641) (1926:1926:1926))
        (PORT d[7] (1562:1562:1562) (1840:1840:1840))
        (PORT d[8] (1357:1357:1357) (1642:1642:1642))
        (PORT d[9] (1092:1092:1092) (1307:1307:1307))
        (PORT d[10] (1369:1369:1369) (1624:1624:1624))
        (PORT d[11] (1323:1323:1323) (1572:1572:1572))
        (PORT d[12] (1321:1321:1321) (1572:1572:1572))
        (PORT clk (1607:1607:1607) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1307:1307:1307))
        (PORT clk (1607:1607:1607) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1781:1781:1781))
        (PORT d[0] (1348:1348:1348) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1571:1571:1571))
        (PORT d[1] (1817:1817:1817) (2111:2111:2111))
        (PORT d[2] (1503:1503:1503) (1743:1743:1743))
        (PORT d[3] (1616:1616:1616) (1841:1841:1841))
        (PORT d[4] (1039:1039:1039) (1236:1236:1236))
        (PORT d[5] (1573:1573:1573) (1857:1857:1857))
        (PORT d[6] (1617:1617:1617) (1847:1847:1847))
        (PORT d[7] (1090:1090:1090) (1280:1280:1280))
        (PORT d[8] (923:923:923) (1092:1092:1092))
        (PORT d[9] (1478:1478:1478) (1743:1743:1743))
        (PORT d[10] (1212:1212:1212) (1412:1412:1412))
        (PORT d[11] (926:926:926) (1096:1096:1096))
        (PORT d[12] (955:955:955) (1122:1122:1122))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (860:860:860) (977:977:977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (2308:2308:2308) (2721:2721:2721))
        (PORT datac (1034:1034:1034) (1182:1182:1182))
        (PORT datad (699:699:699) (799:799:799))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (1005:1005:1005))
        (PORT clk (1678:1678:1678) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1437:1437:1437))
        (PORT d[1] (1301:1301:1301) (1522:1522:1522))
        (PORT d[2] (1480:1480:1480) (1736:1736:1736))
        (PORT d[3] (1153:1153:1153) (1372:1372:1372))
        (PORT d[4] (1056:1056:1056) (1227:1227:1227))
        (PORT d[5] (1224:1224:1224) (1442:1442:1442))
        (PORT d[6] (1442:1442:1442) (1722:1722:1722))
        (PORT d[7] (1729:1729:1729) (2028:2028:2028))
        (PORT d[8] (1320:1320:1320) (1591:1591:1591))
        (PORT d[9] (1472:1472:1472) (1723:1723:1723))
        (PORT d[10] (1599:1599:1599) (1897:1897:1897))
        (PORT d[11] (1199:1199:1199) (1427:1427:1427))
        (PORT d[12] (1260:1260:1260) (1497:1497:1497))
        (PORT clk (1676:1676:1676) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1341:1341:1341))
        (PORT clk (1676:1676:1676) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1857:1857:1857))
        (PORT d[0] (1495:1495:1495) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1720:1720:1720))
        (PORT d[1] (1996:1996:1996) (2310:2310:2310))
        (PORT d[2] (1674:1674:1674) (1935:1935:1935))
        (PORT d[3] (1293:1293:1293) (1477:1477:1477))
        (PORT d[4] (1208:1208:1208) (1433:1433:1433))
        (PORT d[5] (1531:1531:1531) (1820:1820:1820))
        (PORT d[6] (1794:1794:1794) (2048:2048:2048))
        (PORT d[7] (1162:1162:1162) (1368:1368:1368))
        (PORT d[8] (1123:1123:1123) (1327:1327:1327))
        (PORT d[9] (1448:1448:1448) (1703:1703:1703))
        (PORT d[10] (1181:1181:1181) (1365:1365:1365))
        (PORT d[11] (1026:1026:1026) (1220:1220:1220))
        (PORT d[12] (1280:1280:1280) (1498:1498:1498))
        (PORT clk (1304:1304:1304) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (PORT d[0] (959:959:959) (1085:1085:1085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1205:1205:1205))
        (PORT clk (1747:1747:1747) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1434:1434:1434))
        (PORT d[1] (1464:1464:1464) (1715:1715:1715))
        (PORT d[2] (1325:1325:1325) (1571:1571:1571))
        (PORT d[3] (1222:1222:1222) (1468:1468:1468))
        (PORT d[4] (1547:1547:1547) (1830:1830:1830))
        (PORT d[5] (1357:1357:1357) (1582:1582:1582))
        (PORT d[6] (1626:1626:1626) (1933:1933:1933))
        (PORT d[7] (2084:2084:2084) (2443:2443:2443))
        (PORT d[8] (1492:1492:1492) (1785:1785:1785))
        (PORT d[9] (1100:1100:1100) (1308:1308:1308))
        (PORT d[10] (1578:1578:1578) (1870:1870:1870))
        (PORT d[11] (1244:1244:1244) (1483:1483:1483))
        (PORT d[12] (1338:1338:1338) (1590:1590:1590))
        (PORT clk (1745:1745:1745) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1535:1535:1535))
        (PORT clk (1745:1745:1745) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1933:1933:1933))
        (PORT d[0] (1651:1651:1651) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1926:1926:1926))
        (PORT d[1] (1972:1972:1972) (2280:2280:2280))
        (PORT d[2] (2134:2134:2134) (2498:2498:2498))
        (PORT d[3] (1442:1442:1442) (1649:1649:1649))
        (PORT d[4] (1068:1068:1068) (1279:1279:1279))
        (PORT d[5] (1381:1381:1381) (1645:1645:1645))
        (PORT d[6] (1465:1465:1465) (1712:1712:1712))
        (PORT d[7] (1360:1360:1360) (1595:1595:1595))
        (PORT d[8] (1105:1105:1105) (1304:1304:1304))
        (PORT d[9] (1486:1486:1486) (1749:1749:1749))
        (PORT d[10] (1255:1255:1255) (1472:1472:1472))
        (PORT d[11] (1068:1068:1068) (1255:1255:1255))
        (PORT d[12] (1494:1494:1494) (1750:1750:1750))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (PORT d[0] (988:988:988) (1117:1117:1117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (781:781:781))
        (PORT datab (2310:2310:2310) (2724:2724:2724))
        (PORT datac (331:331:331) (377:377:377))
        (PORT datad (2462:2462:2462) (2895:2895:2895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1556:1556:1556))
        (PORT clk (1936:1936:1936) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1486:1486:1486))
        (PORT d[1] (1660:1660:1660) (1955:1955:1955))
        (PORT d[2] (1378:1378:1378) (1639:1639:1639))
        (PORT d[3] (1456:1456:1456) (1752:1752:1752))
        (PORT d[4] (1302:1302:1302) (1533:1533:1533))
        (PORT d[5] (1456:1456:1456) (1728:1728:1728))
        (PORT d[6] (1886:1886:1886) (2213:2213:2213))
        (PORT d[7] (1930:1930:1930) (2288:2288:2288))
        (PORT d[8] (1725:1725:1725) (2067:2067:2067))
        (PORT d[9] (1373:1373:1373) (1636:1636:1636))
        (PORT d[10] (1430:1430:1430) (1693:1693:1693))
        (PORT d[11] (1436:1436:1436) (1709:1709:1709))
        (PORT d[12] (1514:1514:1514) (1798:1798:1798))
        (PORT clk (1934:1934:1934) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1580:1580:1580))
        (PORT clk (1934:1934:1934) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2155:2155:2155))
        (PORT d[0] (1687:1687:1687) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2583:2583:2583))
        (PORT d[1] (2152:2152:2152) (2514:2514:2514))
        (PORT d[2] (1804:1804:1804) (2130:2130:2130))
        (PORT d[3] (2665:2665:2665) (3066:3066:3066))
        (PORT d[4] (1499:1499:1499) (1776:1776:1776))
        (PORT d[5] (1595:1595:1595) (1908:1908:1908))
        (PORT d[6] (1652:1652:1652) (1912:1912:1912))
        (PORT d[7] (1592:1592:1592) (1868:1868:1868))
        (PORT d[8] (1317:1317:1317) (1557:1557:1557))
        (PORT d[9] (1686:1686:1686) (1977:1977:1977))
        (PORT d[10] (1516:1516:1516) (1785:1785:1785))
        (PORT d[11] (1335:1335:1335) (1572:1572:1572))
        (PORT d[12] (1481:1481:1481) (1726:1726:1726))
        (PORT clk (1263:1263:1263) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1287:1287:1287))
        (PORT d[0] (1207:1207:1207) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1286:1286:1286))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1636:1636:1636))
        (PORT clk (1688:1688:1688) (1868:1868:1868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1802:1802:1802))
        (PORT d[1] (1286:1286:1286) (1495:1495:1495))
        (PORT d[2] (1635:1635:1635) (1945:1945:1945))
        (PORT d[3] (1560:1560:1560) (1844:1844:1844))
        (PORT d[4] (1568:1568:1568) (1845:1845:1845))
        (PORT d[5] (1606:1606:1606) (1892:1892:1892))
        (PORT d[6] (1619:1619:1619) (1921:1921:1921))
        (PORT d[7] (1736:1736:1736) (2052:2052:2052))
        (PORT d[8] (2006:2006:2006) (2361:2361:2361))
        (PORT d[9] (1376:1376:1376) (1628:1628:1628))
        (PORT d[10] (1717:1717:1717) (1995:1995:1995))
        (PORT d[11] (1621:1621:1621) (1908:1908:1908))
        (PORT d[12] (1447:1447:1447) (1716:1716:1716))
        (PORT clk (1686:1686:1686) (1866:1866:1866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1448:1448:1448))
        (PORT clk (1686:1686:1686) (1866:1866:1866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1868:1868:1868))
        (PORT d[0] (1590:1590:1590) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1843:1843:1843))
        (PORT d[1] (1687:1687:1687) (1947:1947:1947))
        (PORT d[2] (2682:2682:2682) (3167:3167:3167))
        (PORT d[3] (2020:2020:2020) (2382:2382:2382))
        (PORT d[4] (1488:1488:1488) (1773:1773:1773))
        (PORT d[5] (1725:1725:1725) (2021:2021:2021))
        (PORT d[6] (1876:1876:1876) (2190:2190:2190))
        (PORT d[7] (1536:1536:1536) (1796:1796:1796))
        (PORT d[8] (1470:1470:1470) (1726:1726:1726))
        (PORT d[9] (1540:1540:1540) (1822:1822:1822))
        (PORT d[10] (1440:1440:1440) (1695:1695:1695))
        (PORT d[11] (1244:1244:1244) (1473:1473:1473))
        (PORT d[12] (1355:1355:1355) (1594:1594:1594))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT d[0] (1210:1210:1210) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (921:921:921) (1075:1075:1075))
        (PORT datac (2291:2291:2291) (2703:2703:2703))
        (PORT datad (1222:1222:1222) (1376:1376:1376))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1865:1865:1865))
        (PORT clk (1967:1967:1967) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1818:1818:1818))
        (PORT d[1] (1666:1666:1666) (1961:1961:1961))
        (PORT d[2] (1408:1408:1408) (1666:1666:1666))
        (PORT d[3] (1447:1447:1447) (1731:1731:1731))
        (PORT d[4] (1546:1546:1546) (1824:1824:1824))
        (PORT d[5] (1785:1785:1785) (2096:2096:2096))
        (PORT d[6] (1881:1881:1881) (2218:2218:2218))
        (PORT d[7] (2108:2108:2108) (2483:2483:2483))
        (PORT d[8] (1863:1863:1863) (2204:2204:2204))
        (PORT d[9] (1388:1388:1388) (1654:1654:1654))
        (PORT d[10] (1937:1937:1937) (2294:2294:2294))
        (PORT d[11] (1752:1752:1752) (2076:2076:2076))
        (PORT d[12] (1530:1530:1530) (1824:1824:1824))
        (PORT clk (1965:1965:1965) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1630:1630:1630))
        (PORT clk (1965:1965:1965) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (2208:2208:2208))
        (PORT d[0] (1751:1751:1751) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2212:2212:2212))
        (PORT d[1] (2306:2306:2306) (2675:2675:2675))
        (PORT d[2] (1838:1838:1838) (2171:2171:2171))
        (PORT d[3] (2346:2346:2346) (2720:2720:2720))
        (PORT d[4] (1511:1511:1511) (1800:1800:1800))
        (PORT d[5] (1797:1797:1797) (2132:2132:2132))
        (PORT d[6] (1643:1643:1643) (1901:1901:1901))
        (PORT d[7] (1483:1483:1483) (1741:1741:1741))
        (PORT d[8] (1330:1330:1330) (1572:1572:1572))
        (PORT d[9] (1675:1675:1675) (1971:1971:1971))
        (PORT d[10] (1516:1516:1516) (1783:1783:1783))
        (PORT d[11] (1519:1519:1519) (1784:1784:1784))
        (PORT d[12] (1460:1460:1460) (1708:1708:1708))
        (PORT clk (1282:1282:1282) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (PORT d[0] (1239:1239:1239) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1305:1305:1305))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1266:1266:1266))
        (PORT clk (1713:1713:1713) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (2008:2008:2008))
        (PORT d[1] (1616:1616:1616) (1872:1872:1872))
        (PORT d[2] (1393:1393:1393) (1651:1651:1651))
        (PORT d[3] (1582:1582:1582) (1878:1878:1878))
        (PORT d[4] (1756:1756:1756) (2066:2066:2066))
        (PORT d[5] (1645:1645:1645) (1935:1935:1935))
        (PORT d[6] (1612:1612:1612) (1914:1914:1914))
        (PORT d[7] (1881:1881:1881) (2210:2210:2210))
        (PORT d[8] (1647:1647:1647) (1940:1940:1940))
        (PORT d[9] (1370:1370:1370) (1622:1622:1622))
        (PORT d[10] (1468:1468:1468) (1721:1721:1721))
        (PORT d[11] (1477:1477:1477) (1749:1749:1749))
        (PORT d[12] (1494:1494:1494) (1772:1772:1772))
        (PORT clk (1711:1711:1711) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1575:1575:1575))
        (PORT clk (1711:1711:1711) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1903:1903:1903))
        (PORT d[0] (1742:1742:1742) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (2015:2015:2015))
        (PORT d[1] (1709:1709:1709) (1977:1977:1977))
        (PORT d[2] (2677:2677:2677) (3165:3165:3165))
        (PORT d[3] (1885:1885:1885) (2234:2234:2234))
        (PORT d[4] (1307:1307:1307) (1566:1566:1566))
        (PORT d[5] (1647:1647:1647) (1934:1934:1934))
        (PORT d[6] (1721:1721:1721) (1982:1982:1982))
        (PORT d[7] (1356:1356:1356) (1586:1586:1586))
        (PORT d[8] (1475:1475:1475) (1730:1730:1730))
        (PORT d[9] (1489:1489:1489) (1754:1754:1754))
        (PORT d[10] (1437:1437:1437) (1690:1690:1690))
        (PORT d[11] (1405:1405:1405) (1668:1668:1668))
        (PORT d[12] (1398:1398:1398) (1639:1639:1639))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (1264:1264:1264) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1492:1492:1492))
        (PORT clk (1768:1768:1768) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (2015:2015:2015))
        (PORT d[1] (1503:1503:1503) (1744:1744:1744))
        (PORT d[2] (1391:1391:1391) (1631:1631:1631))
        (PORT d[3] (1637:1637:1637) (1949:1949:1949))
        (PORT d[4] (1795:1795:1795) (2115:2115:2115))
        (PORT d[5] (1806:1806:1806) (2128:2128:2128))
        (PORT d[6] (1823:1823:1823) (2164:2164:2164))
        (PORT d[7] (1908:1908:1908) (2254:2254:2254))
        (PORT d[8] (1824:1824:1824) (2149:2149:2149))
        (PORT d[9] (1555:1555:1555) (1831:1831:1831))
        (PORT d[10] (1494:1494:1494) (1775:1775:1775))
        (PORT d[11] (1526:1526:1526) (1820:1820:1820))
        (PORT d[12] (1934:1934:1934) (2285:2285:2285))
        (PORT clk (1766:1766:1766) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1659:1659:1659))
        (PORT clk (1766:1766:1766) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1959:1959:1959))
        (PORT d[0] (1755:1755:1755) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2278:2278:2278))
        (PORT d[1] (1873:1873:1873) (2161:2161:2161))
        (PORT d[2] (2052:2052:2052) (2404:2404:2404))
        (PORT d[3] (2323:2323:2323) (2678:2678:2678))
        (PORT d[4] (1281:1281:1281) (1517:1517:1517))
        (PORT d[5] (1590:1590:1590) (1883:1883:1883))
        (PORT d[6] (1914:1914:1914) (2230:2230:2230))
        (PORT d[7] (1539:1539:1539) (1799:1799:1799))
        (PORT d[8] (1334:1334:1334) (1569:1569:1569))
        (PORT d[9] (1540:1540:1540) (1820:1820:1820))
        (PORT d[10] (1532:1532:1532) (1822:1822:1822))
        (PORT d[11] (1422:1422:1422) (1681:1681:1681))
        (PORT d[12] (1406:1406:1406) (1648:1648:1648))
        (PORT clk (1273:1273:1273) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1296:1296:1296))
        (PORT d[0] (1280:1280:1280) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1295:1295:1295))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1139:1139:1139))
        (PORT datab (1123:1123:1123) (1292:1292:1292))
        (PORT datac (2287:2287:2287) (2698:2698:2698))
        (PORT datad (2459:2459:2459) (2891:2891:2891))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1699:1699:1699))
        (PORT clk (1838:1838:1838) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2247:2247:2247))
        (PORT d[1] (1654:1654:1654) (1914:1914:1914))
        (PORT d[2] (1747:1747:1747) (2046:2046:2046))
        (PORT d[3] (1619:1619:1619) (1933:1933:1933))
        (PORT d[4] (1690:1690:1690) (1980:1980:1980))
        (PORT d[5] (1839:1839:1839) (2162:2162:2162))
        (PORT d[6] (1813:1813:1813) (2160:2160:2160))
        (PORT d[7] (2118:2118:2118) (2500:2500:2500))
        (PORT d[8] (1680:1680:1680) (1984:1984:1984))
        (PORT d[9] (1550:1550:1550) (1829:1829:1829))
        (PORT d[10] (1678:1678:1678) (1988:1988:1988))
        (PORT d[11] (1698:1698:1698) (2007:2007:2007))
        (PORT d[12] (1724:1724:1724) (2040:2040:2040))
        (PORT clk (1836:1836:1836) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1783:1783:1783))
        (PORT clk (1836:1836:1836) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (2031:2031:2031))
        (PORT d[0] (1875:1875:1875) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2280:2280:2280))
        (PORT d[1] (1917:1917:1917) (2224:2224:2224))
        (PORT d[2] (3177:3177:3177) (3733:3733:3733))
        (PORT d[3] (2212:2212:2212) (2606:2606:2606))
        (PORT d[4] (1482:1482:1482) (1766:1766:1766))
        (PORT d[5] (1792:1792:1792) (2112:2112:2112))
        (PORT d[6] (2065:2065:2065) (2403:2403:2403))
        (PORT d[7] (1566:1566:1566) (1828:1828:1828))
        (PORT d[8] (1515:1515:1515) (1784:1784:1784))
        (PORT d[9] (1712:1712:1712) (2011:2011:2011))
        (PORT d[10] (1550:1550:1550) (1831:1831:1831))
        (PORT d[11] (1441:1441:1441) (1703:1703:1703))
        (PORT d[12] (1598:1598:1598) (1874:1874:1874))
        (PORT clk (1244:1244:1244) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1266:1266:1266))
        (PORT d[0] (1253:1253:1253) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1265:1265:1265))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2484:2484:2484) (2923:2923:2923))
        (PORT datab (1206:1206:1206) (1412:1412:1412))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1073:1073:1073) (1243:1243:1243))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1700:1700:1700))
        (PORT clk (2011:2011:2011) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (2039:2039:2039))
        (PORT d[1] (1680:1680:1680) (1977:1977:1977))
        (PORT d[2] (1550:1550:1550) (1826:1826:1826))
        (PORT d[3] (1466:1466:1466) (1756:1756:1756))
        (PORT d[4] (1729:1729:1729) (2033:2033:2033))
        (PORT d[5] (1759:1759:1759) (2053:2053:2053))
        (PORT d[6] (1886:1886:1886) (2224:2224:2224))
        (PORT d[7] (2108:2108:2108) (2479:2479:2479))
        (PORT d[8] (1846:1846:1846) (2188:2188:2188))
        (PORT d[9] (1563:1563:1563) (1853:1853:1853))
        (PORT d[10] (1805:1805:1805) (2137:2137:2137))
        (PORT d[11] (1648:1648:1648) (1961:1961:1961))
        (PORT d[12] (1727:1727:1727) (2050:2050:2050))
        (PORT clk (2009:2009:2009) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1814:1814:1814))
        (PORT clk (2009:2009:2009) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2254:2254:2254))
        (PORT d[0] (1901:1901:1901) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2390:2390:2390))
        (PORT d[1] (2137:2137:2137) (2488:2488:2488))
        (PORT d[2] (1826:1826:1826) (2158:2158:2158))
        (PORT d[3] (2855:2855:2855) (3297:3297:3297))
        (PORT d[4] (2174:2174:2174) (2562:2562:2562))
        (PORT d[5] (1774:1774:1774) (2099:2099:2099))
        (PORT d[6] (1840:1840:1840) (2150:2150:2150))
        (PORT d[7] (1391:1391:1391) (1636:1636:1636))
        (PORT d[8] (1340:1340:1340) (1584:1584:1584))
        (PORT d[9] (1546:1546:1546) (1839:1839:1839))
        (PORT d[10] (1503:1503:1503) (1783:1783:1783))
        (PORT d[11] (1511:1511:1511) (1776:1776:1776))
        (PORT d[12] (1622:1622:1622) (1897:1897:1897))
        (PORT clk (1289:1289:1289) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (PORT d[0] (1211:1211:1211) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1231:1231:1231))
        (PORT clk (1815:1815:1815) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1499:1499:1499))
        (PORT d[1] (1323:1323:1323) (1568:1568:1568))
        (PORT d[2] (1359:1359:1359) (1605:1605:1605))
        (PORT d[3] (1549:1549:1549) (1835:1835:1835))
        (PORT d[4] (1351:1351:1351) (1598:1598:1598))
        (PORT d[5] (1428:1428:1428) (1687:1687:1687))
        (PORT d[6] (1701:1701:1701) (1998:1998:1998))
        (PORT d[7] (1740:1740:1740) (2060:2060:2060))
        (PORT d[8] (1550:1550:1550) (1864:1864:1864))
        (PORT d[9] (1570:1570:1570) (1864:1864:1864))
        (PORT d[10] (1742:1742:1742) (2057:2057:2057))
        (PORT d[11] (1400:1400:1400) (1668:1668:1668))
        (PORT d[12] (1437:1437:1437) (1706:1706:1706))
        (PORT clk (1813:1813:1813) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1640:1640:1640))
        (PORT clk (1813:1813:1813) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (2021:2021:2021))
        (PORT d[0] (1740:1740:1740) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2998:2998:2998))
        (PORT d[1] (2515:2515:2515) (2920:2920:2920))
        (PORT d[2] (1887:1887:1887) (2215:2215:2215))
        (PORT d[3] (1756:1756:1756) (2009:2009:2009))
        (PORT d[4] (1448:1448:1448) (1705:1705:1705))
        (PORT d[5] (1951:1951:1951) (2303:2303:2303))
        (PORT d[6] (1642:1642:1642) (1901:1901:1901))
        (PORT d[7] (1331:1331:1331) (1554:1554:1554))
        (PORT d[8] (1148:1148:1148) (1353:1353:1353))
        (PORT d[9] (1447:1447:1447) (1710:1710:1710))
        (PORT d[10] (1523:1523:1523) (1774:1774:1774))
        (PORT d[11] (1346:1346:1346) (1577:1577:1577))
        (PORT d[12] (1319:1319:1319) (1553:1553:1553))
        (PORT clk (1263:1263:1263) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1287:1287:1287))
        (PORT d[0] (1172:1172:1172) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1286:1286:1286))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1182:1182:1182))
        (PORT clk (1807:1807:1807) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1829:1829:1829))
        (PORT d[1] (1440:1440:1440) (1691:1691:1691))
        (PORT d[2] (1431:1431:1431) (1699:1699:1699))
        (PORT d[3] (1236:1236:1236) (1481:1481:1481))
        (PORT d[4] (1355:1355:1355) (1600:1600:1600))
        (PORT d[5] (1585:1585:1585) (1858:1858:1858))
        (PORT d[6] (1701:1701:1701) (1999:1999:1999))
        (PORT d[7] (1889:1889:1889) (2225:2225:2225))
        (PORT d[8] (1561:1561:1561) (1878:1878:1878))
        (PORT d[9] (1583:1583:1583) (1878:1878:1878))
        (PORT d[10] (1613:1613:1613) (1915:1915:1915))
        (PORT d[11] (1421:1421:1421) (1691:1691:1691))
        (PORT d[12] (1315:1315:1315) (1565:1565:1565))
        (PORT clk (1805:1805:1805) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1646:1646:1646))
        (PORT clk (1805:1805:1805) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (2013:2013:2013))
        (PORT d[0] (1745:1745:1745) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2998:2998:2998))
        (PORT d[1] (1997:1997:1997) (2309:2309:2309))
        (PORT d[2] (1915:1915:1915) (2251:2251:2251))
        (PORT d[3] (1768:1768:1768) (2029:2029:2029))
        (PORT d[4] (1429:1429:1429) (1692:1692:1692))
        (PORT d[5] (1569:1569:1569) (1854:1854:1854))
        (PORT d[6] (1624:1624:1624) (1879:1879:1879))
        (PORT d[7] (1157:1157:1157) (1357:1357:1357))
        (PORT d[8] (1125:1125:1125) (1324:1324:1324))
        (PORT d[9] (1291:1291:1291) (1534:1534:1534))
        (PORT d[10] (1265:1265:1265) (1490:1490:1490))
        (PORT d[11] (1198:1198:1198) (1415:1415:1415))
        (PORT d[12] (1302:1302:1302) (1536:1536:1536))
        (PORT clk (1269:1269:1269) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (PORT d[0] (1009:1009:1009) (1140:1140:1140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (896:896:896))
        (PORT datab (2190:2190:2190) (2576:2576:2576))
        (PORT datac (503:503:503) (572:572:572))
        (PORT datad (2004:2004:2004) (2374:2374:2374))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1455:1455:1455))
        (PORT clk (1709:1709:1709) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (2018:2018:2018))
        (PORT d[1] (1287:1287:1287) (1481:1481:1481))
        (PORT d[2] (1389:1389:1389) (1646:1646:1646))
        (PORT d[3] (1574:1574:1574) (1864:1864:1864))
        (PORT d[4] (1766:1766:1766) (2079:2079:2079))
        (PORT d[5] (1457:1457:1457) (1716:1716:1716))
        (PORT d[6] (1612:1612:1612) (1915:1915:1915))
        (PORT d[7] (1862:1862:1862) (2196:2196:2196))
        (PORT d[8] (2048:2048:2048) (2406:2406:2406))
        (PORT d[9] (1359:1359:1359) (1611:1611:1611))
        (PORT d[10] (1666:1666:1666) (1955:1955:1955))
        (PORT d[11] (1479:1479:1479) (1744:1744:1744))
        (PORT d[12] (1689:1689:1689) (1985:1985:1985))
        (PORT clk (1707:1707:1707) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1492:1492:1492))
        (PORT clk (1707:1707:1707) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1901:1901:1901))
        (PORT d[0] (1635:1635:1635) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (2007:2007:2007))
        (PORT d[1] (1542:1542:1542) (1786:1786:1786))
        (PORT d[2] (2499:2499:2499) (2960:2960:2960))
        (PORT d[3] (2335:2335:2335) (2700:2700:2700))
        (PORT d[4] (1304:1304:1304) (1552:1552:1552))
        (PORT d[5] (1626:1626:1626) (1905:1905:1905))
        (PORT d[6] (1720:1720:1720) (1981:1981:1981))
        (PORT d[7] (1531:1531:1531) (1790:1790:1790))
        (PORT d[8] (1486:1486:1486) (1742:1742:1742))
        (PORT d[9] (1503:1503:1503) (1770:1770:1770))
        (PORT d[10] (1518:1518:1518) (1800:1800:1800))
        (PORT d[11] (1406:1406:1406) (1665:1665:1665))
        (PORT d[12] (1405:1405:1405) (1651:1651:1651))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1123:1123:1123) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1543:1543:1543))
        (PORT datab (535:535:535) (622:622:622))
        (PORT datac (1161:1161:1161) (1330:1330:1330))
        (PORT datad (2461:2461:2461) (2893:2893:2893))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (1942:1942:1942) (2272:2272:2272))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (2554:2554:2554) (2962:2962:2962))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (2683:2683:2683) (3102:3102:3102))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1996:1996:1996))
        (PORT clk (2137:2137:2137) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1904:1904:1904))
        (PORT d[1] (1522:1522:1522) (1795:1795:1795))
        (PORT d[2] (1537:1537:1537) (1810:1810:1810))
        (PORT d[3] (1782:1782:1782) (2121:2121:2121))
        (PORT d[4] (1557:1557:1557) (1847:1847:1847))
        (PORT d[5] (2078:2078:2078) (2446:2446:2446))
        (PORT d[6] (1995:1995:1995) (2365:2365:2365))
        (PORT d[7] (2161:2161:2161) (2576:2576:2576))
        (PORT d[8] (1620:1620:1620) (1920:1920:1920))
        (PORT d[9] (1608:1608:1608) (1890:1890:1890))
        (PORT d[10] (2031:2031:2031) (2401:2401:2401))
        (PORT d[11] (2054:2054:2054) (2440:2440:2440))
        (PORT d[12] (1583:1583:1583) (1857:1857:1857))
        (PORT clk (2135:2135:2135) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1981:1981:1981))
        (PORT clk (2135:2135:2135) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2390:2390:2390))
        (PORT d[0] (2061:2061:2061) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2542:2542:2542))
        (PORT d[1] (2390:2390:2390) (2790:2790:2790))
        (PORT d[2] (2254:2254:2254) (2606:2606:2606))
        (PORT d[3] (2390:2390:2390) (2756:2756:2756))
        (PORT d[4] (1879:1879:1879) (2235:2235:2235))
        (PORT d[5] (1798:1798:1798) (2123:2123:2123))
        (PORT d[6] (1759:1759:1759) (2043:2043:2043))
        (PORT d[7] (1251:1251:1251) (1456:1456:1456))
        (PORT d[8] (1632:1632:1632) (1926:1926:1926))
        (PORT d[9] (1509:1509:1509) (1777:1777:1777))
        (PORT d[10] (1497:1497:1497) (1738:1738:1738))
        (PORT d[11] (1302:1302:1302) (1522:1522:1522))
        (PORT d[12] (1372:1372:1372) (1584:1584:1584))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (1131:1131:1131) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1725:1725:1725))
        (PORT clk (1957:1957:1957) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (2002:2002:2002))
        (PORT d[1] (1853:1853:1853) (2151:2151:2151))
        (PORT d[2] (1587:1587:1587) (1870:1870:1870))
        (PORT d[3] (1847:1847:1847) (2198:2198:2198))
        (PORT d[4] (1748:1748:1748) (2055:2055:2055))
        (PORT d[5] (1865:1865:1865) (2192:2192:2192))
        (PORT d[6] (2042:2042:2042) (2422:2422:2422))
        (PORT d[7] (2092:2092:2092) (2464:2464:2464))
        (PORT d[8] (2046:2046:2046) (2409:2409:2409))
        (PORT d[9] (1616:1616:1616) (1922:1922:1922))
        (PORT d[10] (1689:1689:1689) (1992:1992:1992))
        (PORT d[11] (1711:1711:1711) (2035:2035:2035))
        (PORT d[12] (1726:1726:1726) (2037:2037:2037))
        (PORT clk (1955:1955:1955) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1949:1949:1949))
        (PORT clk (1955:1955:1955) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (2184:2184:2184))
        (PORT d[0] (2004:2004:2004) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2185:2185:2185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2270:2270:2270))
        (PORT d[1] (1907:1907:1907) (2205:2205:2205))
        (PORT d[2] (2815:2815:2815) (3323:3323:3323))
        (PORT d[3] (2255:2255:2255) (2657:2657:2657))
        (PORT d[4] (1502:1502:1502) (1782:1782:1782))
        (PORT d[5] (1609:1609:1609) (1905:1905:1905))
        (PORT d[6] (2187:2187:2187) (2533:2533:2533))
        (PORT d[7] (1602:1602:1602) (1881:1881:1881))
        (PORT d[8] (1535:1535:1535) (1807:1807:1807))
        (PORT d[9] (1749:1749:1749) (2073:2073:2073))
        (PORT d[10] (1703:1703:1703) (2010:2010:2010))
        (PORT d[11] (1641:1641:1641) (1937:1937:1937))
        (PORT d[12] (1619:1619:1619) (1904:1904:1904))
        (PORT clk (1294:1294:1294) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (PORT d[0] (1458:1458:1458) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1784:1784:1784))
        (PORT clk (1967:1967:1967) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1647:1647:1647))
        (PORT d[1] (1674:1674:1674) (1963:1963:1963))
        (PORT d[2] (1023:1023:1023) (1227:1227:1227))
        (PORT d[3] (1679:1679:1679) (2011:2011:2011))
        (PORT d[4] (1136:1136:1136) (1345:1345:1345))
        (PORT d[5] (1798:1798:1798) (2136:2136:2136))
        (PORT d[6] (1959:1959:1959) (2330:2330:2330))
        (PORT d[7] (2110:2110:2110) (2486:2486:2486))
        (PORT d[8] (1860:1860:1860) (2233:2233:2233))
        (PORT d[9] (1521:1521:1521) (1806:1806:1806))
        (PORT d[10] (1584:1584:1584) (1879:1879:1879))
        (PORT d[11] (1855:1855:1855) (2215:2215:2215))
        (PORT d[12] (1394:1394:1394) (1639:1639:1639))
        (PORT clk (1965:1965:1965) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1680:1680:1680))
        (PORT clk (1965:1965:1965) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (2204:2204:2204))
        (PORT d[0] (1796:1796:1796) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2307:2307:2307))
        (PORT d[1] (2217:2217:2217) (2600:2600:2600))
        (PORT d[2] (1728:1728:1728) (1999:1999:1999))
        (PORT d[3] (2017:2017:2017) (2322:2322:2322))
        (PORT d[4] (1818:1818:1818) (2148:2148:2148))
        (PORT d[5] (1919:1919:1919) (2265:2265:2265))
        (PORT d[6] (1578:1578:1578) (1831:1831:1831))
        (PORT d[7] (1322:1322:1322) (1539:1539:1539))
        (PORT d[8] (1429:1429:1429) (1707:1707:1707))
        (PORT d[9] (1499:1499:1499) (1769:1769:1769))
        (PORT d[10] (1115:1115:1115) (1313:1313:1313))
        (PORT d[11] (1107:1107:1107) (1300:1300:1300))
        (PORT d[12] (1364:1364:1364) (1581:1581:1581))
        (PORT clk (1282:1282:1282) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1305:1305:1305))
        (PORT d[0] (927:927:927) (1055:1055:1055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1304:1304:1304))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1345:1345:1345))
        (PORT datab (2908:2908:2908) (3363:3363:3363))
        (PORT datac (748:748:748) (846:846:846))
        (PORT datad (2155:2155:2155) (2508:2508:2508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1500:1500:1500))
        (PORT clk (1764:1764:1764) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1476:1476:1476))
        (PORT d[1] (1146:1146:1146) (1336:1336:1336))
        (PORT d[2] (801:801:801) (963:963:963))
        (PORT d[3] (1434:1434:1434) (1719:1719:1719))
        (PORT d[4] (1020:1020:1020) (1224:1224:1224))
        (PORT d[5] (1305:1305:1305) (1529:1529:1529))
        (PORT d[6] (1641:1641:1641) (1948:1948:1948))
        (PORT d[7] (1785:1785:1785) (2119:2119:2119))
        (PORT d[8] (1879:1879:1879) (2257:2257:2257))
        (PORT d[9] (1195:1195:1195) (1402:1402:1402))
        (PORT d[10] (1365:1365:1365) (1617:1617:1617))
        (PORT d[11] (1463:1463:1463) (1748:1748:1748))
        (PORT d[12] (1190:1190:1190) (1404:1404:1404))
        (PORT clk (1762:1762:1762) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1119:1119:1119))
        (PORT clk (1762:1762:1762) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1973:1973:1973))
        (PORT d[0] (1298:1298:1298) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1162:1162:1162))
        (PORT d[1] (1121:1121:1121) (1291:1291:1291))
        (PORT d[2] (987:987:987) (1157:1157:1157))
        (PORT d[3] (1261:1261:1261) (1470:1470:1470))
        (PORT d[4] (1256:1256:1256) (1453:1453:1453))
        (PORT d[5] (938:938:938) (1097:1097:1097))
        (PORT d[6] (1263:1263:1263) (1451:1451:1451))
        (PORT d[7] (1080:1080:1080) (1252:1252:1252))
        (PORT d[8] (1371:1371:1371) (1615:1615:1615))
        (PORT d[9] (1256:1256:1256) (1468:1468:1468))
        (PORT d[10] (1067:1067:1067) (1225:1225:1225))
        (PORT d[11] (881:881:881) (1033:1033:1033))
        (PORT d[12] (1114:1114:1114) (1288:1288:1288))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (729:729:729) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1134:1134:1134))
        (PORT datab (2235:2235:2235) (2592:2592:2592))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (894:894:894) (1004:1004:1004))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1632:1632:1632))
        (PORT clk (1704:1704:1704) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1819:1819:1819))
        (PORT d[1] (1662:1662:1662) (1932:1932:1932))
        (PORT d[2] (1530:1530:1530) (1799:1799:1799))
        (PORT d[3] (1828:1828:1828) (2167:2167:2167))
        (PORT d[4] (1676:1676:1676) (1965:1965:1965))
        (PORT d[5] (1960:1960:1960) (2294:2294:2294))
        (PORT d[6] (1793:1793:1793) (2130:2130:2130))
        (PORT d[7] (1910:1910:1910) (2257:2257:2257))
        (PORT d[8] (1881:1881:1881) (2219:2219:2219))
        (PORT d[9] (1383:1383:1383) (1640:1640:1640))
        (PORT d[10] (1476:1476:1476) (1738:1738:1738))
        (PORT d[11] (1698:1698:1698) (2014:2014:2014))
        (PORT d[12] (1513:1513:1513) (1787:1787:1787))
        (PORT clk (1702:1702:1702) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1592:1592:1592))
        (PORT clk (1702:1702:1702) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1883:1883:1883))
        (PORT d[0] (1701:1701:1701) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (2032:2032:2032))
        (PORT d[1] (1699:1699:1699) (1961:1961:1961))
        (PORT d[2] (2681:2681:2681) (3163:3163:3163))
        (PORT d[3] (1915:1915:1915) (2272:2272:2272))
        (PORT d[4] (1204:1204:1204) (1426:1426:1426))
        (PORT d[5] (1400:1400:1400) (1657:1657:1657))
        (PORT d[6] (1939:1939:1939) (2232:2232:2232))
        (PORT d[7] (1362:1362:1362) (1588:1588:1588))
        (PORT d[8] (1335:1335:1335) (1571:1571:1571))
        (PORT d[9] (1807:1807:1807) (2116:2116:2116))
        (PORT d[10] (1556:1556:1556) (1841:1841:1841))
        (PORT d[11] (1430:1430:1430) (1692:1692:1692))
        (PORT d[12] (1416:1416:1416) (1666:1666:1666))
        (PORT clk (1294:1294:1294) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (PORT d[0] (1245:1245:1245) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1407:1407:1407))
        (PORT clk (1915:1915:1915) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1824:1824:1824))
        (PORT d[1] (1668:1668:1668) (1966:1966:1966))
        (PORT d[2] (1397:1397:1397) (1663:1663:1663))
        (PORT d[3] (1403:1403:1403) (1665:1665:1665))
        (PORT d[4] (1200:1200:1200) (1423:1423:1423))
        (PORT d[5] (1786:1786:1786) (2104:2104:2104))
        (PORT d[6] (1695:1695:1695) (1991:1991:1991))
        (PORT d[7] (2072:2072:2072) (2431:2431:2431))
        (PORT d[8] (1552:1552:1552) (1864:1864:1864))
        (PORT d[9] (1406:1406:1406) (1680:1680:1680))
        (PORT d[10] (1721:1721:1721) (2043:2043:2043))
        (PORT d[11] (1422:1422:1422) (1689:1689:1689))
        (PORT d[12] (1628:1628:1628) (1918:1918:1918))
        (PORT clk (1913:1913:1913) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1538:1538:1538))
        (PORT clk (1913:1913:1913) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (2127:2127:2127))
        (PORT d[0] (1692:1692:1692) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2755:2755:2755))
        (PORT d[1] (2131:2131:2131) (2476:2476:2476))
        (PORT d[2] (1885:1885:1885) (2212:2212:2212))
        (PORT d[3] (2105:2105:2105) (2406:2406:2406))
        (PORT d[4] (1647:1647:1647) (1940:1940:1940))
        (PORT d[5] (1633:1633:1633) (1952:1952:1952))
        (PORT d[6] (1815:1815:1815) (2094:2094:2094))
        (PORT d[7] (1316:1316:1316) (1547:1547:1547))
        (PORT d[8] (1348:1348:1348) (1593:1593:1593))
        (PORT d[9] (1680:1680:1680) (1969:1969:1969))
        (PORT d[10] (1436:1436:1436) (1682:1682:1682))
        (PORT d[11] (1354:1354:1354) (1593:1593:1593))
        (PORT d[12] (1445:1445:1445) (1693:1693:1693))
        (PORT clk (1250:1250:1250) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1273:1273:1273))
        (PORT d[0] (1138:1138:1138) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1551:1551:1551))
        (PORT clk (1927:1927:1927) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2048:2048:2048))
        (PORT d[1] (2022:2022:2022) (2343:2343:2343))
        (PORT d[2] (1701:1701:1701) (2000:2000:2000))
        (PORT d[3] (1789:1789:1789) (2119:2119:2119))
        (PORT d[4] (1907:1907:1907) (2236:2236:2236))
        (PORT d[5] (1820:1820:1820) (2142:2142:2142))
        (PORT d[6] (1809:1809:1809) (2143:2143:2143))
        (PORT d[7] (2071:2071:2071) (2435:2435:2435))
        (PORT d[8] (2065:2065:2065) (2426:2426:2426))
        (PORT d[9] (1597:1597:1597) (1892:1892:1892))
        (PORT d[10] (1721:1721:1721) (2034:2034:2034))
        (PORT d[11] (1839:1839:1839) (2169:2169:2169))
        (PORT d[12] (1739:1739:1739) (2057:2057:2057))
        (PORT clk (1925:1925:1925) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1691:1691:1691))
        (PORT clk (1925:1925:1925) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (2144:2144:2144))
        (PORT d[0] (1794:1794:1794) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (2145:2145:2145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2326:2326:2326))
        (PORT d[1] (1891:1891:1891) (2193:2193:2193))
        (PORT d[2] (3034:3034:3034) (3578:3578:3578))
        (PORT d[3] (2265:2265:2265) (2671:2671:2671))
        (PORT d[4] (1489:1489:1489) (1769:1769:1769))
        (PORT d[5] (1848:1848:1848) (2169:2169:2169))
        (PORT d[6] (1909:1909:1909) (2216:2216:2216))
        (PORT d[7] (1800:1800:1800) (2110:2110:2110))
        (PORT d[8] (1549:1549:1549) (1823:1823:1823))
        (PORT d[9] (1748:1748:1748) (2063:2063:2063))
        (PORT d[10] (1560:1560:1560) (1844:1844:1844))
        (PORT d[11] (1636:1636:1636) (1933:1933:1933))
        (PORT d[12] (1592:1592:1592) (1872:1872:1872))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (1312:1312:1312) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (719:719:719))
        (PORT datab (2905:2905:2905) (3359:3359:3359))
        (PORT datac (1309:1309:1309) (1469:1469:1469))
        (PORT datad (2158:2158:2158) (2511:2511:2511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (2051:2051:2051))
        (PORT clk (2128:2128:2128) (2380:2380:2380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (2245:2245:2245))
        (PORT d[1] (1788:1788:1788) (2094:2094:2094))
        (PORT d[2] (1734:1734:1734) (2036:2036:2036))
        (PORT d[3] (1619:1619:1619) (1927:1927:1927))
        (PORT d[4] (1494:1494:1494) (1748:1748:1748))
        (PORT d[5] (1814:1814:1814) (2140:2140:2140))
        (PORT d[6] (1871:1871:1871) (2199:2199:2199))
        (PORT d[7] (2261:2261:2261) (2656:2656:2656))
        (PORT d[8] (1836:1836:1836) (2173:2173:2173))
        (PORT d[9] (1741:1741:1741) (2054:2054:2054))
        (PORT d[10] (1927:1927:1927) (2276:2276:2276))
        (PORT d[11] (1639:1639:1639) (1949:1949:1949))
        (PORT d[12] (1649:1649:1649) (1947:1947:1947))
        (PORT clk (2126:2126:2126) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1484:1484:1484))
        (PORT clk (2126:2126:2126) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2380:2380:2380))
        (PORT d[0] (1624:1624:1624) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2564:2564:2564))
        (PORT d[1] (2291:2291:2291) (2656:2656:2656))
        (PORT d[2] (2623:2623:2623) (3081:3081:3081))
        (PORT d[3] (2721:2721:2721) (3140:3140:3140))
        (PORT d[4] (1456:1456:1456) (1720:1720:1720))
        (PORT d[5] (1883:1883:1883) (2218:2218:2218))
        (PORT d[6] (1705:1705:1705) (1998:1998:1998))
        (PORT d[7] (1543:1543:1543) (1807:1807:1807))
        (PORT d[8] (1553:1553:1553) (1834:1834:1834))
        (PORT d[9] (1732:1732:1732) (2055:2055:2055))
        (PORT d[10] (1526:1526:1526) (1798:1798:1798))
        (PORT d[11] (1722:1722:1722) (2019:2019:2019))
        (PORT d[12] (1644:1644:1644) (1923:1923:1923))
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (PORT d[0] (1306:1306:1306) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1826:1826:1826))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (3009:3009:3009) (3465:3465:3465))
        (PORT datad (1099:1099:1099) (1247:1247:1247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (2003:2003:2003) (2377:2377:2377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1287:1287:1287))
        (PORT datab (155:155:155) (199:199:199))
        (PORT datac (795:795:795) (927:927:927))
        (PORT datad (123:123:123) (147:147:147))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2189:2189:2189) (2494:2494:2494))
        (PORT datac (777:777:777) (900:900:900))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (605:605:605))
        (PORT datab (771:771:771) (881:881:881))
        (PORT datac (420:420:420) (488:488:488))
        (PORT datad (485:485:485) (556:556:556))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2399:2399:2399))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (720:720:720) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (2015:2015:2015))
        (PORT clk (2159:2159:2159) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2284:2284:2284))
        (PORT d[1] (1583:1583:1583) (1874:1874:1874))
        (PORT d[2] (1685:1685:1685) (2010:2010:2010))
        (PORT d[3] (1709:1709:1709) (2015:2015:2015))
        (PORT d[4] (1291:1291:1291) (1537:1537:1537))
        (PORT d[5] (1891:1891:1891) (2209:2209:2209))
        (PORT d[6] (2041:2041:2041) (2429:2429:2429))
        (PORT d[7] (1708:1708:1708) (2029:2029:2029))
        (PORT d[8] (1493:1493:1493) (1796:1796:1796))
        (PORT d[9] (1616:1616:1616) (1922:1922:1922))
        (PORT d[10] (1606:1606:1606) (1913:1913:1913))
        (PORT d[11] (2040:2040:2040) (2434:2434:2434))
        (PORT d[12] (1742:1742:1742) (2081:2081:2081))
        (PORT clk (2157:2157:2157) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1746:1746:1746))
        (PORT clk (2157:2157:2157) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2429:2429:2429))
        (PORT d[0] (1831:1831:1831) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1790:1790:1790))
        (PORT d[1] (2190:2190:2190) (2570:2570:2570))
        (PORT d[2] (1802:1802:1802) (2134:2134:2134))
        (PORT d[3] (2156:2156:2156) (2562:2562:2562))
        (PORT d[4] (1727:1727:1727) (2062:2062:2062))
        (PORT d[5] (1959:1959:1959) (2317:2317:2317))
        (PORT d[6] (2012:2012:2012) (2368:2368:2368))
        (PORT d[7] (1276:1276:1276) (1499:1499:1499))
        (PORT d[8] (1244:1244:1244) (1479:1479:1479))
        (PORT d[9] (1186:1186:1186) (1412:1412:1412))
        (PORT d[10] (1269:1269:1269) (1492:1492:1492))
        (PORT d[11] (1147:1147:1147) (1360:1360:1360))
        (PORT d[12] (1287:1287:1287) (1507:1507:1507))
        (PORT clk (1286:1286:1286) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (PORT d[0] (1040:1040:1040) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2265:2265:2265))
        (PORT clk (2442:2442:2442) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2170:2170:2170))
        (PORT d[1] (1918:1918:1918) (2253:2253:2253))
        (PORT d[2] (1857:1857:1857) (2210:2210:2210))
        (PORT d[3] (2070:2070:2070) (2460:2460:2460))
        (PORT d[4] (1845:1845:1845) (2175:2175:2175))
        (PORT d[5] (2028:2028:2028) (2373:2373:2373))
        (PORT d[6] (2236:2236:2236) (2652:2652:2652))
        (PORT d[7] (2182:2182:2182) (2568:2568:2568))
        (PORT d[8] (1823:1823:1823) (2178:2178:2178))
        (PORT d[9] (1965:1965:1965) (2320:2320:2320))
        (PORT d[10] (2114:2114:2114) (2488:2488:2488))
        (PORT d[11] (2418:2418:2418) (2859:2859:2859))
        (PORT d[12] (1929:1929:1929) (2256:2256:2256))
        (PORT clk (2440:2440:2440) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1999:1999:1999))
        (PORT clk (2440:2440:2440) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2766:2766:2766))
        (PORT d[0] (2101:2101:2101) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2337:2337:2337))
        (PORT d[1] (2547:2547:2547) (2968:2968:2968))
        (PORT d[2] (2039:2039:2039) (2408:2408:2408))
        (PORT d[3] (2408:2408:2408) (2858:2858:2858))
        (PORT d[4] (2063:2063:2063) (2428:2428:2428))
        (PORT d[5] (2349:2349:2349) (2766:2766:2766))
        (PORT d[6] (2033:2033:2033) (2384:2384:2384))
        (PORT d[7] (1674:1674:1674) (1960:1960:1960))
        (PORT d[8] (1666:1666:1666) (1983:1983:1983))
        (PORT d[9] (1385:1385:1385) (1643:1643:1643))
        (PORT d[10] (1529:1529:1529) (1793:1793:1793))
        (PORT d[11] (1452:1452:1452) (1694:1694:1694))
        (PORT d[12] (1621:1621:1621) (1887:1887:1887))
        (PORT clk (1284:1284:1284) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1305:1305:1305))
        (PORT d[0] (1239:1239:1239) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1304:1304:1304))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2463:2463:2463))
        (PORT clk (2318:2318:2318) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2165:2165:2165))
        (PORT d[1] (1931:1931:1931) (2280:2280:2280))
        (PORT d[2] (1688:1688:1688) (2017:2017:2017))
        (PORT d[3] (2090:2090:2090) (2479:2479:2479))
        (PORT d[4] (1511:1511:1511) (1798:1798:1798))
        (PORT d[5] (2074:2074:2074) (2425:2425:2425))
        (PORT d[6] (2194:2194:2194) (2590:2590:2590))
        (PORT d[7] (2089:2089:2089) (2447:2447:2447))
        (PORT d[8] (1823:1823:1823) (2186:2186:2186))
        (PORT d[9] (2134:2134:2134) (2533:2533:2533))
        (PORT d[10] (1946:1946:1946) (2295:2295:2295))
        (PORT d[11] (1934:1934:1934) (2314:2314:2314))
        (PORT d[12] (1970:1970:1970) (2319:2319:2319))
        (PORT clk (2316:2316:2316) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1791:1791:1791))
        (PORT clk (2316:2316:2316) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2612:2612:2612))
        (PORT d[0] (1877:1877:1877) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2286:2286:2286))
        (PORT d[1] (2199:2199:2199) (2577:2577:2577))
        (PORT d[2] (1876:1876:1876) (2228:2228:2228))
        (PORT d[3] (2373:2373:2373) (2820:2820:2820))
        (PORT d[4] (1928:1928:1928) (2278:2278:2278))
        (PORT d[5] (1983:1983:1983) (2344:2344:2344))
        (PORT d[6] (1996:1996:1996) (2348:2348:2348))
        (PORT d[7] (1470:1470:1470) (1721:1721:1721))
        (PORT d[8] (1387:1387:1387) (1655:1655:1655))
        (PORT d[9] (1408:1408:1408) (1675:1675:1675))
        (PORT d[10] (1515:1515:1515) (1780:1780:1780))
        (PORT d[11] (1486:1486:1486) (1749:1749:1749))
        (PORT d[12] (1327:1327:1327) (1553:1553:1553))
        (PORT clk (1237:1237:1237) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1259:1259:1259))
        (PORT d[0] (1260:1260:1260) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2458:2458:2458))
        (PORT clk (2322:2322:2322) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1967:1967:1967))
        (PORT d[1] (1569:1569:1569) (1853:1853:1853))
        (PORT d[2] (1514:1514:1514) (1819:1819:1819))
        (PORT d[3] (1898:1898:1898) (2281:2281:2281))
        (PORT d[4] (1518:1518:1518) (1806:1806:1806))
        (PORT d[5] (1916:1916:1916) (2242:2242:2242))
        (PORT d[6] (2003:2003:2003) (2368:2368:2368))
        (PORT d[7] (2053:2053:2053) (2405:2405:2405))
        (PORT d[8] (1522:1522:1522) (1826:1826:1826))
        (PORT d[9] (1797:1797:1797) (2135:2135:2135))
        (PORT d[10] (1790:1790:1790) (2126:2126:2126))
        (PORT d[11] (1937:1937:1937) (2318:2318:2318))
        (PORT d[12] (1976:1976:1976) (2324:2324:2324))
        (PORT clk (2320:2320:2320) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1764:1764:1764))
        (PORT clk (2320:2320:2320) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2613:2613:2613))
        (PORT d[0] (1832:1832:1832) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2287:2287:2287))
        (PORT d[1] (2372:2372:2372) (2782:2782:2782))
        (PORT d[2] (2031:2031:2031) (2405:2405:2405))
        (PORT d[3] (2395:2395:2395) (2843:2843:2843))
        (PORT d[4] (2106:2106:2106) (2475:2475:2475))
        (PORT d[5] (2037:2037:2037) (2421:2421:2421))
        (PORT d[6] (1947:1947:1947) (2292:2292:2292))
        (PORT d[7] (1331:1331:1331) (1572:1572:1572))
        (PORT d[8] (1452:1452:1452) (1726:1726:1726))
        (PORT d[9] (1359:1359:1359) (1616:1616:1616))
        (PORT d[10] (1497:1497:1497) (1756:1756:1756))
        (PORT d[11] (1481:1481:1481) (1741:1741:1741))
        (PORT d[12] (1498:1498:1498) (1752:1752:1752))
        (PORT clk (1222:1222:1222) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (PORT d[0] (1292:1292:1292) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1586:1586:1586))
        (PORT datab (638:638:638) (724:724:724))
        (PORT datac (1933:1933:1933) (2238:2238:2238))
        (PORT datad (578:578:578) (650:650:650))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (735:735:735))
        (PORT datab (1951:1951:1951) (2263:2263:2263))
        (PORT datac (948:948:948) (1077:1077:1077))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2685:2685:2685))
        (PORT clk (2250:2250:2250) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1922:1922:1922))
        (PORT d[1] (1410:1410:1410) (1677:1677:1677))
        (PORT d[2] (1446:1446:1446) (1735:1735:1735))
        (PORT d[3] (1706:1706:1706) (2013:2013:2013))
        (PORT d[4] (1504:1504:1504) (1783:1783:1783))
        (PORT d[5] (1888:1888:1888) (2205:2205:2205))
        (PORT d[6] (1874:1874:1874) (2235:2235:2235))
        (PORT d[7] (1895:1895:1895) (2234:2234:2234))
        (PORT d[8] (1679:1679:1679) (2009:2009:2009))
        (PORT d[9] (1598:1598:1598) (1898:1898:1898))
        (PORT d[10] (1614:1614:1614) (1919:1919:1919))
        (PORT d[11] (2276:2276:2276) (2696:2696:2696))
        (PORT d[12] (1718:1718:1718) (2046:2046:2046))
        (PORT clk (2248:2248:2248) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1763:1763:1763))
        (PORT clk (2248:2248:2248) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2541:2541:2541))
        (PORT d[0] (1829:1829:1829) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2327:2327:2327))
        (PORT d[1] (2549:2549:2549) (2980:2980:2980))
        (PORT d[2] (1827:1827:1827) (2146:2146:2146))
        (PORT d[3] (2171:2171:2171) (2575:2575:2575))
        (PORT d[4] (1720:1720:1720) (2040:2040:2040))
        (PORT d[5] (1772:1772:1772) (2097:2097:2097))
        (PORT d[6] (1812:1812:1812) (2138:2138:2138))
        (PORT d[7] (1530:1530:1530) (1804:1804:1804))
        (PORT d[8] (1639:1639:1639) (1940:1940:1940))
        (PORT d[9] (1344:1344:1344) (1587:1587:1587))
        (PORT d[10] (1260:1260:1260) (1485:1485:1485))
        (PORT d[11] (1318:1318:1318) (1549:1549:1549))
        (PORT d[12] (1313:1313:1313) (1536:1536:1536))
        (PORT clk (1258:1258:1258) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1281:1281:1281))
        (PORT d[0] (1117:1117:1117) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2259:2259:2259))
        (PORT clk (2386:2386:2386) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2356:2356:2356))
        (PORT d[1] (1785:1785:1785) (2099:2099:2099))
        (PORT d[2] (1708:1708:1708) (2043:2043:2043))
        (PORT d[3] (1917:1917:1917) (2285:2285:2285))
        (PORT d[4] (1868:1868:1868) (2207:2207:2207))
        (PORT d[5] (1872:1872:1872) (2198:2198:2198))
        (PORT d[6] (2066:2066:2066) (2463:2463:2463))
        (PORT d[7] (2383:2383:2383) (2821:2821:2821))
        (PORT d[8] (1816:1816:1816) (2158:2158:2158))
        (PORT d[9] (1793:1793:1793) (2141:2141:2141))
        (PORT d[10] (2016:2016:2016) (2383:2383:2383))
        (PORT d[11] (2258:2258:2258) (2684:2684:2684))
        (PORT d[12] (1926:1926:1926) (2256:2256:2256))
        (PORT clk (2384:2384:2384) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (2041:2041:2041))
        (PORT clk (2384:2384:2384) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2696:2696:2696))
        (PORT d[0] (2093:2093:2093) (2334:2334:2334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2331:2331:2331))
        (PORT d[1] (2578:2578:2578) (3005:3005:3005))
        (PORT d[2] (2045:2045:2045) (2420:2420:2420))
        (PORT d[3] (2394:2394:2394) (2837:2837:2837))
        (PORT d[4] (1918:1918:1918) (2266:2266:2266))
        (PORT d[5] (2218:2218:2218) (2621:2621:2621))
        (PORT d[6] (2159:2159:2159) (2526:2526:2526))
        (PORT d[7] (1866:1866:1866) (2183:2183:2183))
        (PORT d[8] (1833:1833:1833) (2170:2170:2170))
        (PORT d[9] (1396:1396:1396) (1659:1659:1659))
        (PORT d[10] (1557:1557:1557) (1834:1834:1834))
        (PORT d[11] (1494:1494:1494) (1756:1756:1756))
        (PORT d[12] (1506:1506:1506) (1763:1763:1763))
        (PORT clk (1276:1276:1276) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (PORT d[0] (1309:1309:1309) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2671:2671:2671))
        (PORT clk (2284:2284:2284) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1941:1941:1941))
        (PORT d[1] (1561:1561:1561) (1841:1841:1841))
        (PORT d[2] (1572:1572:1572) (1867:1867:1867))
        (PORT d[3] (1706:1706:1706) (2012:2012:2012))
        (PORT d[4] (1678:1678:1678) (1984:1984:1984))
        (PORT d[5] (1909:1909:1909) (2236:2236:2236))
        (PORT d[6] (2031:2031:2031) (2413:2413:2413))
        (PORT d[7] (1929:1929:1929) (2270:2270:2270))
        (PORT d[8] (1516:1516:1516) (1825:1825:1825))
        (PORT d[9] (1609:1609:1609) (1912:1912:1912))
        (PORT d[10] (1770:1770:1770) (2103:2103:2103))
        (PORT d[11] (2000:2000:2000) (2378:2378:2378))
        (PORT d[12] (1728:1728:1728) (2057:2057:2057))
        (PORT clk (2282:2282:2282) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1792:1792:1792))
        (PORT clk (2282:2282:2282) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2554:2554:2554))
        (PORT d[0] (1880:1880:1880) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2273:2273:2273))
        (PORT d[1] (2548:2548:2548) (2981:2981:2981))
        (PORT d[2] (1846:1846:1846) (2182:2182:2182))
        (PORT d[3] (2270:2270:2270) (2689:2689:2689))
        (PORT d[4] (2290:2290:2290) (2692:2692:2692))
        (PORT d[5] (2207:2207:2207) (2614:2614:2614))
        (PORT d[6] (1811:1811:1811) (2141:2141:2141))
        (PORT d[7] (1529:1529:1529) (1803:1803:1803))
        (PORT d[8] (1626:1626:1626) (1924:1924:1924))
        (PORT d[9] (1365:1365:1365) (1612:1612:1612))
        (PORT d[10] (1524:1524:1524) (1790:1790:1790))
        (PORT d[11] (1317:1317:1317) (1544:1544:1544))
        (PORT d[12] (1308:1308:1308) (1530:1530:1530))
        (PORT clk (1251:1251:1251) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (PORT d[0] (1076:1076:1076) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1273:1273:1273))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2198:2198:2198))
        (PORT clk (2353:2353:2353) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2219:2219:2219))
        (PORT d[1] (2134:2134:2134) (2510:2510:2510))
        (PORT d[2] (1842:1842:1842) (2194:2194:2194))
        (PORT d[3] (2070:2070:2070) (2462:2462:2462))
        (PORT d[4] (1693:1693:1693) (2010:2010:2010))
        (PORT d[5] (1874:1874:1874) (2202:2202:2202))
        (PORT d[6] (2063:2063:2063) (2455:2455:2455))
        (PORT d[7] (2008:2008:2008) (2372:2372:2372))
        (PORT d[8] (1662:1662:1662) (1996:1996:1996))
        (PORT d[9] (1809:1809:1809) (2151:2151:2151))
        (PORT d[10] (1978:1978:1978) (2342:2342:2342))
        (PORT d[11] (2259:2259:2259) (2684:2684:2684))
        (PORT d[12] (1769:1769:1769) (2076:2076:2076))
        (PORT clk (2351:2351:2351) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1895:1895:1895))
        (PORT clk (2351:2351:2351) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2659:2659:2659))
        (PORT d[0] (1955:1955:1955) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2333:2333:2333))
        (PORT d[1] (2588:2588:2588) (3023:3023:3023))
        (PORT d[2] (1878:1878:1878) (2221:2221:2221))
        (PORT d[3] (2371:2371:2371) (2809:2809:2809))
        (PORT d[4] (1904:1904:1904) (2238:2238:2238))
        (PORT d[5] (2206:2206:2206) (2603:2603:2603))
        (PORT d[6] (2165:2165:2165) (2532:2532:2532))
        (PORT d[7] (1813:1813:1813) (2114:2114:2114))
        (PORT d[8] (1838:1838:1838) (2173:2173:2173))
        (PORT d[9] (1382:1382:1382) (1640:1640:1640))
        (PORT d[10] (1525:1525:1525) (1793:1793:1793))
        (PORT d[11] (1540:1540:1540) (1815:1815:1815))
        (PORT d[12] (1518:1518:1518) (1775:1775:1775))
        (PORT clk (1272:1272:1272) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1295:1295:1295))
        (PORT d[0] (1247:1247:1247) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1585:1585:1585))
        (PORT datab (537:537:537) (621:621:621))
        (PORT datac (1935:1935:1935) (2240:2240:2240))
        (PORT datad (693:693:693) (786:786:786))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1590:1590:1590))
        (PORT datab (350:350:350) (410:410:410))
        (PORT datac (704:704:704) (795:795:795))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (445:445:445))
        (PORT datac (1751:1751:1751) (2086:2086:2086))
        (PORT datad (399:399:399) (443:443:443))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (2003:2003:2003))
        (PORT clk (2211:2211:2211) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1949:1949:1949))
        (PORT d[1] (1596:1596:1596) (1888:1888:1888))
        (PORT d[2] (1579:1579:1579) (1876:1876:1876))
        (PORT d[3] (1676:1676:1676) (1990:1990:1990))
        (PORT d[4] (1471:1471:1471) (1751:1751:1751))
        (PORT d[5] (1888:1888:1888) (2206:2206:2206))
        (PORT d[6] (1865:1865:1865) (2221:2221:2221))
        (PORT d[7] (2298:2298:2298) (2727:2727:2727))
        (PORT d[8] (1772:1772:1772) (2118:2118:2118))
        (PORT d[9] (1875:1875:1875) (2208:2208:2208))
        (PORT d[10] (2343:2343:2343) (2726:2726:2726))
        (PORT d[11] (2249:2249:2249) (2680:2680:2680))
        (PORT d[12] (1692:1692:1692) (2006:2006:2006))
        (PORT clk (2209:2209:2209) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1945:1945:1945))
        (PORT clk (2209:2209:2209) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2495:2495:2495))
        (PORT d[0] (2031:2031:2031) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1967:1967:1967))
        (PORT d[1] (2548:2548:2548) (2959:2959:2959))
        (PORT d[2] (2115:2115:2115) (2516:2516:2516))
        (PORT d[3] (2538:2538:2538) (2927:2927:2927))
        (PORT d[4] (1882:1882:1882) (2226:2226:2226))
        (PORT d[5] (1755:1755:1755) (2068:2068:2068))
        (PORT d[6] (1974:1974:1974) (2309:2309:2309))
        (PORT d[7] (1693:1693:1693) (1962:1962:1962))
        (PORT d[8] (1632:1632:1632) (1943:1943:1943))
        (PORT d[9] (1540:1540:1540) (1823:1823:1823))
        (PORT d[10] (1375:1375:1375) (1613:1613:1613))
        (PORT d[11] (1311:1311:1311) (1522:1522:1522))
        (PORT d[12] (1482:1482:1482) (1738:1738:1738))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1318:1318:1318))
        (PORT d[0] (1166:1166:1166) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1851:1851:1851))
        (PORT clk (1700:1700:1700) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1658:1658:1658))
        (PORT d[1] (1834:1834:1834) (2125:2125:2125))
        (PORT d[2] (1250:1250:1250) (1501:1501:1501))
        (PORT d[3] (2020:2020:2020) (2389:2389:2389))
        (PORT d[4] (1748:1748:1748) (2059:2059:2059))
        (PORT d[5] (1638:1638:1638) (1925:1925:1925))
        (PORT d[6] (1647:1647:1647) (1960:1960:1960))
        (PORT d[7] (1873:1873:1873) (2205:2205:2205))
        (PORT d[8] (1653:1653:1653) (1953:1953:1953))
        (PORT d[9] (1450:1450:1450) (1702:1702:1702))
        (PORT d[10] (1637:1637:1637) (1921:1921:1921))
        (PORT d[11] (1696:1696:1696) (2019:2019:2019))
        (PORT d[12] (1533:1533:1533) (1809:1809:1809))
        (PORT clk (1698:1698:1698) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1492:1492:1492))
        (PORT clk (1698:1698:1698) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1881:1881:1881))
        (PORT d[0] (1655:1655:1655) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1861:1861:1861))
        (PORT d[1] (1706:1706:1706) (1971:1971:1971))
        (PORT d[2] (2674:2674:2674) (3156:3156:3156))
        (PORT d[3] (1883:1883:1883) (2234:2234:2234))
        (PORT d[4] (1293:1293:1293) (1545:1545:1545))
        (PORT d[5] (1454:1454:1454) (1709:1709:1709))
        (PORT d[6] (1702:1702:1702) (1961:1961:1961))
        (PORT d[7] (1382:1382:1382) (1613:1613:1613))
        (PORT d[8] (1356:1356:1356) (1599:1599:1599))
        (PORT d[9] (1734:1734:1734) (2041:2041:2041))
        (PORT d[10] (1539:1539:1539) (1820:1820:1820))
        (PORT d[11] (1411:1411:1411) (1672:1672:1672))
        (PORT d[12] (1388:1388:1388) (1626:1626:1626))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (1121:1121:1121) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2662:2662:2662))
        (PORT clk (2297:2297:2297) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1944:1944:1944))
        (PORT d[1] (1413:1413:1413) (1679:1679:1679))
        (PORT d[2] (1516:1516:1516) (1825:1825:1825))
        (PORT d[3] (1719:1719:1719) (2077:2077:2077))
        (PORT d[4] (1686:1686:1686) (1995:1995:1995))
        (PORT d[5] (1895:1895:1895) (2219:2219:2219))
        (PORT d[6] (2022:2022:2022) (2393:2393:2393))
        (PORT d[7] (1929:1929:1929) (2269:2269:2269))
        (PORT d[8] (1517:1517:1517) (1825:1825:1825))
        (PORT d[9] (1751:1751:1751) (2068:2068:2068))
        (PORT d[10] (1769:1769:1769) (2098:2098:2098))
        (PORT d[11] (1865:1865:1865) (2238:2238:2238))
        (PORT d[12] (1862:1862:1862) (2209:2209:2209))
        (PORT clk (2295:2295:2295) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1918:1918:1918))
        (PORT clk (2295:2295:2295) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2579:2579:2579))
        (PORT d[0] (1982:1982:1982) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2290:2290:2290))
        (PORT d[1] (2391:2391:2391) (2807:2807:2807))
        (PORT d[2] (2039:2039:2039) (2413:2413:2413))
        (PORT d[3] (2167:2167:2167) (2572:2572:2572))
        (PORT d[4] (2118:2118:2118) (2498:2498:2498))
        (PORT d[5] (1712:1712:1712) (2029:2029:2029))
        (PORT d[6] (1952:1952:1952) (2304:2304:2304))
        (PORT d[7] (1534:1534:1534) (1814:1814:1814))
        (PORT d[8] (1472:1472:1472) (1754:1754:1754))
        (PORT d[9] (1338:1338:1338) (1592:1592:1592))
        (PORT d[10] (1414:1414:1414) (1660:1660:1660))
        (PORT d[11] (1323:1323:1323) (1550:1550:1550))
        (PORT d[12] (1505:1505:1505) (1759:1759:1759))
        (PORT clk (1237:1237:1237) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1259:1259:1259))
        (PORT d[0] (1214:1214:1214) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1596:1596:1596))
        (PORT clk (1821:1821:1821) (2007:2007:2007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1669:1669:1669))
        (PORT d[1] (1678:1678:1678) (1955:1955:1955))
        (PORT d[2] (1429:1429:1429) (1708:1708:1708))
        (PORT d[3] (1638:1638:1638) (1952:1952:1952))
        (PORT d[4] (1544:1544:1544) (1813:1813:1813))
        (PORT d[5] (1811:1811:1811) (2123:2123:2123))
        (PORT d[6] (1813:1813:1813) (2150:2150:2150))
        (PORT d[7] (1927:1927:1927) (2277:2277:2277))
        (PORT d[8] (2001:2001:2001) (2351:2351:2351))
        (PORT d[9] (1670:1670:1670) (1959:1959:1959))
        (PORT d[10] (1654:1654:1654) (1961:1961:1961))
        (PORT d[11] (1844:1844:1844) (2175:2175:2175))
        (PORT d[12] (1747:1747:1747) (2067:2067:2067))
        (PORT clk (1819:1819:1819) (2005:2005:2005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1697:1697:1697))
        (PORT clk (1819:1819:1819) (2005:2005:2005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (2007:2007:2007))
        (PORT d[0] (1789:1789:1789) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2264:2264:2264))
        (PORT d[1] (1913:1913:1913) (2217:2217:2217))
        (PORT d[2] (3056:3056:3056) (3600:3600:3600))
        (PORT d[3] (2318:2318:2318) (2661:2661:2661))
        (PORT d[4] (1480:1480:1480) (1757:1757:1757))
        (PORT d[5] (1649:1649:1649) (1940:1940:1940))
        (PORT d[6] (2084:2084:2084) (2422:2422:2422))
        (PORT d[7] (1555:1555:1555) (1815:1815:1815))
        (PORT d[8] (1354:1354:1354) (1596:1596:1596))
        (PORT d[9] (1741:1741:1741) (2057:2057:2057))
        (PORT d[10] (1530:1530:1530) (1810:1810:1810))
        (PORT d[11] (1425:1425:1425) (1685:1685:1685))
        (PORT d[12] (1592:1592:1592) (1870:1870:1870))
        (PORT clk (1259:1259:1259) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (PORT d[0] (1276:1276:1276) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1281:1281:1281))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1868:1868:1868) (2188:2188:2188))
        (PORT datab (1993:1993:1993) (2368:2368:2368))
        (PORT datac (1001:1001:1001) (1130:1130:1130))
        (PORT datad (1181:1181:1181) (1356:1356:1356))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (2184:2184:2184))
        (PORT datab (1038:1038:1038) (1183:1183:1183))
        (PORT datac (1481:1481:1481) (1695:1695:1695))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1841:1841:1841))
        (PORT clk (1901:1901:1901) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1855:1855:1855))
        (PORT d[1] (1605:1605:1605) (1858:1858:1858))
        (PORT d[2] (1441:1441:1441) (1721:1721:1721))
        (PORT d[3] (1943:1943:1943) (2287:2287:2287))
        (PORT d[4] (1639:1639:1639) (1925:1925:1925))
        (PORT d[5] (1845:1845:1845) (2158:2158:2158))
        (PORT d[6] (1868:1868:1868) (2223:2223:2223))
        (PORT d[7] (2099:2099:2099) (2471:2471:2471))
        (PORT d[8] (2034:2034:2034) (2391:2391:2391))
        (PORT d[9] (1688:1688:1688) (1989:1989:1989))
        (PORT d[10] (1892:1892:1892) (2222:2222:2222))
        (PORT d[11] (1857:1857:1857) (2187:2187:2187))
        (PORT d[12] (1743:1743:1743) (2056:2056:2056))
        (PORT clk (1899:1899:1899) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1839:1839:1839))
        (PORT clk (1899:1899:1899) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (2111:2111:2111))
        (PORT d[0] (1925:1925:1925) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2123:2123:2123))
        (PORT d[1] (1920:1920:1920) (2227:2227:2227))
        (PORT d[2] (2693:2693:2693) (3190:3190:3190))
        (PORT d[3] (2117:2117:2117) (2507:2507:2507))
        (PORT d[4] (1490:1490:1490) (1775:1775:1775))
        (PORT d[5] (1670:1670:1670) (1965:1965:1965))
        (PORT d[6] (2042:2042:2042) (2370:2370:2370))
        (PORT d[7] (1574:1574:1574) (1842:1842:1842))
        (PORT d[8] (1514:1514:1514) (1778:1778:1778))
        (PORT d[9] (1767:1767:1767) (2087:2087:2087))
        (PORT d[10] (1554:1554:1554) (1834:1834:1834))
        (PORT d[11] (1616:1616:1616) (1909:1909:1909))
        (PORT d[12] (1588:1588:1588) (1866:1866:1866))
        (PORT clk (1284:1284:1284) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (PORT d[0] (1440:1440:1440) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2104:2104:2104))
        (PORT clk (1935:1935:1935) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1681:1681:1681))
        (PORT d[1] (1491:1491:1491) (1747:1747:1747))
        (PORT d[2] (1189:1189:1189) (1421:1421:1421))
        (PORT d[3] (1658:1658:1658) (1980:1980:1980))
        (PORT d[4] (1341:1341:1341) (1580:1580:1580))
        (PORT d[5] (2040:2040:2040) (2407:2407:2407))
        (PORT d[6] (1320:1320:1320) (1566:1566:1566))
        (PORT d[7] (1573:1573:1573) (1810:1810:1810))
        (PORT d[8] (1645:1645:1645) (1975:1975:1975))
        (PORT d[9] (1252:1252:1252) (1489:1489:1489))
        (PORT d[10] (1727:1727:1727) (2039:2039:2039))
        (PORT d[11] (1799:1799:1799) (2127:2127:2127))
        (PORT d[12] (1562:1562:1562) (1832:1832:1832))
        (PORT clk (1933:1933:1933) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1701:1701:1701))
        (PORT clk (1933:1933:1933) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (2159:2159:2159))
        (PORT d[0] (1783:1783:1783) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1772:1772:1772))
        (PORT d[1] (2410:2410:2410) (2819:2819:2819))
        (PORT d[2] (1510:1510:1510) (1748:1748:1748))
        (PORT d[3] (1514:1514:1514) (1762:1762:1762))
        (PORT d[4] (2030:2030:2030) (2390:2390:2390))
        (PORT d[5] (2086:2086:2086) (2455:2455:2455))
        (PORT d[6] (1533:1533:1533) (1756:1756:1756))
        (PORT d[7] (1320:1320:1320) (1547:1547:1547))
        (PORT d[8] (1574:1574:1574) (1869:1869:1869))
        (PORT d[9] (1277:1277:1277) (1494:1494:1494))
        (PORT d[10] (1274:1274:1274) (1474:1474:1474))
        (PORT d[11] (1277:1277:1277) (1503:1503:1503))
        (PORT d[12] (1416:1416:1416) (1667:1667:1667))
        (PORT clk (1275:1275:1275) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (PORT d[0] (929:929:929) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1936:1936:1936))
        (PORT clk (1998:1998:1998) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1928:1928:1928))
        (PORT d[1] (1657:1657:1657) (1942:1942:1942))
        (PORT d[2] (1048:1048:1048) (1256:1256:1256))
        (PORT d[3] (1626:1626:1626) (1956:1956:1956))
        (PORT d[4] (1756:1756:1756) (2076:2076:2076))
        (PORT d[5] (1847:1847:1847) (2188:2188:2188))
        (PORT d[6] (2102:2102:2102) (2492:2492:2492))
        (PORT d[7] (2121:2121:2121) (2498:2498:2498))
        (PORT d[8] (2104:2104:2104) (2480:2480:2480))
        (PORT d[9] (1554:1554:1554) (1847:1847:1847))
        (PORT d[10] (1743:1743:1743) (2051:2051:2051))
        (PORT d[11] (1857:1857:1857) (2212:2212:2212))
        (PORT d[12] (1411:1411:1411) (1659:1659:1659))
        (PORT clk (1996:1996:1996) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1567:1567:1567))
        (PORT clk (1996:1996:1996) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2240:2240:2240))
        (PORT d[0] (1693:1693:1693) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2332:2332:2332))
        (PORT d[1] (2203:2203:2203) (2579:2579:2579))
        (PORT d[2] (1905:1905:1905) (2203:2203:2203))
        (PORT d[3] (1981:1981:1981) (2280:2280:2280))
        (PORT d[4] (1506:1506:1506) (1803:1803:1803))
        (PORT d[5] (1989:1989:1989) (2342:2342:2342))
        (PORT d[6] (1949:1949:1949) (2265:2265:2265))
        (PORT d[7] (1304:1304:1304) (1519:1519:1519))
        (PORT d[8] (1590:1590:1590) (1883:1883:1883))
        (PORT d[9] (1469:1469:1469) (1740:1740:1740))
        (PORT d[10] (1131:1131:1131) (1338:1338:1338))
        (PORT d[11] (1261:1261:1261) (1467:1467:1467))
        (PORT d[12] (1394:1394:1394) (1613:1613:1613))
        (PORT clk (1293:1293:1293) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (PORT d[0] (1082:1082:1082) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (2188:2188:2188))
        (PORT datab (1992:1992:1992) (2368:2368:2368))
        (PORT datac (446:446:446) (508:508:508))
        (PORT datad (516:516:516) (585:585:585))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1482:1482:1482))
        (PORT clk (1861:1861:1861) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2222:2222:2222))
        (PORT d[1] (1646:1646:1646) (1906:1906:1906))
        (PORT d[2] (1732:1732:1732) (2037:2037:2037))
        (PORT d[3] (1771:1771:1771) (2097:2097:2097))
        (PORT d[4] (1302:1302:1302) (1529:1529:1529))
        (PORT d[5] (1676:1676:1676) (1981:1981:1981))
        (PORT d[6] (1766:1766:1766) (2081:2081:2081))
        (PORT d[7] (2113:2113:2113) (2489:2489:2489))
        (PORT d[8] (1828:1828:1828) (2151:2151:2151))
        (PORT d[9] (1543:1543:1543) (1822:1822:1822))
        (PORT d[10] (1628:1628:1628) (1923:1923:1923))
        (PORT d[11] (1828:1828:1828) (2158:2158:2158))
        (PORT d[12] (1959:1959:1959) (2294:2294:2294))
        (PORT clk (1859:1859:1859) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1803:1803:1803))
        (PORT clk (1859:1859:1859) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (2058:2058:2058))
        (PORT d[0] (1875:1875:1875) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2327:2327:2327))
        (PORT d[1] (1747:1747:1747) (2030:2030:2030))
        (PORT d[2] (2872:2872:2872) (3395:3395:3395))
        (PORT d[3] (2277:2277:2277) (2687:2687:2687))
        (PORT d[4] (1478:1478:1478) (1756:1756:1756))
        (PORT d[5] (1616:1616:1616) (1915:1915:1915))
        (PORT d[6] (1918:1918:1918) (2205:2205:2205))
        (PORT d[7] (1961:1961:1961) (2287:2287:2287))
        (PORT d[8] (1562:1562:1562) (1843:1843:1843))
        (PORT d[9] (1759:1759:1759) (2077:2077:2077))
        (PORT d[10] (1572:1572:1572) (1863:1863:1863))
        (PORT d[11] (1656:1656:1656) (1959:1959:1959))
        (PORT d[12] (1591:1591:1591) (1866:1866:1866))
        (PORT clk (1259:1259:1259) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (PORT d[0] (1319:1319:1319) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1281:1281:1281))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1579:1579:1579))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1166:1166:1166) (1337:1337:1337))
        (PORT datad (1852:1852:1852) (2161:2161:2161))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2125:2125:2125))
        (PORT clk (2156:2156:2156) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2150:2150:2150))
        (PORT d[1] (1538:1538:1538) (1815:1815:1815))
        (PORT d[2] (1885:1885:1885) (2253:2253:2253))
        (PORT d[3] (1687:1687:1687) (2021:2021:2021))
        (PORT d[4] (1749:1749:1749) (2068:2068:2068))
        (PORT d[5] (2147:2147:2147) (2545:2545:2545))
        (PORT d[6] (1533:1533:1533) (1803:1803:1803))
        (PORT d[7] (2216:2216:2216) (2619:2619:2619))
        (PORT d[8] (1919:1919:1919) (2268:2268:2268))
        (PORT d[9] (1608:1608:1608) (1888:1888:1888))
        (PORT d[10] (2347:2347:2347) (2774:2774:2774))
        (PORT d[11] (2049:2049:2049) (2434:2434:2434))
        (PORT d[12] (1590:1590:1590) (1866:1866:1866))
        (PORT clk (2154:2154:2154) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1705:1705:1705))
        (PORT clk (2154:2154:2154) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2419:2419:2419))
        (PORT d[0] (1781:1781:1781) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2277:2277:2277))
        (PORT d[1] (2535:2535:2535) (2951:2951:2951))
        (PORT d[2] (2434:2434:2434) (2809:2809:2809))
        (PORT d[3] (2377:2377:2377) (2737:2737:2737))
        (PORT d[4] (1829:1829:1829) (2159:2159:2159))
        (PORT d[5] (1956:1956:1956) (2299:2299:2299))
        (PORT d[6] (1768:1768:1768) (2052:2052:2052))
        (PORT d[7] (1515:1515:1515) (1765:1765:1765))
        (PORT d[8] (1640:1640:1640) (1957:1957:1957))
        (PORT d[9] (1648:1648:1648) (1928:1928:1928))
        (PORT d[10] (1465:1465:1465) (1705:1705:1705))
        (PORT d[11] (1464:1464:1464) (1712:1712:1712))
        (PORT d[12] (1548:1548:1548) (1780:1780:1780))
        (PORT clk (1318:1318:1318) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1340:1340:1340))
        (PORT d[0] (1169:1169:1169) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1339:1339:1339))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1537:1537:1537))
        (PORT clk (1758:1758:1758) (1958:1958:1958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1659:1659:1659))
        (PORT d[1] (1115:1115:1115) (1300:1300:1300))
        (PORT d[2] (803:803:803) (970:970:970))
        (PORT d[3] (1259:1259:1259) (1519:1519:1519))
        (PORT d[4] (1139:1139:1139) (1326:1326:1326))
        (PORT d[5] (1115:1115:1115) (1309:1309:1309))
        (PORT d[6] (1490:1490:1490) (1783:1783:1783))
        (PORT d[7] (1600:1600:1600) (1908:1908:1908))
        (PORT d[8] (1429:1429:1429) (1713:1713:1713))
        (PORT d[9] (1192:1192:1192) (1404:1404:1404))
        (PORT d[10] (1662:1662:1662) (1935:1935:1935))
        (PORT d[11] (1450:1450:1450) (1730:1730:1730))
        (PORT d[12] (1331:1331:1331) (1563:1563:1563))
        (PORT clk (1756:1756:1756) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1246:1246:1246))
        (PORT clk (1756:1756:1756) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1958:1958:1958))
        (PORT d[0] (1441:1441:1441) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (953:953:953))
        (PORT d[1] (954:954:954) (1111:1111:1111))
        (PORT d[2] (958:958:958) (1123:1123:1123))
        (PORT d[3] (1071:1071:1071) (1237:1237:1237))
        (PORT d[4] (1245:1245:1245) (1437:1437:1437))
        (PORT d[5] (1605:1605:1605) (1902:1902:1902))
        (PORT d[6] (1010:1010:1010) (1173:1173:1173))
        (PORT d[7] (929:929:929) (1082:1082:1082))
        (PORT d[8] (881:881:881) (1009:1009:1009))
        (PORT d[9] (1051:1051:1051) (1236:1236:1236))
        (PORT d[10] (863:863:863) (1014:1014:1014))
        (PORT d[11] (944:944:944) (1104:1104:1104))
        (PORT d[12] (922:922:922) (1064:1064:1064))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (861:861:861) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1939:1939:1939))
        (PORT clk (1940:1940:1940) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1515:1515:1515))
        (PORT d[1] (1149:1149:1149) (1357:1357:1357))
        (PORT d[2] (1016:1016:1016) (1224:1224:1224))
        (PORT d[3] (1452:1452:1452) (1746:1746:1746))
        (PORT d[4] (1472:1472:1472) (1723:1723:1723))
        (PORT d[5] (2026:2026:2026) (2387:2387:2387))
        (PORT d[6] (1330:1330:1330) (1571:1571:1571))
        (PORT d[7] (1573:1573:1573) (1811:1811:1811))
        (PORT d[8] (1633:1633:1633) (1962:1962:1962))
        (PORT d[9] (1490:1490:1490) (1760:1760:1760))
        (PORT d[10] (1815:1815:1815) (2146:2146:2146))
        (PORT d[11] (1801:1801:1801) (2143:2143:2143))
        (PORT d[12] (1750:1750:1750) (2056:2056:2056))
        (PORT clk (1938:1938:1938) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1421:1421:1421))
        (PORT clk (1938:1938:1938) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2162:2162:2162))
        (PORT d[0] (1566:1566:1566) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1773:1773:1773))
        (PORT d[1] (2420:2420:2420) (2832:2832:2832))
        (PORT d[2] (1532:1532:1532) (1775:1775:1775))
        (PORT d[3] (1650:1650:1650) (1906:1906:1906))
        (PORT d[4] (2019:2019:2019) (2374:2374:2374))
        (PORT d[5] (1934:1934:1934) (2279:2279:2279))
        (PORT d[6] (1569:1569:1569) (1827:1827:1827))
        (PORT d[7] (1313:1313:1313) (1540:1540:1540))
        (PORT d[8] (1569:1569:1569) (1865:1865:1865))
        (PORT d[9] (1260:1260:1260) (1470:1470:1470))
        (PORT d[10] (1119:1119:1119) (1303:1303:1303))
        (PORT d[11] (1265:1265:1265) (1490:1490:1490))
        (PORT d[12] (1423:1423:1423) (1674:1674:1674))
        (PORT clk (1268:1268:1268) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (PORT d[0] (864:864:864) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2153:2153:2153))
        (PORT clk (2159:2159:2159) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2128:2128:2128))
        (PORT d[1] (1351:1351:1351) (1601:1601:1601))
        (PORT d[2] (1399:1399:1399) (1648:1648:1648))
        (PORT d[3] (1646:1646:1646) (1979:1979:1979))
        (PORT d[4] (1565:1565:1565) (1853:1853:1853))
        (PORT d[5] (1888:1888:1888) (2228:2228:2228))
        (PORT d[6] (2130:2130:2130) (2519:2519:2519))
        (PORT d[7] (2195:2195:2195) (2594:2594:2594))
        (PORT d[8] (1927:1927:1927) (2270:2270:2270))
        (PORT d[9] (1463:1463:1463) (1723:1723:1723))
        (PORT d[10] (2360:2360:2360) (2791:2791:2791))
        (PORT d[11] (1965:1965:1965) (2328:2328:2328))
        (PORT d[12] (1740:1740:1740) (2037:2037:2037))
        (PORT clk (2157:2157:2157) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1858:1858:1858))
        (PORT clk (2157:2157:2157) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2422:2422:2422))
        (PORT d[0] (1952:1952:1952) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2411:2411:2411))
        (PORT d[1] (2356:2356:2356) (2739:2739:2739))
        (PORT d[2] (2287:2287:2287) (2647:2647:2647))
        (PORT d[3] (2373:2373:2373) (2731:2731:2731))
        (PORT d[4] (1676:1676:1676) (2000:2000:2000))
        (PORT d[5] (1979:1979:1979) (2326:2326:2326))
        (PORT d[6] (1748:1748:1748) (2028:2028:2028))
        (PORT d[7] (1442:1442:1442) (1676:1676:1676))
        (PORT d[8] (1792:1792:1792) (2121:2121:2121))
        (PORT d[9] (1518:1518:1518) (1790:1790:1790))
        (PORT d[10] (1332:1332:1332) (1553:1553:1553))
        (PORT d[11] (1456:1456:1456) (1694:1694:1694))
        (PORT d[12] (1533:1533:1533) (1764:1764:1764))
        (PORT clk (1315:1315:1315) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1337:1337:1337))
        (PORT d[0] (1107:1107:1107) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (2182:2182:2182))
        (PORT datab (296:296:296) (341:341:341))
        (PORT datac (1971:1971:1971) (2342:2342:2342))
        (PORT datad (968:968:968) (1088:1088:1088))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (820:820:820))
        (PORT datab (1993:1993:1993) (2369:2369:2369))
        (PORT datac (813:813:813) (915:915:915))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (3093:3093:3093) (3556:3556:3556))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (1554:1554:1554) (1826:1826:1826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1255:1255:1255))
        (PORT clk (1686:1686:1686) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1204:1204:1204))
        (PORT d[1] (1413:1413:1413) (1656:1656:1656))
        (PORT d[2] (1102:1102:1102) (1270:1270:1270))
        (PORT d[3] (1217:1217:1217) (1460:1460:1460))
        (PORT d[4] (1156:1156:1156) (1370:1370:1370))
        (PORT d[5] (1389:1389:1389) (1640:1640:1640))
        (PORT d[6] (1665:1665:1665) (1960:1960:1960))
        (PORT d[7] (1704:1704:1704) (1995:1995:1995))
        (PORT d[8] (1334:1334:1334) (1615:1615:1615))
        (PORT d[9] (1243:1243:1243) (1477:1477:1477))
        (PORT d[10] (1390:1390:1390) (1645:1645:1645))
        (PORT d[11] (1233:1233:1233) (1467:1467:1467))
        (PORT d[12] (1334:1334:1334) (1592:1592:1592))
        (PORT clk (1684:1684:1684) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1326:1326:1326))
        (PORT clk (1684:1684:1684) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1869:1869:1869))
        (PORT d[0] (1503:1503:1503) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2526:2526:2526))
        (PORT d[1] (1794:1794:1794) (2080:2080:2080))
        (PORT d[2] (1483:1483:1483) (1715:1715:1715))
        (PORT d[3] (1633:1633:1633) (1870:1870:1870))
        (PORT d[4] (1055:1055:1055) (1257:1257:1257))
        (PORT d[5] (1513:1513:1513) (1792:1792:1792))
        (PORT d[6] (1637:1637:1637) (1875:1875:1875))
        (PORT d[7] (1173:1173:1173) (1375:1375:1375))
        (PORT d[8] (911:911:911) (1073:1073:1073))
        (PORT d[9] (1481:1481:1481) (1751:1751:1751))
        (PORT d[10] (1198:1198:1198) (1400:1400:1400))
        (PORT d[11] (927:927:927) (1097:1097:1097))
        (PORT d[12] (1094:1094:1094) (1273:1273:1273))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (949:949:949) (1069:1069:1069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (516:516:516) (604:604:604))
        (PORT clk (1579:1579:1579) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1436:1436:1436))
        (PORT d[1] (1385:1385:1385) (1627:1627:1627))
        (PORT d[2] (1111:1111:1111) (1286:1286:1286))
        (PORT d[3] (989:989:989) (1187:1187:1187))
        (PORT d[4] (965:965:965) (1153:1153:1153))
        (PORT d[5] (1203:1203:1203) (1425:1425:1425))
        (PORT d[6] (1574:1574:1574) (1871:1871:1871))
        (PORT d[7] (1516:1516:1516) (1779:1779:1779))
        (PORT d[8] (1513:1513:1513) (1819:1819:1819))
        (PORT d[9] (1382:1382:1382) (1613:1613:1613))
        (PORT d[10] (1567:1567:1567) (1863:1863:1863))
        (PORT d[11] (1210:1210:1210) (1444:1444:1444))
        (PORT d[12] (1511:1511:1511) (1790:1790:1790))
        (PORT clk (1577:1577:1577) (1741:1741:1741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1148:1148:1148))
        (PORT clk (1577:1577:1577) (1741:1741:1741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1743:1743:1743))
        (PORT d[0] (1365:1365:1365) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1744:1744:1744))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1744:1744:1744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1744:1744:1744))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1744:1744:1744))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1774:1774:1774))
        (PORT d[1] (1999:1999:1999) (2308:2308:2308))
        (PORT d[2] (1301:1301:1301) (1506:1506:1506))
        (PORT d[3] (1760:1760:1760) (2009:2009:2009))
        (PORT d[4] (853:853:853) (1024:1024:1024))
        (PORT d[5] (938:938:938) (1106:1106:1106))
        (PORT d[6] (1450:1450:1450) (1660:1660:1660))
        (PORT d[7] (1151:1151:1151) (1348:1348:1348))
        (PORT d[8] (870:870:870) (1036:1036:1036))
        (PORT d[9] (1844:1844:1844) (2165:2165:2165))
        (PORT d[10] (1223:1223:1223) (1419:1419:1419))
        (PORT d[11] (1024:1024:1024) (1218:1218:1218))
        (PORT d[12] (924:924:924) (1083:1083:1083))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT d[0] (782:782:782) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1514:1514:1514))
        (PORT clk (1729:1729:1729) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1692:1692:1692))
        (PORT d[1] (960:960:960) (1125:1125:1125))
        (PORT d[2] (955:955:955) (1137:1137:1137))
        (PORT d[3] (1272:1272:1272) (1533:1533:1533))
        (PORT d[4] (939:939:939) (1098:1098:1098))
        (PORT d[5] (1094:1094:1094) (1280:1280:1280))
        (PORT d[6] (1464:1464:1464) (1748:1748:1748))
        (PORT d[7] (1578:1578:1578) (1877:1877:1877))
        (PORT d[8] (1598:1598:1598) (1904:1904:1904))
        (PORT d[9] (1215:1215:1215) (1437:1437:1437))
        (PORT d[10] (1476:1476:1476) (1725:1725:1725))
        (PORT d[11] (1616:1616:1616) (1918:1918:1918))
        (PORT d[12] (1342:1342:1342) (1577:1577:1577))
        (PORT clk (1727:1727:1727) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1361:1361:1361))
        (PORT clk (1727:1727:1727) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1914:1914:1914))
        (PORT d[0] (1511:1511:1511) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (1112:1112:1112))
        (PORT d[1] (936:936:936) (1080:1080:1080))
        (PORT d[2] (805:805:805) (950:950:950))
        (PORT d[3] (939:939:939) (1097:1097:1097))
        (PORT d[4] (909:909:909) (1059:1059:1059))
        (PORT d[5] (767:767:767) (909:909:909))
        (PORT d[6] (1096:1096:1096) (1264:1264:1264))
        (PORT d[7] (911:911:911) (1070:1070:1070))
        (PORT d[8] (739:739:739) (852:852:852))
        (PORT d[9] (849:849:849) (971:971:971))
        (PORT d[10] (1052:1052:1052) (1212:1212:1212))
        (PORT d[11] (721:721:721) (826:826:826))
        (PORT d[12] (828:828:828) (943:943:943))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT d[0] (519:519:519) (566:566:566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1924:1924:1924))
        (PORT clk (1905:1905:1905) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1918:1918:1918))
        (PORT d[1] (1340:1340:1340) (1583:1583:1583))
        (PORT d[2] (1369:1369:1369) (1621:1621:1621))
        (PORT d[3] (1469:1469:1469) (1763:1763:1763))
        (PORT d[4] (1523:1523:1523) (1783:1783:1783))
        (PORT d[5] (1491:1491:1491) (1743:1743:1743))
        (PORT d[6] (1312:1312:1312) (1548:1548:1548))
        (PORT d[7] (1768:1768:1768) (2087:2087:2087))
        (PORT d[8] (1669:1669:1669) (2013:2013:2013))
        (PORT d[9] (1514:1514:1514) (1778:1778:1778))
        (PORT d[10] (1552:1552:1552) (1838:1838:1838))
        (PORT d[11] (1822:1822:1822) (2164:2164:2164))
        (PORT d[12] (1386:1386:1386) (1634:1634:1634))
        (PORT clk (1903:1903:1903) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1308:1308:1308))
        (PORT clk (1903:1903:1903) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (2126:2126:2126))
        (PORT d[0] (1465:1465:1465) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1556:1556:1556))
        (PORT d[1] (1325:1325:1325) (1534:1534:1534))
        (PORT d[2] (1327:1327:1327) (1539:1539:1539))
        (PORT d[3] (1710:1710:1710) (1978:1978:1978))
        (PORT d[4] (1455:1455:1455) (1673:1673:1673))
        (PORT d[5] (1270:1270:1270) (1479:1479:1479))
        (PORT d[6] (1359:1359:1359) (1564:1564:1564))
        (PORT d[7] (1101:1101:1101) (1285:1285:1285))
        (PORT d[8] (1514:1514:1514) (1775:1775:1775))
        (PORT d[9] (1105:1105:1105) (1306:1306:1306))
        (PORT d[10] (905:905:905) (1068:1068:1068))
        (PORT d[11] (1051:1051:1051) (1220:1220:1220))
        (PORT d[12] (1419:1419:1419) (1661:1661:1661))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (882:882:882) (998:998:998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (2182:2182:2182))
        (PORT datab (1989:1989:1989) (2363:2363:2363))
        (PORT datac (936:936:936) (1062:1062:1062))
        (PORT datad (504:504:504) (571:571:571))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1538:1538:1538))
        (PORT datab (1990:1990:1990) (2365:2365:2365))
        (PORT datac (1529:1529:1529) (1728:1728:1728))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1552:1552:1552) (1824:1824:1824))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (246:246:246))
        (PORT datab (153:153:153) (194:194:194))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (906:906:906) (1058:1058:1058))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (348:348:348) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (914:914:914))
        (PORT datac (2140:2140:2140) (2438:2438:2438))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (416:416:416))
        (PORT datab (362:362:362) (431:431:431))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (213:213:213))
        (PORT datab (235:235:235) (295:295:295))
        (PORT datac (318:318:318) (376:376:376))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (282:282:282))
        (PORT datab (310:310:310) (372:372:372))
        (PORT datac (333:333:333) (402:402:402))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (212:212:212))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (143:143:143) (192:192:192))
        (PORT datad (228:228:228) (279:279:279))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (461:461:461))
        (PORT datab (234:234:234) (295:295:295))
        (PORT datac (318:318:318) (376:376:376))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (394:394:394))
        (PORT datab (340:340:340) (411:411:411))
        (PORT datad (232:232:232) (283:283:283))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (281:281:281))
        (PORT datab (234:234:234) (290:290:290))
        (PORT datac (200:200:200) (245:245:245))
        (PORT datad (325:325:325) (380:380:380))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (307:307:307))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (205:205:205))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (226:226:226) (278:278:278))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (426:426:426))
        (PORT datad (299:299:299) (339:339:339))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (392:392:392))
        (PORT datab (166:166:166) (217:217:217))
        (PORT datad (343:343:343) (405:405:405))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (201:201:201))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (217:217:217) (263:263:263))
        (PORT datad (151:151:151) (192:192:192))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datac (310:310:310) (366:366:366))
        (PORT datad (342:342:342) (404:404:404))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (687:687:687))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (176:176:176) (204:204:204))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (161:161:161) (211:211:211))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (312:312:312) (369:369:369))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (144:144:144))
        (PORT datad (187:187:187) (218:218:218))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (229:229:229) (286:286:286))
        (PORT datac (316:316:316) (377:377:377))
        (PORT datad (211:211:211) (255:255:255))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (292:292:292))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (147:147:147) (196:196:196))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (211:211:211))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (247:247:247))
        (PORT datad (232:232:232) (283:283:283))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (241:241:241) (296:296:296))
        (PORT datac (545:545:545) (637:637:637))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (282:282:282))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (315:315:315) (376:376:376))
        (PORT datad (326:326:326) (383:383:383))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (293:293:293))
        (PORT datab (159:159:159) (209:209:209))
        (PORT datac (648:648:648) (753:753:753))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (300:300:300))
        (PORT datab (212:212:212) (265:265:265))
        (PORT datac (219:219:219) (268:268:268))
        (PORT datad (316:316:316) (373:373:373))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (555:555:555))
        (PORT datab (227:227:227) (281:281:281))
        (PORT datac (318:318:318) (379:379:379))
        (PORT datad (176:176:176) (203:203:203))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (214:214:214))
        (PORT datac (320:320:320) (376:376:376))
        (PORT datad (218:218:218) (269:269:269))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (401:401:401))
        (PORT datac (145:145:145) (188:188:188))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (269:269:269))
        (PORT datab (234:234:234) (292:292:292))
        (PORT datac (225:225:225) (277:277:277))
        (PORT datad (223:223:223) (271:271:271))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (274:274:274))
        (PORT datab (217:217:217) (275:275:275))
        (PORT datac (310:310:310) (368:368:368))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (398:398:398))
        (PORT datab (311:311:311) (372:372:372))
        (PORT datac (328:328:328) (386:386:386))
        (PORT datad (330:330:330) (392:392:392))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (357:357:357))
        (PORT datab (177:177:177) (218:218:218))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (739:739:739))
        (PORT datab (131:131:131) (169:169:169))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (316:316:316) (371:371:371))
        (PORT datad (209:209:209) (251:251:251))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (541:541:541) (627:627:627))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (690:690:690))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (230:230:230) (288:288:288))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (315:315:315) (364:364:364))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (545:545:545) (637:637:637))
        (PORT datad (233:233:233) (284:284:284))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (563:563:563))
        (PORT datab (340:340:340) (411:411:411))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (532:532:532))
        (PORT datab (130:130:130) (168:168:168))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (271:271:271))
        (PORT datad (339:339:339) (397:397:397))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (294:294:294))
        (PORT datab (322:322:322) (389:389:389))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (312:312:312))
        (PORT datab (128:128:128) (165:165:165))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (260:260:260))
        (PORT datad (327:327:327) (383:383:383))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (620:620:620))
        (PORT datab (338:338:338) (397:397:397))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (446:446:446))
        (PORT datab (127:127:127) (164:164:164))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (142:142:142) (189:189:189))
        (PORT datac (141:141:141) (182:182:182))
        (PORT datad (142:142:142) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (291:291:291))
        (PORT datab (228:228:228) (285:285:285))
        (PORT datac (147:147:147) (196:196:196))
        (PORT datad (223:223:223) (272:272:272))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (205:205:205))
        (PORT datab (159:159:159) (209:209:209))
        (PORT datac (146:146:146) (189:189:189))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (316:316:316))
        (PORT datab (333:333:333) (402:402:402))
        (PORT datac (356:356:356) (424:424:424))
        (PORT datad (345:345:345) (413:413:413))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (340:340:340))
        (PORT datab (192:192:192) (232:232:232))
        (PORT datac (176:176:176) (213:213:213))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (210:210:210))
        (PORT datab (349:349:349) (418:418:418))
        (PORT datac (215:215:215) (266:266:266))
        (PORT datad (217:217:217) (270:270:270))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (126:126:126) (162:162:162))
        (PORT datac (179:179:179) (214:214:214))
        (PORT datad (110:110:110) (138:138:138))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (694:694:694))
        (PORT datab (182:182:182) (218:218:218))
        (PORT datad (272:272:272) (307:307:307))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (293:293:293))
        (PORT datab (542:542:542) (637:637:637))
        (PORT datad (171:171:171) (195:195:195))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (902:902:902))
        (PORT datab (133:133:133) (171:171:171))
        (PORT datad (113:113:113) (137:137:137))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (751:751:751))
        (PORT datab (655:655:655) (763:763:763))
        (PORT datac (1067:1067:1067) (1235:1235:1235))
        (PORT datad (716:716:716) (838:838:838))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2635:2635:2635))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (999:999:999) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1126:1126:1126))
        (PORT clk (1400:1400:1400) (1514:1514:1514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1822:1822:1822))
        (PORT d[1] (1197:1197:1197) (1404:1404:1404))
        (PORT d[2] (1427:1427:1427) (1687:1687:1687))
        (PORT d[3] (1202:1202:1202) (1428:1428:1428))
        (PORT d[4] (1176:1176:1176) (1390:1390:1390))
        (PORT d[5] (1298:1298:1298) (1532:1532:1532))
        (PORT d[6] (1232:1232:1232) (1466:1466:1466))
        (PORT d[7] (1466:1466:1466) (1733:1733:1733))
        (PORT d[8] (1438:1438:1438) (1700:1700:1700))
        (PORT d[9] (1383:1383:1383) (1611:1611:1611))
        (PORT d[10] (1296:1296:1296) (1530:1530:1530))
        (PORT d[11] (1270:1270:1270) (1505:1505:1505))
        (PORT d[12] (2075:2075:2075) (2443:2443:2443))
        (PORT clk (1398:1398:1398) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1364:1364:1364))
        (PORT clk (1398:1398:1398) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1514:1514:1514))
        (PORT d[0] (1526:1526:1526) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1881:1881:1881))
        (PORT d[1] (1685:1685:1685) (1941:1941:1941))
        (PORT d[2] (2282:2282:2282) (2700:2700:2700))
        (PORT d[3] (1815:1815:1815) (2137:2137:2137))
        (PORT d[4] (1445:1445:1445) (1715:1715:1715))
        (PORT d[5] (1490:1490:1490) (1737:1737:1737))
        (PORT d[6] (2094:2094:2094) (2446:2446:2446))
        (PORT d[7] (1577:1577:1577) (1846:1846:1846))
        (PORT d[8] (1330:1330:1330) (1566:1566:1566))
        (PORT d[9] (1552:1552:1552) (1838:1838:1838))
        (PORT d[10] (1620:1620:1620) (1884:1884:1884))
        (PORT d[11] (1451:1451:1451) (1710:1710:1710))
        (PORT d[12] (1371:1371:1371) (1613:1613:1613))
        (PORT clk (1256:1256:1256) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1279:1279:1279))
        (PORT d[0] (1129:1129:1129) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1113:1113:1113))
        (PORT clk (1462:1462:1462) (1591:1591:1591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (2015:2015:2015))
        (PORT d[1] (1159:1159:1159) (1351:1351:1351))
        (PORT d[2] (1415:1415:1415) (1671:1671:1671))
        (PORT d[3] (1173:1173:1173) (1393:1393:1393))
        (PORT d[4] (1297:1297:1297) (1517:1517:1517))
        (PORT d[5] (1417:1417:1417) (1656:1656:1656))
        (PORT d[6] (1190:1190:1190) (1408:1408:1408))
        (PORT d[7] (1629:1629:1629) (1915:1915:1915))
        (PORT d[8] (1634:1634:1634) (1926:1926:1926))
        (PORT d[9] (1741:1741:1741) (2030:2030:2030))
        (PORT d[10] (1397:1397:1397) (1643:1643:1643))
        (PORT d[11] (1251:1251:1251) (1488:1488:1488))
        (PORT d[12] (1701:1701:1701) (2012:2012:2012))
        (PORT clk (1460:1460:1460) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1325:1325:1325))
        (PORT clk (1460:1460:1460) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1591:1591:1591))
        (PORT d[0] (1314:1314:1314) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1592:1592:1592))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1592:1592:1592))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1592:1592:1592))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1833:1833:1833))
        (PORT d[1] (1667:1667:1667) (1930:1930:1930))
        (PORT d[2] (2471:2471:2471) (2923:2923:2923))
        (PORT d[3] (1998:1998:1998) (2345:2345:2345))
        (PORT d[4] (1409:1409:1409) (1662:1662:1662))
        (PORT d[5] (1349:1349:1349) (1597:1597:1597))
        (PORT d[6] (2114:2114:2114) (2469:2469:2469))
        (PORT d[7] (1589:1589:1589) (1861:1861:1861))
        (PORT d[8] (1462:1462:1462) (1703:1703:1703))
        (PORT d[9] (1718:1718:1718) (2023:2023:2023))
        (PORT d[10] (1534:1534:1534) (1809:1809:1809))
        (PORT d[11] (1436:1436:1436) (1702:1702:1702))
        (PORT d[12] (1355:1355:1355) (1591:1591:1591))
        (PORT clk (1275:1275:1275) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1298:1298:1298))
        (PORT d[0] (1153:1153:1153) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (931:931:931))
        (PORT clk (1389:1389:1389) (1526:1526:1526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1536:1536:1536))
        (PORT d[1] (1220:1220:1220) (1393:1393:1393))
        (PORT d[2] (1144:1144:1144) (1371:1371:1371))
        (PORT d[3] (1347:1347:1347) (1595:1595:1595))
        (PORT d[4] (1352:1352:1352) (1600:1600:1600))
        (PORT d[5] (1419:1419:1419) (1662:1662:1662))
        (PORT d[6] (1166:1166:1166) (1396:1396:1396))
        (PORT d[7] (1236:1236:1236) (1462:1462:1462))
        (PORT d[8] (1374:1374:1374) (1610:1610:1610))
        (PORT d[9] (1257:1257:1257) (1478:1478:1478))
        (PORT d[10] (1183:1183:1183) (1408:1408:1408))
        (PORT d[11] (1158:1158:1158) (1389:1389:1389))
        (PORT d[12] (1203:1203:1203) (1410:1410:1410))
        (PORT clk (1387:1387:1387) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1063:1063:1063))
        (PORT clk (1387:1387:1387) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1526:1526:1526))
        (PORT d[0] (1260:1260:1260) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1638:1638:1638))
        (PORT d[1] (1609:1609:1609) (1827:1827:1827))
        (PORT d[2] (2259:2259:2259) (2662:2662:2662))
        (PORT d[3] (1432:1432:1432) (1702:1702:1702))
        (PORT d[4] (1092:1092:1092) (1285:1285:1285))
        (PORT d[5] (1333:1333:1333) (1565:1565:1565))
        (PORT d[6] (1494:1494:1494) (1692:1692:1692))
        (PORT d[7] (1459:1459:1459) (1703:1703:1703))
        (PORT d[8] (1369:1369:1369) (1610:1610:1610))
        (PORT d[9] (1293:1293:1293) (1534:1534:1534))
        (PORT d[10] (1375:1375:1375) (1610:1610:1610))
        (PORT d[11] (1231:1231:1231) (1460:1460:1460))
        (PORT d[12] (1163:1163:1163) (1361:1361:1361))
        (PORT clk (1240:1240:1240) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1263:1263:1263))
        (PORT d[0] (1088:1088:1088) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1262:1262:1262))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (2156:2156:2156))
        (PORT datab (1967:1967:1967) (2294:2294:2294))
        (PORT datac (1090:1090:1090) (1257:1257:1257))
        (PORT datad (647:647:647) (736:736:736))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1498:1498:1498))
        (PORT clk (1235:1235:1235) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1455:1455:1455))
        (PORT d[1] (1341:1341:1341) (1556:1556:1556))
        (PORT d[2] (1559:1559:1559) (1841:1841:1841))
        (PORT d[3] (1232:1232:1232) (1466:1466:1466))
        (PORT d[4] (1191:1191:1191) (1406:1406:1406))
        (PORT d[5] (1687:1687:1687) (1979:1979:1979))
        (PORT d[6] (1411:1411:1411) (1674:1674:1674))
        (PORT d[7] (1665:1665:1665) (1955:1955:1955))
        (PORT d[8] (1621:1621:1621) (1909:1909:1909))
        (PORT d[9] (1557:1557:1557) (1829:1829:1829))
        (PORT d[10] (1603:1603:1603) (1895:1895:1895))
        (PORT d[11] (1516:1516:1516) (1796:1796:1796))
        (PORT d[12] (1602:1602:1602) (1868:1868:1868))
        (PORT clk (1233:1233:1233) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1432:1432:1432))
        (PORT clk (1233:1233:1233) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1325:1325:1325))
        (PORT d[0] (1552:1552:1552) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2112:2112:2112))
        (PORT d[1] (1888:1888:1888) (2186:2186:2186))
        (PORT d[2] (2059:2059:2059) (2427:2427:2427))
        (PORT d[3] (1658:1658:1658) (1966:1966:1966))
        (PORT d[4] (1463:1463:1463) (1733:1733:1733))
        (PORT d[5] (1702:1702:1702) (1997:1997:1997))
        (PORT d[6] (2505:2505:2505) (2920:2920:2920))
        (PORT d[7] (1734:1734:1734) (2029:2029:2029))
        (PORT d[8] (1646:1646:1646) (1925:1925:1925))
        (PORT d[9] (1716:1716:1716) (2020:2020:2020))
        (PORT d[10] (1690:1690:1690) (1981:1981:1981))
        (PORT d[11] (1772:1772:1772) (2087:2087:2087))
        (PORT d[12] (1708:1708:1708) (1988:1988:1988))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT d[0] (1226:1226:1226) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1116:1116:1116))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2544:2544:2544) (2983:2983:2983))
        (PORT datad (1402:1402:1402) (1601:1601:1601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1313:1313:1313))
        (PORT clk (1403:1403:1403) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1660:1660:1660))
        (PORT d[1] (1316:1316:1316) (1526:1526:1526))
        (PORT d[2] (1548:1548:1548) (1847:1847:1847))
        (PORT d[3] (1312:1312:1312) (1539:1539:1539))
        (PORT d[4] (1174:1174:1174) (1390:1390:1390))
        (PORT d[5] (1288:1288:1288) (1517:1517:1517))
        (PORT d[6] (1233:1233:1233) (1467:1467:1467))
        (PORT d[7] (1461:1461:1461) (1718:1718:1718))
        (PORT d[8] (1566:1566:1566) (1846:1846:1846))
        (PORT d[9] (1548:1548:1548) (1814:1814:1814))
        (PORT d[10] (1479:1479:1479) (1741:1741:1741))
        (PORT d[11] (1284:1284:1284) (1525:1525:1525))
        (PORT d[12] (2057:2057:2057) (2421:2421:2421))
        (PORT clk (1401:1401:1401) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1428:1428:1428))
        (PORT clk (1401:1401:1401) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1518:1518:1518))
        (PORT d[0] (1578:1578:1578) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1856:1856:1856))
        (PORT d[1] (1695:1695:1695) (1956:1956:1956))
        (PORT d[2] (2281:2281:2281) (2699:2699:2699))
        (PORT d[3] (1786:1786:1786) (2109:2109:2109))
        (PORT d[4] (1282:1282:1282) (1518:1518:1518))
        (PORT d[5] (1391:1391:1391) (1647:1647:1647))
        (PORT d[6] (2092:2092:2092) (2441:2441:2441))
        (PORT d[7] (1553:1553:1553) (1822:1822:1822))
        (PORT d[8] (1329:1329:1329) (1565:1565:1565))
        (PORT d[9] (1546:1546:1546) (1830:1830:1830))
        (PORT d[10] (1475:1475:1475) (1721:1721:1721))
        (PORT d[11] (1413:1413:1413) (1667:1667:1667))
        (PORT d[12] (1516:1516:1516) (1767:1767:1767))
        (PORT clk (1250:1250:1250) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1272:1272:1272))
        (PORT d[0] (1306:1306:1306) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1271:1271:1271))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1110:1110:1110))
        (PORT clk (1433:1433:1433) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1694:1694:1694))
        (PORT d[1] (1303:1303:1303) (1496:1496:1496))
        (PORT d[2] (1286:1286:1286) (1532:1532:1532))
        (PORT d[3] (1293:1293:1293) (1520:1520:1520))
        (PORT d[4] (1174:1174:1174) (1385:1385:1385))
        (PORT d[5] (1401:1401:1401) (1638:1638:1638))
        (PORT d[6] (1211:1211:1211) (1438:1438:1438))
        (PORT d[7] (1476:1476:1476) (1748:1748:1748))
        (PORT d[8] (1402:1402:1402) (1656:1656:1656))
        (PORT d[9] (1722:1722:1722) (2007:2007:2007))
        (PORT d[10] (1414:1414:1414) (1664:1664:1664))
        (PORT d[11] (1263:1263:1263) (1498:1498:1498))
        (PORT d[12] (2063:2063:2063) (2424:2424:2424))
        (PORT clk (1431:1431:1431) (1547:1547:1547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1498:1498:1498))
        (PORT clk (1431:1431:1431) (1547:1547:1547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1549:1549:1549))
        (PORT d[0] (1474:1474:1474) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1550:1550:1550))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1846:1846:1846))
        (PORT d[1] (1516:1516:1516) (1756:1756:1756))
        (PORT d[2] (2434:2434:2434) (2873:2873:2873))
        (PORT d[3] (1826:1826:1826) (2159:2159:2159))
        (PORT d[4] (1433:1433:1433) (1699:1699:1699))
        (PORT d[5] (1348:1348:1348) (1597:1597:1597))
        (PORT d[6] (1946:1946:1946) (2278:2278:2278))
        (PORT d[7] (1577:1577:1577) (1846:1846:1846))
        (PORT d[8] (1509:1509:1509) (1773:1773:1773))
        (PORT d[9] (1553:1553:1553) (1838:1838:1838))
        (PORT d[10] (1511:1511:1511) (1778:1778:1778))
        (PORT d[11] (1326:1326:1326) (1569:1569:1569))
        (PORT d[12] (1432:1432:1432) (1685:1685:1685))
        (PORT clk (1263:1263:1263) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1286:1286:1286))
        (PORT d[0] (1157:1157:1157) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1285:1285:1285))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (948:948:948))
        (PORT clk (1486:1486:1486) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (1011:1011:1011))
        (PORT d[1] (1106:1106:1106) (1269:1269:1269))
        (PORT d[2] (1087:1087:1087) (1294:1294:1294))
        (PORT d[3] (968:968:968) (1145:1145:1145))
        (PORT d[4] (1175:1175:1175) (1392:1392:1392))
        (PORT d[5] (1324:1324:1324) (1537:1537:1537))
        (PORT d[6] (990:990:990) (1183:1183:1183))
        (PORT d[7] (1397:1397:1397) (1639:1639:1639))
        (PORT d[8] (1219:1219:1219) (1447:1447:1447))
        (PORT d[9] (1262:1262:1262) (1485:1485:1485))
        (PORT d[10] (1154:1154:1154) (1370:1370:1370))
        (PORT d[11] (946:946:946) (1142:1142:1142))
        (PORT d[12] (1436:1436:1436) (1652:1652:1652))
        (PORT clk (1484:1484:1484) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (1056:1056:1056))
        (PORT clk (1484:1484:1484) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1620:1620:1620))
        (PORT d[0] (1252:1252:1252) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1789:1789:1789))
        (PORT d[1] (1433:1433:1433) (1640:1640:1640))
        (PORT d[2] (2440:2440:2440) (2865:2865:2865))
        (PORT d[3] (1406:1406:1406) (1662:1662:1662))
        (PORT d[4] (1530:1530:1530) (1777:1777:1777))
        (PORT d[5] (1155:1155:1155) (1364:1364:1364))
        (PORT d[6] (1259:1259:1259) (1436:1436:1436))
        (PORT d[7] (1279:1279:1279) (1493:1493:1493))
        (PORT d[8] (1381:1381:1381) (1620:1620:1620))
        (PORT d[9] (1449:1449:1449) (1711:1711:1711))
        (PORT d[10] (1308:1308:1308) (1539:1539:1539))
        (PORT d[11] (1103:1103:1103) (1302:1302:1302))
        (PORT d[12] (1164:1164:1164) (1363:1363:1363))
        (PORT clk (1254:1254:1254) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (PORT d[0] (1058:1058:1058) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (2158:2158:2158))
        (PORT datab (1972:1972:1972) (2299:2299:2299))
        (PORT datac (1227:1227:1227) (1411:1411:1411))
        (PORT datad (502:502:502) (571:571:571))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1513:1513:1513))
        (PORT clk (1325:1325:1325) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1574:1574:1574))
        (PORT d[1] (1343:1343:1343) (1564:1564:1564))
        (PORT d[2] (1523:1523:1523) (1816:1816:1816))
        (PORT d[3] (1221:1221:1221) (1451:1451:1451))
        (PORT d[4] (1352:1352:1352) (1594:1594:1594))
        (PORT d[5] (1641:1641:1641) (1920:1920:1920))
        (PORT d[6] (1407:1407:1407) (1671:1671:1671))
        (PORT d[7] (1595:1595:1595) (1861:1861:1861))
        (PORT d[8] (1778:1778:1778) (2086:2086:2086))
        (PORT d[9] (1542:1542:1542) (1804:1804:1804))
        (PORT d[10] (1688:1688:1688) (1993:1993:1993))
        (PORT d[11] (1549:1549:1549) (1839:1839:1839))
        (PORT d[12] (1412:1412:1412) (1650:1650:1650))
        (PORT clk (1323:1323:1323) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1585:1585:1585))
        (PORT clk (1323:1323:1323) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1433:1433:1433))
        (PORT d[0] (1719:1719:1719) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1859:1859:1859))
        (PORT d[1] (1530:1530:1530) (1765:1765:1765))
        (PORT d[2] (2267:2267:2267) (2680:2680:2680))
        (PORT d[3] (1666:1666:1666) (1983:1983:1983))
        (PORT d[4] (1463:1463:1463) (1729:1729:1729))
        (PORT d[5] (1389:1389:1389) (1644:1644:1644))
        (PORT d[6] (1953:1953:1953) (2285:2285:2285))
        (PORT d[7] (1885:1885:1885) (2203:2203:2203))
        (PORT d[8] (1467:1467:1467) (1713:1713:1713))
        (PORT d[9] (1904:1904:1904) (2238:2238:2238))
        (PORT d[10] (1699:1699:1699) (1993:1993:1993))
        (PORT d[11] (1629:1629:1629) (1934:1934:1934))
        (PORT d[12] (1427:1427:1427) (1662:1662:1662))
        (PORT clk (1275:1275:1275) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1298:1298:1298))
        (PORT d[0] (1205:1205:1205) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1297:1297:1297))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (994:994:994))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2543:2543:2543) (2982:2982:2982))
        (PORT datad (1120:1120:1120) (1292:1292:1292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2585:2585:2585) (3043:3043:3043))
        (PORT datad (3202:3202:3202) (3723:3723:3723))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1259:1259:1259))
        (PORT clk (1537:1537:1537) (1694:1694:1694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1815:1815:1815))
        (PORT d[1] (1118:1118:1118) (1298:1298:1298))
        (PORT d[2] (1525:1525:1525) (1807:1807:1807))
        (PORT d[3] (1199:1199:1199) (1417:1417:1417))
        (PORT d[4] (1533:1533:1533) (1802:1802:1802))
        (PORT d[5] (1668:1668:1668) (1950:1950:1950))
        (PORT d[6] (1241:1241:1241) (1480:1480:1480))
        (PORT d[7] (1816:1816:1816) (2131:2131:2131))
        (PORT d[8] (1822:1822:1822) (2141:2141:2141))
        (PORT d[9] (1500:1500:1500) (1744:1744:1744))
        (PORT d[10] (1218:1218:1218) (1434:1434:1434))
        (PORT d[11] (1397:1397:1397) (1654:1654:1654))
        (PORT d[12] (1853:1853:1853) (2186:2186:2186))
        (PORT clk (1535:1535:1535) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1314:1314:1314))
        (PORT clk (1535:1535:1535) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1694:1694:1694))
        (PORT d[0] (1484:1484:1484) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1890:1890:1890))
        (PORT d[1] (1842:1842:1842) (2126:2126:2126))
        (PORT d[2] (2642:2642:2642) (3112:3112:3112))
        (PORT d[3] (1664:1664:1664) (1972:1972:1972))
        (PORT d[4] (1121:1121:1121) (1346:1346:1346))
        (PORT d[5] (1144:1144:1144) (1352:1352:1352))
        (PORT d[6] (2298:2298:2298) (2682:2682:2682))
        (PORT d[7] (1583:1583:1583) (1855:1855:1855))
        (PORT d[8] (1295:1295:1295) (1518:1518:1518))
        (PORT d[9] (1745:1745:1745) (2065:2065:2065))
        (PORT d[10] (1679:1679:1679) (1978:1978:1978))
        (PORT d[11] (1395:1395:1395) (1648:1648:1648))
        (PORT d[12] (1192:1192:1192) (1397:1397:1397))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (1114:1114:1114) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (997:997:997))
        (PORT clk (1608:1608:1608) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (645:645:645) (748:748:748))
        (PORT d[1] (1403:1403:1403) (1644:1644:1644))
        (PORT d[2] (814:814:814) (945:945:945))
        (PORT d[3] (1345:1345:1345) (1591:1591:1591))
        (PORT d[4] (832:832:832) (955:955:955))
        (PORT d[5] (1100:1100:1100) (1261:1261:1261))
        (PORT d[6] (1195:1195:1195) (1422:1422:1422))
        (PORT d[7] (1541:1541:1541) (1813:1813:1813))
        (PORT d[8] (1704:1704:1704) (2035:2035:2035))
        (PORT d[9] (1102:1102:1102) (1265:1265:1265))
        (PORT d[10] (1350:1350:1350) (1600:1600:1600))
        (PORT d[11] (1397:1397:1397) (1644:1644:1644))
        (PORT d[12] (1204:1204:1204) (1387:1387:1387))
        (PORT clk (1606:1606:1606) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1049:1049:1049))
        (PORT clk (1606:1606:1606) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1785:1785:1785))
        (PORT d[0] (1297:1297:1297) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (2164:2164:2164))
        (PORT d[1] (967:967:967) (1116:1116:1116))
        (PORT d[2] (1279:1279:1279) (1481:1481:1481))
        (PORT d[3] (1979:1979:1979) (2257:2257:2257))
        (PORT d[4] (988:988:988) (1161:1161:1161))
        (PORT d[5] (1078:1078:1078) (1266:1266:1266))
        (PORT d[6] (1255:1255:1255) (1430:1430:1430))
        (PORT d[7] (1340:1340:1340) (1564:1564:1564))
        (PORT d[8] (929:929:929) (1104:1104:1104))
        (PORT d[9] (1665:1665:1665) (1965:1965:1965))
        (PORT d[10] (1504:1504:1504) (1744:1744:1744))
        (PORT d[11] (923:923:923) (1091:1091:1091))
        (PORT d[12] (1102:1102:1102) (1290:1290:1290))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (826:826:826) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (1057:1057:1057))
        (PORT clk (1697:1697:1697) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1507:1507:1507))
        (PORT d[1] (755:755:755) (888:888:888))
        (PORT d[2] (781:781:781) (932:932:932))
        (PORT d[3] (798:798:798) (946:946:946))
        (PORT d[4] (910:910:910) (1058:1058:1058))
        (PORT d[5] (888:888:888) (1035:1035:1035))
        (PORT d[6] (1647:1647:1647) (1957:1957:1957))
        (PORT d[7] (693:693:693) (814:814:814))
        (PORT d[8] (1588:1588:1588) (1894:1894:1894))
        (PORT d[9] (877:877:877) (1022:1022:1022))
        (PORT d[10] (1283:1283:1283) (1500:1500:1500))
        (PORT d[11] (1824:1824:1824) (2157:2157:2157))
        (PORT d[12] (752:752:752) (885:885:885))
        (PORT clk (1695:1695:1695) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (943:943:943))
        (PORT clk (1695:1695:1695) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1893:1893:1893))
        (PORT d[0] (1157:1157:1157) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (588:588:588) (692:692:692))
        (PORT d[1] (584:584:584) (694:694:694))
        (PORT d[2] (598:598:598) (708:708:708))
        (PORT d[3] (579:579:579) (680:680:680))
        (PORT d[4] (705:705:705) (823:823:823))
        (PORT d[5] (550:550:550) (654:654:654))
        (PORT d[6] (1092:1092:1092) (1258:1258:1258))
        (PORT d[7] (552:552:552) (636:636:636))
        (PORT d[8] (733:733:733) (845:845:845))
        (PORT d[9] (844:844:844) (976:976:976))
        (PORT d[10] (544:544:544) (625:625:625))
        (PORT d[11] (555:555:555) (639:639:639))
        (PORT d[12] (560:560:560) (651:651:651))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (343:343:343) (373:373:373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (2111:2111:2111))
        (PORT datab (533:533:533) (620:620:620))
        (PORT datac (780:780:780) (862:862:862))
        (PORT datad (2542:2542:2542) (2986:2986:2986))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (1040:1040:1040))
        (PORT clk (1632:1632:1632) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1777:1777:1777))
        (PORT d[1] (1472:1472:1472) (1709:1709:1709))
        (PORT d[2] (1633:1633:1633) (1936:1936:1936))
        (PORT d[3] (1298:1298:1298) (1544:1544:1544))
        (PORT d[4] (1759:1759:1759) (2067:2067:2067))
        (PORT d[5] (1698:1698:1698) (2003:2003:2003))
        (PORT d[6] (1608:1608:1608) (1909:1909:1909))
        (PORT d[7] (1716:1716:1716) (2024:2024:2024))
        (PORT d[8] (1465:1465:1465) (1735:1735:1735))
        (PORT d[9] (1375:1375:1375) (1636:1636:1636))
        (PORT d[10] (1708:1708:1708) (1984:1984:1984))
        (PORT d[11] (1648:1648:1648) (1942:1942:1942))
        (PORT d[12] (1607:1607:1607) (1897:1897:1897))
        (PORT clk (1630:1630:1630) (1794:1794:1794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1459:1459:1459))
        (PORT clk (1630:1630:1630) (1794:1794:1794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1796:1796:1796))
        (PORT d[0] (1589:1589:1589) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (2024:2024:2024))
        (PORT d[1] (1705:1705:1705) (1977:1977:1977))
        (PORT d[2] (2498:2498:2498) (2954:2954:2954))
        (PORT d[3] (1854:1854:1854) (2185:2185:2185))
        (PORT d[4] (1291:1291:1291) (1544:1544:1544))
        (PORT d[5] (1577:1577:1577) (1860:1860:1860))
        (PORT d[6] (1891:1891:1891) (2172:2172:2172))
        (PORT d[7] (1566:1566:1566) (1836:1836:1836))
        (PORT d[8] (1302:1302:1302) (1531:1531:1531))
        (PORT d[9] (1534:1534:1534) (1810:1810:1810))
        (PORT d[10] (1430:1430:1430) (1686:1686:1686))
        (PORT d[11] (1243:1243:1243) (1472:1472:1472))
        (PORT d[12] (1380:1380:1380) (1617:1617:1617))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (1165:1165:1165) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (986:986:986))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1246:1246:1246) (1436:1436:1436))
        (PORT datad (1746:1746:1746) (2080:2080:2080))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1137:1137:1137))
        (PORT clk (1335:1335:1335) (1466:1466:1466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1329:1329:1329))
        (PORT d[1] (1387:1387:1387) (1629:1629:1629))
        (PORT d[2] (1484:1484:1484) (1754:1754:1754))
        (PORT d[3] (1149:1149:1149) (1371:1371:1371))
        (PORT d[4] (959:959:959) (1121:1121:1121))
        (PORT d[5] (1249:1249:1249) (1471:1471:1471))
        (PORT d[6] (1215:1215:1215) (1451:1451:1451))
        (PORT d[7] (1425:1425:1425) (1688:1688:1688))
        (PORT d[8] (1479:1479:1479) (1758:1758:1758))
        (PORT d[9] (1282:1282:1282) (1512:1512:1512))
        (PORT d[10] (1353:1353:1353) (1601:1601:1601))
        (PORT d[11] (1436:1436:1436) (1683:1683:1683))
        (PORT d[12] (1206:1206:1206) (1419:1419:1419))
        (PORT clk (1333:1333:1333) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1178:1178:1178))
        (PORT clk (1333:1333:1333) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1466:1466:1466))
        (PORT d[0] (1207:1207:1207) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2288:2288:2288))
        (PORT d[1] (1948:1948:1948) (2274:2274:2274))
        (PORT d[2] (2050:2050:2050) (2419:2419:2419))
        (PORT d[3] (1623:1623:1623) (1917:1917:1917))
        (PORT d[4] (1945:1945:1945) (2259:2259:2259))
        (PORT d[5] (1140:1140:1140) (1355:1355:1355))
        (PORT d[6] (2048:2048:2048) (2391:2391:2391))
        (PORT d[7] (1682:1682:1682) (1962:1962:1962))
        (PORT d[8] (1400:1400:1400) (1660:1660:1660))
        (PORT d[9] (1472:1472:1472) (1719:1719:1719))
        (PORT d[10] (1561:1561:1561) (1818:1818:1818))
        (PORT d[11] (1414:1414:1414) (1678:1678:1678))
        (PORT d[12] (1155:1155:1155) (1352:1352:1352))
        (PORT clk (1270:1270:1270) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (PORT d[0] (1030:1030:1030) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1294:1294:1294))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (937:937:937))
        (PORT clk (1464:1464:1464) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (1025:1025:1025))
        (PORT d[1] (1128:1128:1128) (1300:1300:1300))
        (PORT d[2] (1122:1122:1122) (1347:1347:1347))
        (PORT d[3] (952:952:952) (1138:1138:1138))
        (PORT d[4] (1370:1370:1370) (1619:1619:1619))
        (PORT d[5] (1330:1330:1330) (1544:1544:1544))
        (PORT d[6] (1396:1396:1396) (1663:1663:1663))
        (PORT d[7] (1245:1245:1245) (1468:1468:1468))
        (PORT d[8] (1217:1217:1217) (1442:1442:1442))
        (PORT d[9] (1251:1251:1251) (1472:1472:1472))
        (PORT d[10] (1107:1107:1107) (1314:1314:1314))
        (PORT d[11] (957:957:957) (1155:1155:1155))
        (PORT d[12] (1359:1359:1359) (1585:1585:1585))
        (PORT clk (1462:1462:1462) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1236:1236:1236))
        (PORT clk (1462:1462:1462) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1600:1600:1600))
        (PORT d[0] (1414:1414:1414) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1989:1989:1989))
        (PORT d[1] (2086:2086:2086) (2418:2418:2418))
        (PORT d[2] (2404:2404:2404) (2817:2817:2817))
        (PORT d[3] (1408:1408:1408) (1668:1668:1668))
        (PORT d[4] (1393:1393:1393) (1621:1621:1621))
        (PORT d[5] (1315:1315:1315) (1548:1548:1548))
        (PORT d[6] (1433:1433:1433) (1638:1638:1638))
        (PORT d[7] (1429:1429:1429) (1654:1654:1654))
        (PORT d[8] (1374:1374:1374) (1612:1612:1612))
        (PORT d[9] (1458:1458:1458) (1719:1719:1719))
        (PORT d[10] (1286:1286:1286) (1511:1511:1511))
        (PORT d[11] (1241:1241:1241) (1474:1474:1474))
        (PORT d[12] (1146:1146:1146) (1342:1342:1342))
        (PORT clk (1247:1247:1247) (1270:1270:1270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (PORT d[0] (1019:1019:1019) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1269:1269:1269))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (791:791:791))
        (PORT datab (526:526:526) (611:611:611))
        (PORT datac (2544:2544:2544) (2983:2983:2983))
        (PORT datad (1804:1804:1804) (2130:2130:2130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (925:925:925))
        (PORT clk (1409:1409:1409) (1551:1551:1551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1340:1340:1340))
        (PORT d[1] (929:929:929) (1063:1063:1063))
        (PORT d[2] (1124:1124:1124) (1346:1346:1346))
        (PORT d[3] (1133:1133:1133) (1347:1347:1347))
        (PORT d[4] (1370:1370:1370) (1618:1618:1618))
        (PORT d[5] (1331:1331:1331) (1544:1544:1544))
        (PORT d[6] (1225:1225:1225) (1465:1465:1465))
        (PORT d[7] (1224:1224:1224) (1436:1436:1436))
        (PORT d[8] (1224:1224:1224) (1450:1450:1450))
        (PORT d[9] (1245:1245:1245) (1467:1467:1467))
        (PORT d[10] (1279:1279:1279) (1506:1506:1506))
        (PORT d[11] (1127:1127:1127) (1351:1351:1351))
        (PORT d[12] (1366:1366:1366) (1597:1597:1597))
        (PORT clk (1407:1407:1407) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1012:1012:1012))
        (PORT clk (1407:1407:1407) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1551:1551:1551))
        (PORT d[0] (1217:1217:1217) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (2003:2003:2003))
        (PORT d[1] (1948:1948:1948) (2270:2270:2270))
        (PORT d[2] (2443:2443:2443) (2871:2871:2871))
        (PORT d[3] (1219:1219:1219) (1451:1451:1451))
        (PORT d[4] (1540:1540:1540) (1791:1791:1791))
        (PORT d[5] (1338:1338:1338) (1576:1576:1576))
        (PORT d[6] (1451:1451:1451) (1660:1660:1660))
        (PORT d[7] (1307:1307:1307) (1529:1529:1529))
        (PORT d[8] (1371:1371:1371) (1611:1611:1611))
        (PORT d[9] (1428:1428:1428) (1682:1682:1682))
        (PORT d[10] (1249:1249:1249) (1464:1464:1464))
        (PORT d[11] (1245:1245:1245) (1481:1481:1481))
        (PORT d[12] (1158:1158:1158) (1356:1356:1356))
        (PORT clk (1240:1240:1240) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1263:1263:1263))
        (PORT d[0] (1024:1024:1024) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1262:1262:1262))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (948:948:948))
        (PORT clk (1486:1486:1486) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (888:888:888))
        (PORT d[1] (942:942:942) (1074:1074:1074))
        (PORT d[2] (1259:1259:1259) (1493:1493:1493))
        (PORT d[3] (954:954:954) (1126:1126:1126))
        (PORT d[4] (851:851:851) (981:981:981))
        (PORT d[5] (1312:1312:1312) (1525:1525:1525))
        (PORT d[6] (1403:1403:1403) (1670:1670:1670))
        (PORT d[7] (1403:1403:1403) (1642:1642:1642))
        (PORT d[8] (1029:1029:1029) (1228:1228:1228))
        (PORT d[9] (1082:1082:1082) (1238:1238:1238))
        (PORT d[10] (1099:1099:1099) (1296:1296:1296))
        (PORT d[11] (930:930:930) (1121:1121:1121))
        (PORT d[12] (1435:1435:1435) (1652:1652:1652))
        (PORT clk (1484:1484:1484) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (961:961:961))
        (PORT clk (1484:1484:1484) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1633:1633:1633))
        (PORT d[0] (1185:1185:1185) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1634:1634:1634))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1754:1754:1754))
        (PORT d[1] (1291:1291:1291) (1480:1480:1480))
        (PORT d[2] (2411:2411:2411) (2825:2825:2825))
        (PORT d[3] (1400:1400:1400) (1658:1658:1658))
        (PORT d[4] (1543:1543:1543) (1792:1792:1792))
        (PORT d[5] (1144:1144:1144) (1350:1350:1350))
        (PORT d[6] (1258:1258:1258) (1435:1435:1435))
        (PORT d[7] (1442:1442:1442) (1681:1681:1681))
        (PORT d[8] (1395:1395:1395) (1640:1640:1640))
        (PORT d[9] (1613:1613:1613) (1895:1895:1895))
        (PORT d[10] (1305:1305:1305) (1532:1532:1532))
        (PORT d[11] (1222:1222:1222) (1448:1448:1448))
        (PORT d[12] (1132:1132:1132) (1329:1329:1329))
        (PORT clk (1259:1259:1259) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1283:1283:1283))
        (PORT d[0] (962:962:962) (1066:1066:1066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (365:365:365) (421:421:421))
        (PORT datac (620:620:620) (702:702:702))
        (PORT datad (1805:1805:1805) (2131:2131:2131))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3227:3227:3227) (3755:3755:3755))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (644:644:644) (732:732:732))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2208:2208:2208))
        (PORT clk (2123:2123:2123) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1714:1714:1714))
        (PORT d[1] (1352:1352:1352) (1607:1607:1607))
        (PORT d[2] (1185:1185:1185) (1408:1408:1408))
        (PORT d[3] (1774:1774:1774) (2114:2114:2114))
        (PORT d[4] (1305:1305:1305) (1533:1533:1533))
        (PORT d[5] (2121:2121:2121) (2488:2488:2488))
        (PORT d[6] (1969:1969:1969) (2344:2344:2344))
        (PORT d[7] (2171:2171:2171) (2566:2566:2566))
        (PORT d[8] (1707:1707:1707) (2057:2057:2057))
        (PORT d[9] (1555:1555:1555) (1848:1848:1848))
        (PORT d[10] (1711:1711:1711) (2010:2010:2010))
        (PORT d[11] (2045:2045:2045) (2429:2429:2429))
        (PORT d[12] (1552:1552:1552) (1819:1819:1819))
        (PORT clk (2121:2121:2121) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1759:1759:1759))
        (PORT clk (2121:2121:2121) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2385:2385:2385))
        (PORT d[0] (1870:1870:1870) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2518:2518:2518))
        (PORT d[1] (2215:2215:2215) (2594:2594:2594))
        (PORT d[2] (1913:1913:1913) (2211:2211:2211))
        (PORT d[3] (2047:2047:2047) (2365:2365:2365))
        (PORT d[4] (2063:2063:2063) (2445:2445:2445))
        (PORT d[5] (1976:1976:1976) (2322:2322:2322))
        (PORT d[6] (1938:1938:1938) (2251:2251:2251))
        (PORT d[7] (1133:1133:1133) (1324:1324:1324))
        (PORT d[8] (1583:1583:1583) (1873:1873:1873))
        (PORT d[9] (1487:1487:1487) (1752:1752:1752))
        (PORT d[10] (1308:1308:1308) (1521:1521:1521))
        (PORT d[11] (1263:1263:1263) (1468:1468:1468))
        (PORT d[12] (1538:1538:1538) (1775:1775:1775))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1116:1116:1116) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (2022:2022:2022))
        (PORT clk (1981:1981:1981) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1516:1516:1516))
        (PORT d[1] (1519:1519:1519) (1793:1793:1793))
        (PORT d[2] (1181:1181:1181) (1402:1402:1402))
        (PORT d[3] (1672:1672:1672) (2005:2005:2005))
        (PORT d[4] (1305:1305:1305) (1539:1539:1539))
        (PORT d[5] (1959:1959:1959) (2310:2310:2310))
        (PORT d[6] (1957:1957:1957) (2328:2328:2328))
        (PORT d[7] (1951:1951:1951) (2302:2302:2302))
        (PORT d[8] (1848:1848:1848) (2215:2215:2215))
        (PORT d[9] (1268:1268:1268) (1501:1501:1501))
        (PORT d[10] (1559:1559:1559) (1848:1848:1848))
        (PORT d[11] (1788:1788:1788) (2115:2115:2115))
        (PORT d[12] (1556:1556:1556) (1833:1833:1833))
        (PORT clk (1979:1979:1979) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1678:1678:1678))
        (PORT clk (1979:1979:1979) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (2220:2220:2220))
        (PORT d[0] (1762:1762:1762) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2307:2307:2307))
        (PORT d[1] (2220:2220:2220) (2603:2603:2603))
        (PORT d[2] (1727:1727:1727) (1998:1998:1998))
        (PORT d[3] (1865:1865:1865) (2155:2155:2155))
        (PORT d[4] (1833:1833:1833) (2167:2167:2167))
        (PORT d[5] (1907:1907:1907) (2253:2253:2253))
        (PORT d[6] (1554:1554:1554) (1800:1800:1800))
        (PORT d[7] (1323:1323:1323) (1540:1540:1540))
        (PORT d[8] (1565:1565:1565) (1847:1847:1847))
        (PORT d[9] (1307:1307:1307) (1549:1549:1549))
        (PORT d[10] (1301:1301:1301) (1506:1506:1506))
        (PORT d[11] (1272:1272:1272) (1486:1486:1486))
        (PORT d[12] (1395:1395:1395) (1622:1622:1622))
        (PORT clk (1275:1275:1275) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (PORT d[0] (911:911:911) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1473:1473:1473))
        (PORT clk (1913:1913:1913) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1877:1877:1877))
        (PORT d[1] (1858:1858:1858) (2162:2162:2162))
        (PORT d[2] (1569:1569:1569) (1851:1851:1851))
        (PORT d[3] (2014:2014:2014) (2388:2388:2388))
        (PORT d[4] (1739:1739:1739) (2051:2051:2051))
        (PORT d[5] (1706:1706:1706) (2014:2014:2014))
        (PORT d[6] (1859:1859:1859) (2210:2210:2210))
        (PORT d[7] (2098:2098:2098) (2471:2471:2471))
        (PORT d[8] (1885:1885:1885) (2226:2226:2226))
        (PORT d[9] (1596:1596:1596) (1895:1895:1895))
        (PORT d[10] (1881:1881:1881) (2207:2207:2207))
        (PORT d[11] (1878:1878:1878) (2222:2222:2222))
        (PORT d[12] (1849:1849:1849) (2176:2176:2176))
        (PORT clk (1911:1911:1911) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1885:1885:1885))
        (PORT clk (1911:1911:1911) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (2135:2135:2135))
        (PORT d[0] (1972:1972:1972) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2124:2124:2124))
        (PORT d[1] (1760:1760:1760) (2045:2045:2045))
        (PORT d[2] (2681:2681:2681) (3173:3173:3173))
        (PORT d[3] (2232:2232:2232) (2632:2632:2632))
        (PORT d[4] (1504:1504:1504) (1786:1786:1786))
        (PORT d[5] (1586:1586:1586) (1876:1876:1876))
        (PORT d[6] (1721:1721:1721) (2001:2001:2001))
        (PORT d[7] (1752:1752:1752) (2048:2048:2048))
        (PORT d[8] (1524:1524:1524) (1795:1795:1795))
        (PORT d[9] (1750:1750:1750) (2065:2065:2065))
        (PORT d[10] (1549:1549:1549) (1824:1824:1824))
        (PORT d[11] (1635:1635:1635) (1934:1934:1934))
        (PORT d[12] (1584:1584:1584) (1859:1859:1859))
        (PORT clk (1288:1288:1288) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (PORT d[0] (1436:1436:1436) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (750:750:750))
        (PORT datab (2910:2910:2910) (3364:3364:3364))
        (PORT datac (1429:1429:1429) (1642:1642:1642))
        (PORT datad (2154:2154:2154) (2506:2506:2506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1615:1615:1615))
        (PORT clk (1937:1937:1937) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1694:1694:1694))
        (PORT d[1] (1340:1340:1340) (1582:1582:1582))
        (PORT d[2] (1364:1364:1364) (1607:1607:1607))
        (PORT d[3] (1650:1650:1650) (1971:1971:1971))
        (PORT d[4] (1494:1494:1494) (1746:1746:1746))
        (PORT d[5] (1660:1660:1660) (1931:1931:1931))
        (PORT d[6] (1330:1330:1330) (1568:1568:1568))
        (PORT d[7] (1745:1745:1745) (2061:2061:2061))
        (PORT d[8] (1663:1663:1663) (1997:1997:1997))
        (PORT d[9] (1357:1357:1357) (1621:1621:1621))
        (PORT d[10] (1734:1734:1734) (2050:2050:2050))
        (PORT d[11] (1896:1896:1896) (2233:2233:2233))
        (PORT d[12] (1312:1312:1312) (1546:1546:1546))
        (PORT clk (1935:1935:1935) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1495:1495:1495))
        (PORT clk (1935:1935:1935) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (2159:2159:2159))
        (PORT d[0] (1638:1638:1638) (1788:1788:1788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1577:1577:1577))
        (PORT d[1] (1333:1333:1333) (1543:1543:1543))
        (PORT d[2] (1356:1356:1356) (1574:1574:1574))
        (PORT d[3] (1685:1685:1685) (1955:1955:1955))
        (PORT d[4] (1447:1447:1447) (1672:1672:1672))
        (PORT d[5] (2095:2095:2095) (2461:2461:2461))
        (PORT d[6] (1703:1703:1703) (2002:2002:2002))
        (PORT d[7] (1070:1070:1070) (1236:1236:1236))
        (PORT d[8] (1368:1368:1368) (1614:1614:1614))
        (PORT d[9] (1217:1217:1217) (1428:1428:1428))
        (PORT d[10] (1050:1050:1050) (1223:1223:1223))
        (PORT d[11] (1202:1202:1202) (1387:1387:1387))
        (PORT d[12] (1256:1256:1256) (1475:1475:1475))
        (PORT clk (1288:1288:1288) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1311:1311:1311))
        (PORT d[0] (1003:1003:1003) (1130:1130:1130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1310:1310:1310))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (963:963:963))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (578:578:578) (652:652:652))
        (PORT datad (2154:2154:2154) (2507:2507:2507))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1586:1586:1586))
        (PORT clk (1920:1920:1920) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1800:1800:1800))
        (PORT d[1] (1307:1307:1307) (1549:1549:1549))
        (PORT d[2] (1567:1567:1567) (1854:1854:1854))
        (PORT d[3] (1428:1428:1428) (1699:1699:1699))
        (PORT d[4] (1265:1265:1265) (1479:1479:1479))
        (PORT d[5] (1809:1809:1809) (2127:2127:2127))
        (PORT d[6] (1494:1494:1494) (1759:1759:1759))
        (PORT d[7] (1930:1930:1930) (2280:2280:2280))
        (PORT d[8] (1524:1524:1524) (1831:1831:1831))
        (PORT d[9] (1559:1559:1559) (1847:1847:1847))
        (PORT d[10] (1599:1599:1599) (1891:1891:1891))
        (PORT d[11] (1422:1422:1422) (1691:1691:1691))
        (PORT d[12] (1496:1496:1496) (1771:1771:1771))
        (PORT clk (1918:1918:1918) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1529:1529:1529))
        (PORT clk (1918:1918:1918) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (2135:2135:2135))
        (PORT d[0] (1669:1669:1669) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2796:2796:2796))
        (PORT d[1] (2331:2331:2331) (2707:2707:2707))
        (PORT d[2] (1774:1774:1774) (2076:2076:2076))
        (PORT d[3] (1915:1915:1915) (2185:2185:2185))
        (PORT d[4] (1616:1616:1616) (1903:1903:1903))
        (PORT d[5] (1805:1805:1805) (2145:2145:2145))
        (PORT d[6] (1633:1633:1633) (1885:1885:1885))
        (PORT d[7] (1390:1390:1390) (1634:1634:1634))
        (PORT d[8] (1300:1300:1300) (1536:1536:1536))
        (PORT d[9] (1479:1479:1479) (1749:1749:1749))
        (PORT d[10] (1287:1287:1287) (1522:1522:1522))
        (PORT d[11] (1361:1361:1361) (1599:1599:1599))
        (PORT d[12] (1328:1328:1328) (1559:1559:1559))
        (PORT clk (1242:1242:1242) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (PORT d[0] (1131:1131:1131) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1617:1617:1617))
        (PORT clk (1937:1937:1937) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (2016:2016:2016))
        (PORT d[1] (1634:1634:1634) (1894:1894:1894))
        (PORT d[2] (1580:1580:1580) (1870:1870:1870))
        (PORT d[3] (1790:1790:1790) (2121:2121:2121))
        (PORT d[4] (1892:1892:1892) (2219:2219:2219))
        (PORT d[5] (1673:1673:1673) (1971:1971:1971))
        (PORT d[6] (1850:1850:1850) (2200:2200:2200))
        (PORT d[7] (1936:1936:1936) (2292:2292:2292))
        (PORT d[8] (2057:2057:2057) (2418:2418:2418))
        (PORT d[9] (1578:1578:1578) (1871:1871:1871))
        (PORT d[10] (1719:1719:1719) (2029:2029:2029))
        (PORT d[11] (1697:1697:1697) (2016:2016:2016))
        (PORT d[12] (1733:1733:1733) (2046:2046:2046))
        (PORT clk (1935:1935:1935) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1915:1915:1915))
        (PORT clk (1935:1935:1935) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (2156:2156:2156))
        (PORT d[0] (1978:1978:1978) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2304:2304:2304))
        (PORT d[1] (1918:1918:1918) (2224:2224:2224))
        (PORT d[2] (2864:2864:2864) (3386:3386:3386))
        (PORT d[3] (2419:2419:2419) (2837:2837:2837))
        (PORT d[4] (1485:1485:1485) (1762:1762:1762))
        (PORT d[5] (1585:1585:1585) (1876:1876:1876))
        (PORT d[6] (1891:1891:1891) (2194:2194:2194))
        (PORT d[7] (1779:1779:1779) (2081:2081:2081))
        (PORT d[8] (1530:1530:1530) (1802:1802:1802))
        (PORT d[9] (1760:1760:1760) (2080:2080:2080))
        (PORT d[10] (1710:1710:1710) (2019:2019:2019))
        (PORT d[11] (1607:1607:1607) (1896:1896:1896))
        (PORT d[12] (1574:1574:1574) (1849:1849:1849))
        (PORT clk (1279:1279:1279) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (PORT d[0] (1339:1339:1339) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1300:1300:1300))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (559:559:559))
        (PORT datab (2908:2908:2908) (3362:3362:3362))
        (PORT datac (1101:1101:1101) (1253:1253:1253))
        (PORT datad (2156:2156:2156) (2508:2508:2508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (894:894:894))
        (PORT clk (1792:1792:1792) (1997:1997:1997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1422:1422:1422))
        (PORT d[1] (1494:1494:1494) (1752:1752:1752))
        (PORT d[2] (1155:1155:1155) (1370:1370:1370))
        (PORT d[3] (1374:1374:1374) (1640:1640:1640))
        (PORT d[4] (1380:1380:1380) (1645:1645:1645))
        (PORT d[5] (1584:1584:1584) (1869:1869:1869))
        (PORT d[6] (1635:1635:1635) (1942:1942:1942))
        (PORT d[7] (2064:2064:2064) (2420:2420:2420))
        (PORT d[8] (1498:1498:1498) (1792:1792:1792))
        (PORT d[9] (1600:1600:1600) (1898:1898:1898))
        (PORT d[10] (1798:1798:1798) (2134:2134:2134))
        (PORT d[11] (1399:1399:1399) (1666:1666:1666))
        (PORT d[12] (1328:1328:1328) (1580:1580:1580))
        (PORT clk (1790:1790:1790) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1571:1571:1571))
        (PORT clk (1790:1790:1790) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1997:1997:1997))
        (PORT d[0] (1696:1696:1696) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (2110:2110:2110))
        (PORT d[1] (2154:2154:2154) (2480:2480:2480))
        (PORT d[2] (1951:1951:1951) (2292:2292:2292))
        (PORT d[3] (1581:1581:1581) (1812:1812:1812))
        (PORT d[4] (1246:1246:1246) (1474:1474:1474))
        (PORT d[5] (1645:1645:1645) (1938:1938:1938))
        (PORT d[6] (1338:1338:1338) (1572:1572:1572))
        (PORT d[7] (1184:1184:1184) (1391:1391:1391))
        (PORT d[8] (1126:1126:1126) (1324:1324:1324))
        (PORT d[9] (1317:1317:1317) (1564:1564:1564))
        (PORT d[10] (1114:1114:1114) (1320:1320:1320))
        (PORT d[11] (1099:1099:1099) (1286:1286:1286))
        (PORT d[12] (1330:1330:1330) (1562:1562:1562))
        (PORT clk (1289:1289:1289) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (PORT d[0] (1080:1080:1080) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1645:1645:1645))
        (PORT clk (1946:1946:1946) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1623:1623:1623))
        (PORT d[1] (1667:1667:1667) (1968:1968:1968))
        (PORT d[2] (1227:1227:1227) (1466:1466:1466))
        (PORT d[3] (1444:1444:1444) (1722:1722:1722))
        (PORT d[4] (1593:1593:1593) (1885:1885:1885))
        (PORT d[5] (1630:1630:1630) (1928:1928:1928))
        (PORT d[6] (1860:1860:1860) (2191:2191:2191))
        (PORT d[7] (2096:2096:2096) (2469:2469:2469))
        (PORT d[8] (1723:1723:1723) (2061:2061:2061))
        (PORT d[9] (1369:1369:1369) (1633:1633:1633))
        (PORT d[10] (1797:1797:1797) (2126:2126:2126))
        (PORT d[11] (1458:1458:1458) (1738:1738:1738))
        (PORT d[12] (1501:1501:1501) (1782:1782:1782))
        (PORT clk (1944:1944:1944) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1612:1612:1612))
        (PORT clk (1944:1944:1944) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (2178:2178:2178))
        (PORT d[0] (1742:1742:1742) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2190:2190:2190))
        (PORT d[1] (2126:2126:2126) (2478:2478:2478))
        (PORT d[2] (1819:1819:1819) (2143:2143:2143))
        (PORT d[3] (2491:2491:2491) (2872:2872:2872))
        (PORT d[4] (1456:1456:1456) (1741:1741:1741))
        (PORT d[5] (1609:1609:1609) (1918:1918:1918))
        (PORT d[6] (1642:1642:1642) (1902:1902:1902))
        (PORT d[7] (1412:1412:1412) (1663:1663:1663))
        (PORT d[8] (1346:1346:1346) (1588:1588:1588))
        (PORT d[9] (1656:1656:1656) (1941:1941:1941))
        (PORT d[10] (1497:1497:1497) (1770:1770:1770))
        (PORT d[11] (1322:1322:1322) (1551:1551:1551))
        (PORT d[12] (1649:1649:1649) (1919:1919:1919))
        (PORT clk (1274:1274:1274) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (PORT d[0] (1251:1251:1251) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (2902:2902:2902) (3355:3355:3355))
        (PORT datac (945:945:945) (1084:1084:1084))
        (PORT datad (790:790:790) (892:892:892))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2022:2022:2022) (2402:2402:2402))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2421:2421:2421) (2728:2728:2728))
        (PORT datab (157:157:157) (202:202:202))
        (PORT datac (188:188:188) (225:225:225))
        (PORT datad (919:919:919) (1070:1070:1070))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (892:892:892))
        (PORT datad (2400:2400:2400) (2740:2740:2740))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (900:900:900))
        (PORT datab (1088:1088:1088) (1274:1274:1274))
        (PORT datac (642:642:642) (747:747:747))
        (PORT datad (644:644:644) (743:743:743))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2635:2635:2635))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (999:999:999) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1814:1814:1814))
        (PORT clk (2287:2287:2287) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2407:2407:2407))
        (PORT d[1] (2089:2089:2089) (2448:2448:2448))
        (PORT d[2] (2146:2146:2146) (2546:2546:2546))
        (PORT d[3] (1733:1733:1733) (2052:2052:2052))
        (PORT d[4] (1506:1506:1506) (1792:1792:1792))
        (PORT d[5] (2137:2137:2137) (2501:2501:2501))
        (PORT d[6] (2150:2150:2150) (2559:2559:2559))
        (PORT d[7] (1818:1818:1818) (2165:2165:2165))
        (PORT d[8] (1877:1877:1877) (2227:2227:2227))
        (PORT d[9] (2204:2204:2204) (2602:2602:2602))
        (PORT d[10] (1774:1774:1774) (2109:2109:2109))
        (PORT d[11] (2341:2341:2341) (2788:2788:2788))
        (PORT d[12] (2203:2203:2203) (2597:2597:2597))
        (PORT clk (2285:2285:2285) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1828:1828:1828))
        (PORT clk (2285:2285:2285) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2583:2583:2583))
        (PORT d[0] (2006:2006:2006) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1804:1804:1804))
        (PORT d[1] (2329:2329:2329) (2738:2738:2738))
        (PORT d[2] (2153:2153:2153) (2534:2534:2534))
        (PORT d[3] (2336:2336:2336) (2777:2777:2777))
        (PORT d[4] (2119:2119:2119) (2523:2523:2523))
        (PORT d[5] (1916:1916:1916) (2270:2270:2270))
        (PORT d[6] (2203:2203:2203) (2584:2584:2584))
        (PORT d[7] (1486:1486:1486) (1745:1745:1745))
        (PORT d[8] (1286:1286:1286) (1524:1524:1524))
        (PORT d[9] (1544:1544:1544) (1820:1820:1820))
        (PORT d[10] (1397:1397:1397) (1652:1652:1652))
        (PORT d[11] (1362:1362:1362) (1610:1610:1610))
        (PORT d[12] (1498:1498:1498) (1753:1753:1753))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (1309:1309:1309) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1900:1900:1900))
        (PORT clk (2261:2261:2261) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2301:2301:2301))
        (PORT d[1] (2051:2051:2051) (2400:2400:2400))
        (PORT d[2] (1950:1950:1950) (2320:2320:2320))
        (PORT d[3] (1738:1738:1738) (2059:2059:2059))
        (PORT d[4] (1440:1440:1440) (1708:1708:1708))
        (PORT d[5] (1895:1895:1895) (2210:2210:2210))
        (PORT d[6] (2130:2130:2130) (2533:2533:2533))
        (PORT d[7] (1970:1970:1970) (2343:2343:2343))
        (PORT d[8] (1656:1656:1656) (1973:1973:1973))
        (PORT d[9] (2090:2090:2090) (2477:2477:2477))
        (PORT d[10] (1756:1756:1756) (2089:2089:2089))
        (PORT d[11] (2512:2512:2512) (2973:2973:2973))
        (PORT d[12] (2187:2187:2187) (2573:2573:2573))
        (PORT clk (2259:2259:2259) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1781:1781:1781))
        (PORT clk (2259:2259:2259) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2553:2553:2553))
        (PORT d[0] (1867:1867:1867) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (2007:2007:2007))
        (PORT d[1] (2338:2338:2338) (2748:2748:2748))
        (PORT d[2] (2323:2323:2323) (2726:2726:2726))
        (PORT d[3] (2340:2340:2340) (2781:2781:2781))
        (PORT d[4] (2108:2108:2108) (2514:2514:2514))
        (PORT d[5] (1841:1841:1841) (2186:2186:2186))
        (PORT d[6] (2202:2202:2202) (2590:2590:2590))
        (PORT d[7] (1643:1643:1643) (1925:1925:1925))
        (PORT d[8] (1279:1279:1279) (1516:1516:1516))
        (PORT d[9] (1390:1390:1390) (1651:1651:1651))
        (PORT d[10] (1574:1574:1574) (1858:1858:1858))
        (PORT d[11] (1394:1394:1394) (1651:1651:1651))
        (PORT d[12] (1454:1454:1454) (1701:1701:1701))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (1223:1223:1223) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1656:1656:1656))
        (PORT clk (2095:2095:2095) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2559:2559:2559))
        (PORT d[1] (1682:1682:1682) (1983:1983:1983))
        (PORT d[2] (1656:1656:1656) (1969:1969:1969))
        (PORT d[3] (1669:1669:1669) (1961:1961:1961))
        (PORT d[4] (1460:1460:1460) (1729:1729:1729))
        (PORT d[5] (1689:1689:1689) (1975:1975:1975))
        (PORT d[6] (1676:1676:1676) (2004:2004:2004))
        (PORT d[7] (1690:1690:1690) (1984:1984:1984))
        (PORT d[8] (1055:1055:1055) (1269:1269:1269))
        (PORT d[9] (1584:1584:1584) (1889:1889:1889))
        (PORT d[10] (1539:1539:1539) (1823:1823:1823))
        (PORT d[11] (1766:1766:1766) (2107:2107:2107))
        (PORT d[12] (1393:1393:1393) (1662:1662:1662))
        (PORT clk (2093:2093:2093) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1303:1303:1303))
        (PORT clk (2093:2093:2093) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2339:2339:2339))
        (PORT d[0] (1449:1449:1449) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (2021:2021:2021))
        (PORT d[1] (1996:1996:1996) (2340:2340:2340))
        (PORT d[2] (1815:1815:1815) (2150:2150:2150))
        (PORT d[3] (2132:2132:2132) (2531:2531:2531))
        (PORT d[4] (1859:1859:1859) (2219:2219:2219))
        (PORT d[5] (1725:1725:1725) (2037:2037:2037))
        (PORT d[6] (2112:2112:2112) (2458:2458:2458))
        (PORT d[7] (1418:1418:1418) (1665:1665:1665))
        (PORT d[8] (1252:1252:1252) (1490:1490:1490))
        (PORT d[9] (1161:1161:1161) (1386:1386:1386))
        (PORT d[10] (1426:1426:1426) (1679:1679:1679))
        (PORT d[11] (1298:1298:1298) (1529:1529:1529))
        (PORT d[12] (1095:1095:1095) (1285:1285:1285))
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (PORT d[0] (1117:1117:1117) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1443:1443:1443))
        (PORT datab (1931:1931:1931) (2266:2266:2266))
        (PORT datac (2351:2351:2351) (2716:2716:2716))
        (PORT datad (366:366:366) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1801:1801:1801))
        (PORT clk (2045:2045:2045) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1637:1637:1637))
        (PORT d[1] (1723:1723:1723) (2033:2033:2033))
        (PORT d[2] (1685:1685:1685) (2011:2011:2011))
        (PORT d[3] (1484:1484:1484) (1751:1751:1751))
        (PORT d[4] (1460:1460:1460) (1740:1740:1740))
        (PORT d[5] (1676:1676:1676) (1958:1958:1958))
        (PORT d[6] (2020:2020:2020) (2397:2397:2397))
        (PORT d[7] (1578:1578:1578) (1862:1862:1862))
        (PORT d[8] (1062:1062:1062) (1281:1281:1281))
        (PORT d[9] (1781:1781:1781) (2120:2120:2120))
        (PORT d[10] (1509:1509:1509) (1788:1788:1788))
        (PORT d[11] (1584:1584:1584) (1897:1897:1897))
        (PORT d[12] (1584:1584:1584) (1879:1879:1879))
        (PORT clk (2043:2043:2043) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1763:1763:1763))
        (PORT clk (2043:2043:2043) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2303:2303:2303))
        (PORT d[0] (1854:1854:1854) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2259:2259:2259))
        (PORT d[1] (2185:2185:2185) (2558:2558:2558))
        (PORT d[2] (1594:1594:1594) (1871:1871:1871))
        (PORT d[3] (1955:1955:1955) (2329:2329:2329))
        (PORT d[4] (2055:2055:2055) (2440:2440:2440))
        (PORT d[5] (1914:1914:1914) (2255:2255:2255))
        (PORT d[6] (1939:1939:1939) (2264:2264:2264))
        (PORT d[7] (1190:1190:1190) (1398:1398:1398))
        (PORT d[8] (1170:1170:1170) (1386:1386:1386))
        (PORT d[9] (1129:1129:1129) (1344:1344:1344))
        (PORT d[10] (1430:1430:1430) (1682:1682:1682))
        (PORT d[11] (1315:1315:1315) (1555:1555:1555))
        (PORT d[12] (1062:1062:1062) (1252:1252:1252))
        (PORT clk (1292:1292:1292) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (PORT d[0] (842:842:842) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2368:2368:2368) (2731:2731:2731))
        (PORT datab (1365:1365:1365) (1537:1537:1537))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (294:294:294) (332:332:332))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1851:1851:1851) (2143:2143:2143))
        (PORT datad (1782:1782:1782) (2052:2052:2052))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1888:1888:1888))
        (PORT clk (2284:2284:2284) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (2136:2136:2136))
        (PORT d[1] (1912:1912:1912) (2251:2251:2251))
        (PORT d[2] (1960:1960:1960) (2335:2335:2335))
        (PORT d[3] (1873:1873:1873) (2206:2206:2206))
        (PORT d[4] (1637:1637:1637) (1940:1940:1940))
        (PORT d[5] (1894:1894:1894) (2209:2209:2209))
        (PORT d[6] (2132:2132:2132) (2538:2538:2538))
        (PORT d[7] (1974:1974:1974) (2332:2332:2332))
        (PORT d[8] (1547:1547:1547) (1857:1857:1857))
        (PORT d[9] (2402:2402:2402) (2829:2829:2829))
        (PORT d[10] (1927:1927:1927) (2271:2271:2271))
        (PORT d[11] (2516:2516:2516) (2975:2975:2975))
        (PORT d[12] (1833:1833:1833) (2168:2168:2168))
        (PORT clk (2282:2282:2282) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1649:1649:1649))
        (PORT clk (2282:2282:2282) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2579:2579:2579))
        (PORT d[0] (1747:1747:1747) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1981:1981:1981))
        (PORT d[1] (2494:2494:2494) (2923:2923:2923))
        (PORT d[2] (2329:2329:2329) (2733:2733:2733))
        (PORT d[3] (2492:2492:2492) (2951:2951:2951))
        (PORT d[4] (2101:2101:2101) (2504:2504:2504))
        (PORT d[5] (2001:2001:2001) (2373:2373:2373))
        (PORT d[6] (2201:2201:2201) (2587:2587:2587))
        (PORT d[7] (1617:1617:1617) (1903:1903:1903))
        (PORT d[8] (1267:1267:1267) (1504:1504:1504))
        (PORT d[9] (1534:1534:1534) (1808:1808:1808))
        (PORT d[10] (1567:1567:1567) (1847:1847:1847))
        (PORT d[11] (1395:1395:1395) (1651:1651:1651))
        (PORT d[12] (1479:1479:1479) (1723:1723:1723))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT d[0] (1171:1171:1171) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1880:1880:1880))
        (PORT clk (2369:2369:2369) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2318:2318:2318))
        (PORT d[1] (2084:2084:2084) (2442:2442:2442))
        (PORT d[2] (1875:1875:1875) (2220:2220:2220))
        (PORT d[3] (2456:2456:2456) (2911:2911:2911))
        (PORT d[4] (1491:1491:1491) (1773:1773:1773))
        (PORT d[5] (1912:1912:1912) (2239:2239:2239))
        (PORT d[6] (2070:2070:2070) (2462:2462:2462))
        (PORT d[7] (1959:1959:1959) (2331:2331:2331))
        (PORT d[8] (1656:1656:1656) (1976:1976:1976))
        (PORT d[9] (2191:2191:2191) (2581:2581:2581))
        (PORT d[10] (1915:1915:1915) (2260:2260:2260))
        (PORT d[11] (2485:2485:2485) (2938:2938:2938))
        (PORT d[12] (2197:2197:2197) (2585:2585:2585))
        (PORT clk (2367:2367:2367) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2050:2050:2050))
        (PORT clk (2367:2367:2367) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2676:2676:2676))
        (PORT d[0] (2103:2103:2103) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1977:1977:1977))
        (PORT d[1] (2493:2493:2493) (2920:2920:2920))
        (PORT d[2] (2154:2154:2154) (2535:2535:2535))
        (PORT d[3] (2322:2322:2322) (2758:2758:2758))
        (PORT d[4] (2102:2102:2102) (2505:2505:2505))
        (PORT d[5] (1979:1979:1979) (2330:2330:2330))
        (PORT d[6] (2384:2384:2384) (2796:2796:2796))
        (PORT d[7] (1587:1587:1587) (1865:1865:1865))
        (PORT d[8] (1285:1285:1285) (1523:1523:1523))
        (PORT d[9] (1379:1379:1379) (1635:1635:1635))
        (PORT d[10] (1388:1388:1388) (1639:1639:1639))
        (PORT d[11] (1387:1387:1387) (1643:1643:1643))
        (PORT d[12] (1526:1526:1526) (1793:1793:1793))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1298:1298:1298) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1638:1638:1638))
        (PORT clk (2084:2084:2084) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1776:1776:1776))
        (PORT d[1] (1703:1703:1703) (2009:2009:2009))
        (PORT d[2] (1678:1678:1678) (2002:2002:2002))
        (PORT d[3] (1651:1651:1651) (1942:1942:1942))
        (PORT d[4] (1460:1460:1460) (1745:1745:1745))
        (PORT d[5] (1651:1651:1651) (1931:1931:1931))
        (PORT d[6] (2027:2027:2027) (2404:2404:2404))
        (PORT d[7] (1756:1756:1756) (2070:2070:2070))
        (PORT d[8] (1213:1213:1213) (1439:1439:1439))
        (PORT d[9] (1596:1596:1596) (1903:1903:1903))
        (PORT d[10] (1549:1549:1549) (1824:1824:1824))
        (PORT d[11] (1788:1788:1788) (2137:2137:2137))
        (PORT d[12] (1565:1565:1565) (1859:1859:1859))
        (PORT clk (2082:2082:2082) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1728:1728:1728))
        (PORT clk (2082:2082:2082) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2330:2330:2330))
        (PORT d[0] (1815:1815:1815) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2237:2237:2237))
        (PORT d[1] (1995:1995:1995) (2329:2329:2329))
        (PORT d[2] (1829:1829:1829) (2167:2167:2167))
        (PORT d[3] (1967:1967:1967) (2346:2346:2346))
        (PORT d[4] (1682:1682:1682) (2017:2017:2017))
        (PORT d[5] (1896:1896:1896) (2234:2234:2234))
        (PORT d[6] (1749:1749:1749) (2033:2033:2033))
        (PORT d[7] (1242:1242:1242) (1465:1465:1465))
        (PORT d[8] (1270:1270:1270) (1516:1516:1516))
        (PORT d[9] (1131:1131:1131) (1349:1349:1349))
        (PORT d[10] (1454:1454:1454) (1719:1719:1719))
        (PORT d[11] (1269:1269:1269) (1494:1494:1494))
        (PORT d[12] (1083:1083:1083) (1282:1282:1282))
        (PORT clk (1293:1293:1293) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (PORT d[0] (1044:1044:1044) (1195:1195:1195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1665:1665:1665))
        (PORT clk (2293:2293:2293) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2122:2122:2122))
        (PORT d[1] (1894:1894:1894) (2229:2229:2229))
        (PORT d[2] (1962:1962:1962) (2338:2338:2338))
        (PORT d[3] (1901:1901:1901) (2239:2239:2239))
        (PORT d[4] (1507:1507:1507) (1792:1792:1792))
        (PORT d[5] (1887:1887:1887) (2202:2202:2202))
        (PORT d[6] (1951:1951:1951) (2327:2327:2327))
        (PORT d[7] (1977:1977:1977) (2351:2351:2351))
        (PORT d[8] (1678:1678:1678) (2004:2004:2004))
        (PORT d[9] (2380:2380:2380) (2798:2798:2798))
        (PORT d[10] (1715:1715:1715) (2021:2021:2021))
        (PORT d[11] (2517:2517:2517) (2976:2976:2976))
        (PORT d[12] (1889:1889:1889) (2221:2221:2221))
        (PORT clk (2291:2291:2291) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1841:1841:1841))
        (PORT clk (2291:2291:2291) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2596:2596:2596))
        (PORT d[0] (1896:1896:1896) (2130:2130:2130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1948:1948:1948))
        (PORT d[1] (2504:2504:2504) (2934:2934:2934))
        (PORT d[2] (2320:2320:2320) (2720:2720:2720))
        (PORT d[3] (2320:2320:2320) (2755:2755:2755))
        (PORT d[4] (2128:2128:2128) (2530:2530:2530))
        (PORT d[5] (1805:1805:1805) (2133:2133:2133))
        (PORT d[6] (2379:2379:2379) (2784:2784:2784))
        (PORT d[7] (1657:1657:1657) (1946:1946:1946))
        (PORT d[8] (1271:1271:1271) (1509:1509:1509))
        (PORT d[9] (1402:1402:1402) (1669:1669:1669))
        (PORT d[10] (1578:1578:1578) (1861:1861:1861))
        (PORT d[11] (1535:1535:1535) (1804:1804:1804))
        (PORT d[12] (1453:1453:1453) (1701:1701:1701))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (1243:1243:1243) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2367:2367:2367) (2730:2730:2730))
        (PORT datab (454:454:454) (523:523:523))
        (PORT datac (1915:1915:1915) (2248:2248:2248))
        (PORT datad (1230:1230:1230) (1363:1363:1363))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1414:1414:1414))
        (PORT datab (1294:1294:1294) (1491:1491:1491))
        (PORT datac (1912:1912:1912) (2245:2245:2245))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (931:931:931) (1076:1076:1076))
        (PORT datac (1949:1949:1949) (2310:2310:2310))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1588:1588:1588))
        (PORT clk (2150:2150:2150) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2186:2186:2186))
        (PORT d[1] (1690:1690:1690) (1984:1984:1984))
        (PORT d[2] (1857:1857:1857) (2207:2207:2207))
        (PORT d[3] (1491:1491:1491) (1764:1764:1764))
        (PORT d[4] (1264:1264:1264) (1514:1514:1514))
        (PORT d[5] (1874:1874:1874) (2191:2191:2191))
        (PORT d[6] (2034:2034:2034) (2421:2421:2421))
        (PORT d[7] (1953:1953:1953) (2299:2299:2299))
        (PORT d[8] (1492:1492:1492) (1794:1794:1794))
        (PORT d[9] (1591:1591:1591) (1894:1894:1894))
        (PORT d[10] (1583:1583:1583) (1880:1880:1880))
        (PORT d[11] (1778:1778:1778) (2122:2122:2122))
        (PORT d[12] (1732:1732:1732) (2065:2065:2065))
        (PORT clk (2148:2148:2148) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1919:1919:1919))
        (PORT clk (2148:2148:2148) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2417:2417:2417))
        (PORT d[0] (2012:2012:2012) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1817:1817:1817))
        (PORT d[1] (1982:1982:1982) (2320:2320:2320))
        (PORT d[2] (1812:1812:1812) (2143:2143:2143))
        (PORT d[3] (2131:2131:2131) (2532:2532:2532))
        (PORT d[4] (1747:1747:1747) (2086:2086:2086))
        (PORT d[5] (1848:1848:1848) (2191:2191:2191))
        (PORT d[6] (2164:2164:2164) (2532:2532:2532))
        (PORT d[7] (1411:1411:1411) (1649:1649:1649))
        (PORT d[8] (1236:1236:1236) (1470:1470:1470))
        (PORT d[9] (1162:1162:1162) (1378:1378:1378))
        (PORT d[10] (1229:1229:1229) (1444:1444:1444))
        (PORT d[11] (1143:1143:1143) (1350:1350:1350))
        (PORT d[12] (1284:1284:1284) (1503:1503:1503))
        (PORT clk (1293:1293:1293) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (PORT d[0] (1147:1147:1147) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1145:1145:1145))
        (PORT clk (1910:1910:1910) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1904:1904:1904))
        (PORT d[1] (1508:1508:1508) (1749:1749:1749))
        (PORT d[2] (1197:1197:1197) (1428:1428:1428))
        (PORT d[3] (1469:1469:1469) (1762:1762:1762))
        (PORT d[4] (1501:1501:1501) (1754:1754:1754))
        (PORT d[5] (1635:1635:1635) (1900:1900:1900))
        (PORT d[6] (1330:1330:1330) (1567:1567:1567))
        (PORT d[7] (1759:1759:1759) (2078:2078:2078))
        (PORT d[8] (1422:1422:1422) (1691:1691:1691))
        (PORT d[9] (1373:1373:1373) (1618:1618:1618))
        (PORT d[10] (1553:1553:1553) (1839:1839:1839))
        (PORT d[11] (1818:1818:1818) (2157:2157:2157))
        (PORT d[12] (1390:1390:1390) (1641:1641:1641))
        (PORT clk (1908:1908:1908) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1581:1581:1581))
        (PORT clk (1908:1908:1908) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (2140:2140:2140))
        (PORT d[0] (1714:1714:1714) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1555:1555:1555))
        (PORT d[1] (1332:1332:1332) (1542:1542:1542))
        (PORT d[2] (1348:1348:1348) (1566:1566:1566))
        (PORT d[3] (1704:1704:1704) (1979:1979:1979))
        (PORT d[4] (1451:1451:1451) (1668:1668:1668))
        (PORT d[5] (2095:2095:2095) (2462:2462:2462))
        (PORT d[6] (1740:1740:1740) (2015:2015:2015))
        (PORT d[7] (1012:1012:1012) (1173:1173:1173))
        (PORT d[8] (1358:1358:1358) (1601:1601:1601))
        (PORT d[9] (1257:1257:1257) (1473:1473:1473))
        (PORT d[10] (1288:1288:1288) (1491:1491:1491))
        (PORT d[11] (1064:1064:1064) (1238:1238:1238))
        (PORT d[12] (1159:1159:1159) (1335:1335:1335))
        (PORT clk (1293:1293:1293) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (PORT d[0] (739:739:739) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1691:1691:1691))
        (PORT clk (2167:2167:2167) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1976:1976:1976))
        (PORT d[1] (1584:1584:1584) (1867:1867:1867))
        (PORT d[2] (1493:1493:1493) (1791:1791:1791))
        (PORT d[3] (1696:1696:1696) (2003:2003:2003))
        (PORT d[4] (1485:1485:1485) (1760:1760:1760))
        (PORT d[5] (1912:1912:1912) (2235:2235:2235))
        (PORT d[6] (1871:1871:1871) (2230:2230:2230))
        (PORT d[7] (1712:1712:1712) (2029:2029:2029))
        (PORT d[8] (1671:1671:1671) (1995:1995:1995))
        (PORT d[9] (1600:1600:1600) (1907:1907:1907))
        (PORT d[10] (1773:1773:1773) (2101:2101:2101))
        (PORT d[11] (2104:2104:2104) (2503:2503:2503))
        (PORT d[12] (1925:1925:1925) (2290:2290:2290))
        (PORT clk (2165:2165:2165) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1496:1496:1496))
        (PORT clk (2165:2165:2165) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2444:2444:2444))
        (PORT d[0] (1600:1600:1600) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2056:2056:2056))
        (PORT d[1] (2181:2181:2181) (2567:2567:2567))
        (PORT d[2] (1813:1813:1813) (2140:2140:2140))
        (PORT d[3] (2173:2173:2173) (2579:2579:2579))
        (PORT d[4] (2298:2298:2298) (2696:2696:2696))
        (PORT d[5] (1780:1780:1780) (2107:2107:2107))
        (PORT d[6] (1978:1978:1978) (2335:2335:2335))
        (PORT d[7] (1513:1513:1513) (1781:1781:1781))
        (PORT d[8] (1484:1484:1484) (1763:1763:1763))
        (PORT d[9] (1197:1197:1197) (1423:1423:1423))
        (PORT d[10] (1317:1317:1317) (1557:1557:1557))
        (PORT d[11] (1145:1145:1145) (1350:1350:1350))
        (PORT d[12] (1250:1250:1250) (1465:1465:1465))
        (PORT clk (1269:1269:1269) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (PORT d[0] (1034:1034:1034) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (836:836:836))
        (PORT datab (1147:1147:1147) (1356:1356:1356))
        (PORT datac (1428:1428:1428) (1641:1641:1641))
        (PORT datad (528:528:528) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1222:1222:1222))
        (PORT clk (2014:2014:2014) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1693:1693:1693))
        (PORT d[1] (1546:1546:1546) (1825:1825:1825))
        (PORT d[2] (1292:1292:1292) (1562:1562:1562))
        (PORT d[3] (1492:1492:1492) (1785:1785:1785))
        (PORT d[4] (1265:1265:1265) (1503:1503:1503))
        (PORT d[5] (1714:1714:1714) (2012:2012:2012))
        (PORT d[6] (1740:1740:1740) (2076:2076:2076))
        (PORT d[7] (1794:1794:1794) (2137:2137:2137))
        (PORT d[8] (1408:1408:1408) (1689:1689:1689))
        (PORT d[9] (1522:1522:1522) (1804:1804:1804))
        (PORT d[10] (1711:1711:1711) (2025:2025:2025))
        (PORT d[11] (2073:2073:2073) (2476:2476:2476))
        (PORT d[12] (1669:1669:1669) (1973:1973:1973))
        (PORT clk (2012:2012:2012) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1588:1588:1588))
        (PORT clk (2012:2012:2012) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2257:2257:2257))
        (PORT d[0] (1710:1710:1710) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1711:1711:1711))
        (PORT d[1] (2136:2136:2136) (2499:2499:2499))
        (PORT d[2] (1878:1878:1878) (2233:2233:2233))
        (PORT d[3] (1718:1718:1718) (1990:1990:1990))
        (PORT d[4] (2264:2264:2264) (2663:2663:2663))
        (PORT d[5] (1753:1753:1753) (2060:2060:2060))
        (PORT d[6] (1701:1701:1701) (2002:2002:2002))
        (PORT d[7] (1672:1672:1672) (1957:1957:1957))
        (PORT d[8] (1337:1337:1337) (1576:1576:1576))
        (PORT d[9] (1459:1459:1459) (1729:1729:1729))
        (PORT d[10] (1515:1515:1515) (1787:1787:1787))
        (PORT d[11] (1277:1277:1277) (1496:1496:1496))
        (PORT d[12] (1220:1220:1220) (1444:1444:1444))
        (PORT clk (1287:1287:1287) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1310:1310:1310))
        (PORT d[0] (1114:1114:1114) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1309:1309:1309))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (975:975:975))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (1147:1147:1147) (1353:1353:1353))
        (PORT datad (341:341:341) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1269:1269:1269))
        (PORT clk (1348:1348:1348) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1829:1829:1829))
        (PORT d[1] (1327:1327:1327) (1537:1537:1537))
        (PORT d[2] (1530:1530:1530) (1825:1825:1825))
        (PORT d[3] (1374:1374:1374) (1622:1622:1622))
        (PORT d[4] (1165:1165:1165) (1380:1380:1380))
        (PORT d[5] (1705:1705:1705) (2006:2006:2006))
        (PORT d[6] (1414:1414:1414) (1682:1682:1682))
        (PORT d[7] (1439:1439:1439) (1688:1688:1688))
        (PORT d[8] (1572:1572:1572) (1850:1850:1850))
        (PORT d[9] (1537:1537:1537) (1799:1799:1799))
        (PORT d[10] (1477:1477:1477) (1748:1748:1748))
        (PORT d[11] (1553:1553:1553) (1820:1820:1820))
        (PORT d[12] (1865:1865:1865) (2202:2202:2202))
        (PORT clk (1346:1346:1346) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1378:1378:1378))
        (PORT clk (1346:1346:1346) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1467:1467:1467))
        (PORT d[0] (1526:1526:1526) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1871:1871:1871))
        (PORT d[1] (1665:1665:1665) (1920:1920:1920))
        (PORT d[2] (2250:2250:2250) (2661:2661:2661))
        (PORT d[3] (1643:1643:1643) (1950:1950:1950))
        (PORT d[4] (1302:1302:1302) (1546:1546:1546))
        (PORT d[5] (1345:1345:1345) (1593:1593:1593))
        (PORT d[6] (2129:2129:2129) (2477:2477:2477))
        (PORT d[7] (1707:1707:1707) (1995:1995:1995))
        (PORT d[8] (1308:1308:1308) (1541:1541:1541))
        (PORT d[9] (1524:1524:1524) (1809:1809:1809))
        (PORT d[10] (1535:1535:1535) (1811:1811:1811))
        (PORT d[11] (1592:1592:1592) (1872:1872:1872))
        (PORT d[12] (1355:1355:1355) (1585:1585:1585))
        (PORT clk (1250:1250:1250) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1272:1272:1272))
        (PORT d[0] (1090:1090:1090) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1271:1271:1271))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (756:756:756) (887:887:887))
        (PORT clk (1494:1494:1494) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (879:879:879))
        (PORT d[1] (961:961:961) (1112:1112:1112))
        (PORT d[2] (1123:1123:1123) (1343:1343:1343))
        (PORT d[3] (796:796:796) (960:960:960))
        (PORT d[4] (823:823:823) (944:944:944))
        (PORT d[5] (1141:1141:1141) (1327:1327:1327))
        (PORT d[6] (991:991:991) (1187:1187:1187))
        (PORT d[7] (1560:1560:1560) (1817:1817:1817))
        (PORT d[8] (1204:1204:1204) (1425:1425:1425))
        (PORT d[9] (1130:1130:1130) (1300:1300:1300))
        (PORT d[10] (913:913:913) (1082:1082:1082))
        (PORT d[11] (968:968:968) (1158:1158:1158))
        (PORT d[12] (1250:1250:1250) (1444:1444:1444))
        (PORT clk (1492:1492:1492) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1132:1132:1132))
        (PORT clk (1492:1492:1492) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1634:1634:1634))
        (PORT d[0] (1181:1181:1181) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1980:1980:1980))
        (PORT d[1] (1272:1272:1272) (1457:1457:1457))
        (PORT d[2] (948:948:948) (1100:1100:1100))
        (PORT d[3] (1563:1563:1563) (1846:1846:1846))
        (PORT d[4] (1572:1572:1572) (1830:1830:1830))
        (PORT d[5] (1135:1135:1135) (1345:1345:1345))
        (PORT d[6] (1236:1236:1236) (1408:1408:1408))
        (PORT d[7] (1474:1474:1474) (1720:1720:1720))
        (PORT d[8] (1238:1238:1238) (1444:1444:1444))
        (PORT d[9] (1509:1509:1509) (1790:1790:1790))
        (PORT d[10] (1307:1307:1307) (1540:1540:1540))
        (PORT d[11] (1237:1237:1237) (1468:1468:1468))
        (PORT d[12] (1166:1166:1166) (1368:1368:1368))
        (PORT clk (1270:1270:1270) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (PORT d[0] (973:973:973) (1081:1081:1081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1294:1294:1294))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (1100:1100:1100))
        (PORT clk (1478:1478:1478) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2060:2060:2060))
        (PORT d[1] (1145:1145:1145) (1332:1332:1332))
        (PORT d[2] (1452:1452:1452) (1735:1735:1735))
        (PORT d[3] (1173:1173:1173) (1385:1385:1385))
        (PORT d[4] (1518:1518:1518) (1784:1784:1784))
        (PORT d[5] (1707:1707:1707) (2013:2013:2013))
        (PORT d[6] (1565:1565:1565) (1856:1856:1856))
        (PORT d[7] (1541:1541:1541) (1822:1822:1822))
        (PORT d[8] (1624:1624:1624) (1913:1913:1913))
        (PORT d[9] (1383:1383:1383) (1610:1610:1610))
        (PORT d[10] (1093:1093:1093) (1292:1292:1292))
        (PORT d[11] (1186:1186:1186) (1404:1404:1404))
        (PORT d[12] (1703:1703:1703) (2019:2019:2019))
        (PORT clk (1476:1476:1476) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1374:1374:1374))
        (PORT clk (1476:1476:1476) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1618:1618:1618))
        (PORT d[0] (1528:1528:1528) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1852:1852:1852))
        (PORT d[1] (1848:1848:1848) (2133:2133:2133))
        (PORT d[2] (2632:2632:2632) (3094:3094:3094))
        (PORT d[3] (1806:1806:1806) (2128:2128:2128))
        (PORT d[4] (1421:1421:1421) (1684:1684:1684))
        (PORT d[5] (1152:1152:1152) (1361:1361:1361))
        (PORT d[6] (2306:2306:2306) (2690:2690:2690))
        (PORT d[7] (1508:1508:1508) (1750:1750:1750))
        (PORT d[8] (1138:1138:1138) (1344:1344:1344))
        (PORT d[9] (1752:1752:1752) (2072:2072:2072))
        (PORT d[10] (1680:1680:1680) (1979:1979:1979))
        (PORT d[11] (1308:1308:1308) (1534:1534:1534))
        (PORT d[12] (1191:1191:1191) (1397:1397:1397))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT d[0] (1044:1044:1044) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (3052:3052:3052))
        (PORT datab (697:697:697) (806:806:806))
        (PORT datac (1537:1537:1537) (1731:1731:1731))
        (PORT datad (3201:3201:3201) (3722:3722:3722))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (1131:1131:1131))
        (PORT clk (1768:1768:1768) (1958:1958:1958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1784:1784:1784))
        (PORT d[1] (1308:1308:1308) (1507:1507:1507))
        (PORT d[2] (1417:1417:1417) (1690:1690:1690))
        (PORT d[3] (1766:1766:1766) (2087:2087:2087))
        (PORT d[4] (1574:1574:1574) (1845:1845:1845))
        (PORT d[5] (796:796:796) (924:924:924))
        (PORT d[6] (1388:1388:1388) (1609:1609:1609))
        (PORT d[7] (1339:1339:1339) (1587:1587:1587))
        (PORT d[8] (1258:1258:1258) (1497:1497:1497))
        (PORT d[9] (1588:1588:1588) (1861:1861:1861))
        (PORT d[10] (1321:1321:1321) (1571:1571:1571))
        (PORT d[11] (1102:1102:1102) (1277:1277:1277))
        (PORT d[12] (1099:1099:1099) (1273:1273:1273))
        (PORT clk (1766:1766:1766) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (985:985:985))
        (PORT clk (1766:1766:1766) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1958:1958:1958))
        (PORT d[0] (1302:1302:1302) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1959:1959:1959))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1593:1593:1593))
        (PORT d[1] (1158:1158:1158) (1340:1340:1340))
        (PORT d[2] (1142:1142:1142) (1358:1358:1358))
        (PORT d[3] (2138:2138:2138) (2474:2474:2474))
        (PORT d[4] (1271:1271:1271) (1521:1521:1521))
        (PORT d[5] (1625:1625:1625) (1892:1892:1892))
        (PORT d[6] (1732:1732:1732) (2016:2016:2016))
        (PORT d[7] (1082:1082:1082) (1260:1260:1260))
        (PORT d[8] (818:818:818) (985:985:985))
        (PORT d[9] (960:960:960) (1101:1101:1101))
        (PORT d[10] (729:729:729) (831:831:831))
        (PORT d[11] (936:936:936) (1084:1084:1084))
        (PORT d[12] (777:777:777) (893:893:893))
        (PORT clk (1292:1292:1292) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (PORT d[0] (714:714:714) (784:784:784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1139:1139:1139))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2583:2583:2583) (3042:3042:3042))
        (PORT datad (1229:1229:1229) (1408:1408:1408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1152:1152:1152))
        (PORT clk (1341:1341:1341) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1511:1511:1511))
        (PORT d[1] (1268:1268:1268) (1447:1447:1447))
        (PORT d[2] (1308:1308:1308) (1561:1561:1561))
        (PORT d[3] (1331:1331:1331) (1579:1579:1579))
        (PORT d[4] (1354:1354:1354) (1598:1598:1598))
        (PORT d[5] (1532:1532:1532) (1778:1778:1778))
        (PORT d[6] (1227:1227:1227) (1464:1464:1464))
        (PORT d[7] (1271:1271:1271) (1506:1506:1506))
        (PORT d[8] (1473:1473:1473) (1754:1754:1754))
        (PORT d[9] (1304:1304:1304) (1537:1537:1537))
        (PORT d[10] (1351:1351:1351) (1600:1600:1600))
        (PORT d[11] (1331:1331:1331) (1593:1593:1593))
        (PORT d[12] (1336:1336:1336) (1559:1559:1559))
        (PORT clk (1339:1339:1339) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1151:1151:1151))
        (PORT clk (1339:1339:1339) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1476:1476:1476))
        (PORT d[0] (1344:1344:1344) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1625:1625:1625))
        (PORT d[1] (1745:1745:1745) (2037:2037:2037))
        (PORT d[2] (2260:2260:2260) (2665:2665:2665))
        (PORT d[3] (1429:1429:1429) (1694:1694:1694))
        (PORT d[4] (1717:1717:1717) (1985:1985:1985))
        (PORT d[5] (1140:1140:1140) (1340:1340:1340))
        (PORT d[6] (2236:2236:2236) (2607:2607:2607))
        (PORT d[7] (1484:1484:1484) (1738:1738:1738))
        (PORT d[8] (1572:1572:1572) (1854:1854:1854))
        (PORT d[9] (1468:1468:1468) (1732:1732:1732))
        (PORT d[10] (1396:1396:1396) (1637:1637:1637))
        (PORT d[11] (1425:1425:1425) (1681:1681:1681))
        (PORT d[12] (1245:1245:1245) (1454:1454:1454))
        (PORT clk (1254:1254:1254) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (PORT d[0] (1084:1084:1084) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1523:1523:1523))
        (PORT clk (1206:1206:1206) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1675:1675:1675))
        (PORT d[1] (1593:1593:1593) (1870:1870:1870))
        (PORT d[2] (1555:1555:1555) (1853:1853:1853))
        (PORT d[3] (1369:1369:1369) (1614:1614:1614))
        (PORT d[4] (1356:1356:1356) (1598:1598:1598))
        (PORT d[5] (1665:1665:1665) (1955:1955:1955))
        (PORT d[6] (1432:1432:1432) (1702:1702:1702))
        (PORT d[7] (1506:1506:1506) (1786:1786:1786))
        (PORT d[8] (1615:1615:1615) (1897:1897:1897))
        (PORT d[9] (1709:1709:1709) (1997:1997:1997))
        (PORT d[10] (1587:1587:1587) (1879:1879:1879))
        (PORT d[11] (1537:1537:1537) (1826:1826:1826))
        (PORT d[12] (1584:1584:1584) (1848:1848:1848))
        (PORT clk (1204:1204:1204) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1412:1412:1412))
        (PORT clk (1204:1204:1204) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1289:1289:1289))
        (PORT d[0] (1549:1549:1549) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2127:2127:2127))
        (PORT d[1] (1891:1891:1891) (2196:2196:2196))
        (PORT d[2] (1870:1870:1870) (2214:2214:2214))
        (PORT d[3] (1693:1693:1693) (2007:2007:2007))
        (PORT d[4] (1655:1655:1655) (1947:1947:1947))
        (PORT d[5] (1535:1535:1535) (1807:1807:1807))
        (PORT d[6] (2340:2340:2340) (2736:2736:2736))
        (PORT d[7] (1783:1783:1783) (2088:2088:2088))
        (PORT d[8] (1516:1516:1516) (1780:1780:1780))
        (PORT d[9] (1681:1681:1681) (1975:1975:1975))
        (PORT d[10] (1709:1709:1709) (2004:2004:2004))
        (PORT d[11] (1655:1655:1655) (1963:1963:1963))
        (PORT d[12] (1725:1725:1725) (2011:2011:2011))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1311:1311:1311) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (599:599:599))
        (PORT datab (1318:1318:1318) (1535:1535:1535))
        (PORT datac (2583:2583:2583) (3041:3041:3041))
        (PORT datad (3202:3202:3202) (3723:3723:3723))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1130:1130:1130))
        (PORT clk (1339:1339:1339) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1350:1350:1350))
        (PORT d[1] (1269:1269:1269) (1449:1449:1449))
        (PORT d[2] (1457:1457:1457) (1726:1726:1726))
        (PORT d[3] (1169:1169:1169) (1394:1394:1394))
        (PORT d[4] (957:957:957) (1133:1133:1133))
        (PORT d[5] (1541:1541:1541) (1790:1790:1790))
        (PORT d[6] (1202:1202:1202) (1437:1437:1437))
        (PORT d[7] (1258:1258:1258) (1488:1488:1488))
        (PORT d[8] (1516:1516:1516) (1808:1808:1808))
        (PORT d[9] (1303:1303:1303) (1536:1536:1536))
        (PORT d[10] (1347:1347:1347) (1595:1595:1595))
        (PORT d[11] (1429:1429:1429) (1686:1686:1686))
        (PORT d[12] (1351:1351:1351) (1583:1583:1583))
        (PORT clk (1337:1337:1337) (1479:1479:1479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1192:1192:1192))
        (PORT clk (1337:1337:1337) (1479:1479:1479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1481:1481:1481))
        (PORT d[0] (1375:1375:1375) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (2034:2034:2034))
        (PORT d[1] (1631:1631:1631) (1861:1861:1861))
        (PORT d[2] (2077:2077:2077) (2444:2444:2444))
        (PORT d[3] (1603:1603:1603) (1893:1893:1893))
        (PORT d[4] (1720:1720:1720) (1978:1978:1978))
        (PORT d[5] (1133:1133:1133) (1333:1333:1333))
        (PORT d[6] (2229:2229:2229) (2599:2599:2599))
        (PORT d[7] (1619:1619:1619) (1880:1880:1880))
        (PORT d[8] (1562:1562:1562) (1842:1842:1842))
        (PORT d[9] (1658:1658:1658) (1932:1932:1932))
        (PORT d[10] (1572:1572:1572) (1830:1830:1830))
        (PORT d[11] (1413:1413:1413) (1663:1663:1663))
        (PORT d[12] (1137:1137:1137) (1332:1332:1332))
        (PORT clk (1259:1259:1259) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1283:1283:1283))
        (PORT d[0] (883:883:883) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1394:1394:1394))
        (PORT clk (1271:1271:1271) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1889:1889:1889))
        (PORT d[1] (1330:1330:1330) (1544:1544:1544))
        (PORT d[2] (1555:1555:1555) (1844:1844:1844))
        (PORT d[3] (1382:1382:1382) (1637:1637:1637))
        (PORT d[4] (1169:1169:1169) (1377:1377:1377))
        (PORT d[5] (1679:1679:1679) (1973:1973:1973))
        (PORT d[6] (1434:1434:1434) (1704:1704:1704))
        (PORT d[7] (1631:1631:1631) (1913:1913:1913))
        (PORT d[8] (1626:1626:1626) (1915:1915:1915))
        (PORT d[9] (1568:1568:1568) (1832:1832:1832))
        (PORT d[10] (1610:1610:1610) (1902:1902:1902))
        (PORT d[11] (1349:1349:1349) (1604:1604:1604))
        (PORT d[12] (1429:1429:1429) (1665:1665:1665))
        (PORT clk (1269:1269:1269) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1466:1466:1466))
        (PORT clk (1269:1269:1269) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1366:1366:1366))
        (PORT d[0] (1516:1516:1516) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2093:2093:2093))
        (PORT d[1] (1877:1877:1877) (2176:2176:2176))
        (PORT d[2] (2144:2144:2144) (2516:2516:2516))
        (PORT d[3] (1839:1839:1839) (2177:2177:2177))
        (PORT d[4] (1607:1607:1607) (1897:1897:1897))
        (PORT d[5] (1374:1374:1374) (1625:1625:1625))
        (PORT d[6] (2124:2124:2124) (2476:2476:2476))
        (PORT d[7] (1744:1744:1744) (2043:2043:2043))
        (PORT d[8] (1670:1670:1670) (1955:1955:1955))
        (PORT d[9] (1739:1739:1739) (2053:2053:2053))
        (PORT d[10] (1825:1825:1825) (2135:2135:2135))
        (PORT d[11] (1803:1803:1803) (2130:2130:2130))
        (PORT d[12] (1555:1555:1555) (1819:1819:1819))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (1252:1252:1252) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (668:668:668) (767:767:767))
        (PORT datac (1512:1512:1512) (1688:1688:1688))
        (PORT datad (3201:3201:3201) (3721:3721:3721))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (2158:2158:2158))
        (PORT datab (1971:1971:1971) (2298:2298:2298))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1121:1121:1121))
        (PORT clk (1295:1295:1295) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1167:1167:1167))
        (PORT d[1] (1362:1362:1362) (1603:1603:1603))
        (PORT d[2] (1532:1532:1532) (1823:1823:1823))
        (PORT d[3] (1124:1124:1124) (1329:1329:1329))
        (PORT d[4] (1297:1297:1297) (1518:1518:1518))
        (PORT d[5] (1453:1453:1453) (1706:1706:1706))
        (PORT d[6] (1314:1314:1314) (1550:1550:1550))
        (PORT d[7] (1305:1305:1305) (1550:1550:1550))
        (PORT d[8] (1509:1509:1509) (1792:1792:1792))
        (PORT d[9] (1610:1610:1610) (1880:1880:1880))
        (PORT d[10] (1564:1564:1564) (1847:1847:1847))
        (PORT d[11] (1592:1592:1592) (1898:1898:1898))
        (PORT d[12] (1528:1528:1528) (1786:1786:1786))
        (PORT clk (1293:1293:1293) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1331:1331:1331))
        (PORT clk (1293:1293:1293) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1402:1402:1402))
        (PORT d[0] (1496:1496:1496) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (2031:2031:2031))
        (PORT d[1] (1914:1914:1914) (2227:2227:2227))
        (PORT d[2] (1603:1603:1603) (1898:1898:1898))
        (PORT d[3] (1572:1572:1572) (1858:1858:1858))
        (PORT d[4] (1615:1615:1615) (1882:1882:1882))
        (PORT d[5] (1433:1433:1433) (1676:1676:1676))
        (PORT d[6] (1835:1835:1835) (2138:2138:2138))
        (PORT d[7] (1769:1769:1769) (2077:2077:2077))
        (PORT d[8] (1355:1355:1355) (1594:1594:1594))
        (PORT d[9] (1599:1599:1599) (1869:1869:1869))
        (PORT d[10] (1606:1606:1606) (1872:1872:1872))
        (PORT d[11] (1454:1454:1454) (1726:1726:1726))
        (PORT d[12] (1399:1399:1399) (1615:1615:1615))
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (PORT d[0] (1106:1106:1106) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1127:1127:1127))
        (PORT clk (1264:1264:1264) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1368:1368:1368))
        (PORT d[1] (1558:1558:1558) (1828:1828:1828))
        (PORT d[2] (1523:1523:1523) (1817:1817:1817))
        (PORT d[3] (1275:1275:1275) (1498:1498:1498))
        (PORT d[4] (991:991:991) (1172:1172:1172))
        (PORT d[5] (1309:1309:1309) (1554:1554:1554))
        (PORT d[6] (1212:1212:1212) (1444:1444:1444))
        (PORT d[7] (1447:1447:1447) (1710:1710:1710))
        (PORT d[8] (1511:1511:1511) (1796:1796:1796))
        (PORT d[9] (1460:1460:1460) (1716:1716:1716))
        (PORT d[10] (1439:1439:1439) (1698:1698:1698))
        (PORT d[11] (1384:1384:1384) (1650:1650:1650))
        (PORT d[12] (1575:1575:1575) (1853:1853:1853))
        (PORT clk (1262:1262:1262) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1383:1383:1383))
        (PORT clk (1262:1262:1262) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1377:1377:1377))
        (PORT d[0] (1475:1475:1475) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1863:1863:1863))
        (PORT d[1] (2271:2271:2271) (2629:2629:2629))
        (PORT d[2] (1670:1670:1670) (1979:1979:1979))
        (PORT d[3] (1617:1617:1617) (1914:1914:1914))
        (PORT d[4] (1758:1758:1758) (2045:2045:2045))
        (PORT d[5] (1318:1318:1318) (1545:1545:1545))
        (PORT d[6] (1830:1830:1830) (2138:2138:2138))
        (PORT d[7] (1760:1760:1760) (2066:2066:2066))
        (PORT d[8] (1569:1569:1569) (1847:1847:1847))
        (PORT d[9] (1479:1479:1479) (1727:1727:1727))
        (PORT d[10] (1458:1458:1458) (1699:1699:1699))
        (PORT d[11] (1422:1422:1422) (1685:1685:1685))
        (PORT d[12] (1510:1510:1510) (1744:1744:1744))
        (PORT clk (1291:1291:1291) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (PORT d[0] (1111:1111:1111) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3227:3227:3227) (3754:3754:3754))
        (PORT datab (1038:1038:1038) (1200:1200:1200))
        (PORT datac (2586:2586:2586) (3045:3045:3045))
        (PORT datad (690:690:690) (795:795:795))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1138:1138:1138))
        (PORT clk (1377:1377:1377) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1176:1176:1176))
        (PORT d[1] (1227:1227:1227) (1400:1400:1400))
        (PORT d[2] (1318:1318:1318) (1572:1572:1572))
        (PORT d[3] (999:999:999) (1200:1200:1200))
        (PORT d[4] (1185:1185:1185) (1410:1410:1410))
        (PORT d[5] (1540:1540:1540) (1795:1795:1795))
        (PORT d[6] (1204:1204:1204) (1442:1442:1442))
        (PORT d[7] (1250:1250:1250) (1478:1478:1478))
        (PORT d[8] (1471:1471:1471) (1748:1748:1748))
        (PORT d[9] (1482:1482:1482) (1745:1745:1745))
        (PORT d[10] (1184:1184:1184) (1409:1409:1409))
        (PORT d[11] (1446:1446:1446) (1704:1704:1704))
        (PORT d[12] (1370:1370:1370) (1606:1606:1606))
        (PORT clk (1375:1375:1375) (1510:1510:1510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1184:1184:1184))
        (PORT clk (1375:1375:1375) (1510:1510:1510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1512:1512:1512))
        (PORT d[0] (1378:1378:1378) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1780:1780:1780))
        (PORT d[1] (1907:1907:1907) (2218:2218:2218))
        (PORT d[2] (2275:2275:2275) (2675:2675:2675))
        (PORT d[3] (1426:1426:1426) (1682:1682:1682))
        (PORT d[4] (1078:1078:1078) (1272:1272:1272))
        (PORT d[5] (1140:1140:1140) (1340:1340:1340))
        (PORT d[6] (2240:2240:2240) (2613:2613:2613))
        (PORT d[7] (1476:1476:1476) (1723:1723:1723))
        (PORT d[8] (1207:1207:1207) (1423:1423:1423))
        (PORT d[9] (1464:1464:1464) (1727:1727:1727))
        (PORT d[10] (1395:1395:1395) (1636:1636:1636))
        (PORT d[11] (1419:1419:1419) (1674:1674:1674))
        (PORT d[12] (1167:1167:1167) (1368:1368:1368))
        (PORT clk (1247:1247:1247) (1270:1270:1270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (PORT d[0] (868:868:868) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1269:1269:1269))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1157:1157:1157))
        (PORT clk (1350:1350:1350) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1828:1828:1828))
        (PORT d[1] (1182:1182:1182) (1378:1378:1378))
        (PORT d[2] (1559:1559:1559) (1861:1861:1861))
        (PORT d[3] (1183:1183:1183) (1407:1407:1407))
        (PORT d[4] (1109:1109:1109) (1308:1308:1308))
        (PORT d[5] (1301:1301:1301) (1532:1532:1532))
        (PORT d[6] (1376:1376:1376) (1623:1623:1623))
        (PORT d[7] (1305:1305:1305) (1548:1548:1548))
        (PORT d[8] (1585:1585:1585) (1859:1859:1859))
        (PORT d[9] (1564:1564:1564) (1834:1834:1834))
        (PORT d[10] (1488:1488:1488) (1772:1772:1772))
        (PORT d[11] (1425:1425:1425) (1684:1684:1684))
        (PORT d[12] (1396:1396:1396) (1628:1628:1628))
        (PORT clk (1348:1348:1348) (1466:1466:1466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1421:1421:1421))
        (PORT clk (1348:1348:1348) (1466:1466:1466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1468:1468:1468))
        (PORT d[0] (1565:1565:1565) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1861:1861:1861))
        (PORT d[1] (1517:1517:1517) (1749:1749:1749))
        (PORT d[2] (2262:2262:2262) (2676:2676:2676))
        (PORT d[3] (1638:1638:1638) (1945:1945:1945))
        (PORT d[4] (1456:1456:1456) (1730:1730:1730))
        (PORT d[5] (1401:1401:1401) (1659:1659:1659))
        (PORT d[6] (2110:2110:2110) (2465:2465:2465))
        (PORT d[7] (1524:1524:1524) (1777:1777:1777))
        (PORT d[8] (1314:1314:1314) (1543:1543:1543))
        (PORT d[9] (1521:1521:1521) (1800:1800:1800))
        (PORT d[10] (1669:1669:1669) (1957:1957:1957))
        (PORT d[11] (1416:1416:1416) (1654:1654:1654))
        (PORT d[12] (1521:1521:1521) (1775:1775:1775))
        (PORT clk (1242:1242:1242) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (PORT d[0] (1246:1246:1246) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (536:536:536) (620:620:620))
        (PORT datac (1294:1294:1294) (1484:1484:1484))
        (PORT datad (3201:3201:3201) (3721:3721:3721))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1498:1498:1498))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (2542:2542:2542) (2981:2981:2981))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2305:2305:2305) (2651:2651:2651))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (2047:2047:2047) (2322:2322:2322))
        (PORT datad (1120:1120:1120) (1289:1289:1289))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2421:2421:2421) (2770:2770:2770))
        (PORT datab (1087:1087:1087) (1272:1272:1272))
        (PORT datac (700:700:700) (813:813:813))
        (PORT datad (641:641:641) (739:739:739))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2635:2635:2635))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (999:999:999) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1762:1762:1762))
        (PORT clk (2119:2119:2119) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1713:1713:1713))
        (PORT d[1] (1348:1348:1348) (1601:1601:1601))
        (PORT d[2] (1194:1194:1194) (1414:1414:1414))
        (PORT d[3] (1863:1863:1863) (2211:2211:2211))
        (PORT d[4] (1585:1585:1585) (1884:1884:1884))
        (PORT d[5] (2090:2090:2090) (2458:2458:2458))
        (PORT d[6] (1540:1540:1540) (1815:1815:1815))
        (PORT d[7] (2133:2133:2133) (2515:2515:2515))
        (PORT d[8] (1932:1932:1932) (2286:2286:2286))
        (PORT d[9] (1714:1714:1714) (2026:2026:2026))
        (PORT d[10] (2219:2219:2219) (2631:2631:2631))
        (PORT d[11] (2040:2040:2040) (2420:2420:2420))
        (PORT d[12] (1583:1583:1583) (1856:1856:1856))
        (PORT clk (2117:2117:2117) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1949:1949:1949))
        (PORT clk (2117:2117:2117) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2379:2379:2379))
        (PORT d[0] (1868:1868:1868) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2538:2538:2538))
        (PORT d[1] (2233:2233:2233) (2617:2617:2617))
        (PORT d[2] (2112:2112:2112) (2449:2449:2449))
        (PORT d[3] (2380:2380:2380) (2742:2742:2742))
        (PORT d[4] (2067:2067:2067) (2453:2453:2453))
        (PORT d[5] (1970:1970:1970) (2321:2321:2321))
        (PORT d[6] (1920:1920:1920) (2231:2231:2231))
        (PORT d[7] (1409:1409:1409) (1636:1636:1636))
        (PORT d[8] (1713:1713:1713) (2015:2015:2015))
        (PORT d[9] (1351:1351:1351) (1606:1606:1606))
        (PORT d[10] (1135:1135:1135) (1341:1341:1341))
        (PORT d[11] (1279:1279:1279) (1490:1490:1490))
        (PORT d[12] (1402:1402:1402) (1626:1626:1626))
        (PORT clk (1301:1301:1301) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1324:1324:1324))
        (PORT d[0] (1112:1112:1112) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1527:1527:1527))
        (PORT clk (1778:1778:1778) (1990:1990:1990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1896:1896:1896))
        (PORT d[1] (1330:1330:1330) (1570:1570:1570))
        (PORT d[2] (1392:1392:1392) (1649:1649:1649))
        (PORT d[3] (1450:1450:1450) (1738:1738:1738))
        (PORT d[4] (1180:1180:1180) (1396:1396:1396))
        (PORT d[5] (1491:1491:1491) (1742:1742:1742))
        (PORT d[6] (1321:1321:1321) (1562:1562:1562))
        (PORT d[7] (1779:1779:1779) (2102:2102:2102))
        (PORT d[8] (1698:1698:1698) (2052:2052:2052))
        (PORT d[9] (1515:1515:1515) (1779:1779:1779))
        (PORT d[10] (1545:1545:1545) (1830:1830:1830))
        (PORT d[11] (1634:1634:1634) (1944:1944:1944))
        (PORT d[12] (1368:1368:1368) (1611:1611:1611))
        (PORT clk (1776:1776:1776) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1286:1286:1286))
        (PORT clk (1776:1776:1776) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1990:1990:1990))
        (PORT d[0] (1453:1453:1453) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1369:1369:1369))
        (PORT d[1] (1306:1306:1306) (1502:1502:1502))
        (PORT d[2] (1173:1173:1173) (1366:1366:1366))
        (PORT d[3] (1338:1338:1338) (1561:1561:1561))
        (PORT d[4] (1433:1433:1433) (1653:1653:1653))
        (PORT d[5] (1265:1265:1265) (1472:1472:1472))
        (PORT d[6] (1886:1886:1886) (2209:2209:2209))
        (PORT d[7] (1254:1254:1254) (1460:1460:1460))
        (PORT d[8] (1289:1289:1289) (1527:1527:1527))
        (PORT d[9] (1106:1106:1106) (1309:1309:1309))
        (PORT d[10] (1171:1171:1171) (1361:1361:1361))
        (PORT d[11] (1054:1054:1054) (1225:1225:1225))
        (PORT d[12] (1284:1284:1284) (1478:1478:1478))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (867:867:867) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1466:1466:1466))
        (PORT clk (1984:1984:1984) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1815:1815:1815))
        (PORT d[1] (1663:1663:1663) (1957:1957:1957))
        (PORT d[2] (1378:1378:1378) (1634:1634:1634))
        (PORT d[3] (1638:1638:1638) (1956:1956:1956))
        (PORT d[4] (1487:1487:1487) (1743:1743:1743))
        (PORT d[5] (1637:1637:1637) (1932:1932:1932))
        (PORT d[6] (1704:1704:1704) (2017:2017:2017))
        (PORT d[7] (1930:1930:1930) (2282:2282:2282))
        (PORT d[8] (1747:1747:1747) (2103:2103:2103))
        (PORT d[9] (1391:1391:1391) (1659:1659:1659))
        (PORT d[10] (1813:1813:1813) (2147:2147:2147))
        (PORT d[11] (1603:1603:1603) (1898:1898:1898))
        (PORT d[12] (1686:1686:1686) (1995:1995:1995))
        (PORT clk (1982:1982:1982) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1649:1649:1649))
        (PORT clk (1982:1982:1982) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2220:2220:2220))
        (PORT d[0] (1758:1758:1758) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2370:2370:2370))
        (PORT d[1] (2150:2150:2150) (2509:2509:2509))
        (PORT d[2] (2001:2001:2001) (2358:2358:2358))
        (PORT d[3] (2656:2656:2656) (3057:3057:3057))
        (PORT d[4] (1484:1484:1484) (1767:1767:1767))
        (PORT d[5] (1747:1747:1747) (2080:2080:2080))
        (PORT d[6] (1442:1442:1442) (1667:1667:1667))
        (PORT d[7] (1411:1411:1411) (1662:1662:1662))
        (PORT d[8] (1345:1345:1345) (1587:1587:1587))
        (PORT d[9] (1729:1729:1729) (2042:2042:2042))
        (PORT d[10] (1332:1332:1332) (1586:1586:1586))
        (PORT d[11] (1472:1472:1472) (1721:1721:1721))
        (PORT d[12] (1487:1487:1487) (1737:1737:1737))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (PORT d[0] (1219:1219:1219) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1564:1564:1564))
        (PORT clk (1970:1970:1970) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (2000:2000:2000))
        (PORT d[1] (1164:1164:1164) (1386:1386:1386))
        (PORT d[2] (1189:1189:1189) (1409:1409:1409))
        (PORT d[3] (1683:1683:1683) (2018:2018:2018))
        (PORT d[4] (1312:1312:1312) (1543:1543:1543))
        (PORT d[5] (2019:2019:2019) (2380:2380:2380))
        (PORT d[6] (1348:1348:1348) (1591:1591:1591))
        (PORT d[7] (1769:1769:1769) (2095:2095:2095))
        (PORT d[8] (1519:1519:1519) (1836:1836:1836))
        (PORT d[9] (1658:1658:1658) (1950:1950:1950))
        (PORT d[10] (1753:1753:1753) (2077:2077:2077))
        (PORT d[11] (1803:1803:1803) (2143:2143:2143))
        (PORT d[12] (1696:1696:1696) (1981:1981:1981))
        (PORT clk (1968:1968:1968) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1641:1641:1641))
        (PORT clk (1968:1968:1968) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (2207:2207:2207))
        (PORT d[0] (1737:1737:1737) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1796:1796:1796))
        (PORT d[1] (2394:2394:2394) (2798:2798:2798))
        (PORT d[2] (1539:1539:1539) (1783:1783:1783))
        (PORT d[3] (1999:1999:1999) (2301:2301:2301))
        (PORT d[4] (2012:2012:2012) (2368:2368:2368))
        (PORT d[5] (1903:1903:1903) (2238:2238:2238))
        (PORT d[6] (1420:1420:1420) (1656:1656:1656))
        (PORT d[7] (1288:1288:1288) (1508:1508:1508))
        (PORT d[8] (1558:1558:1558) (1852:1852:1852))
        (PORT d[9] (1455:1455:1455) (1701:1701:1701))
        (PORT d[10] (1266:1266:1266) (1463:1463:1463))
        (PORT d[11] (1264:1264:1264) (1473:1473:1473))
        (PORT d[12] (1424:1424:1424) (1675:1675:1675))
        (PORT clk (1260:1260:1260) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (PORT d[0] (882:882:882) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1283:1283:1283))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1094:1094:1094))
        (PORT datab (2904:2904:2904) (3358:3358:3358))
        (PORT datac (401:401:401) (445:445:445))
        (PORT datad (2159:2159:2159) (2512:2512:2512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1137:1137:1137))
        (PORT datab (2234:2234:2234) (2591:2591:2591))
        (PORT datac (839:839:839) (940:940:940))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1369:1369:1369))
        (PORT clk (1810:1810:1810) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1689:1689:1689))
        (PORT d[1] (1507:1507:1507) (1769:1769:1769))
        (PORT d[2] (1182:1182:1182) (1410:1410:1410))
        (PORT d[3] (1385:1385:1385) (1655:1655:1655))
        (PORT d[4] (1545:1545:1545) (1824:1824:1824))
        (PORT d[5] (1412:1412:1412) (1668:1668:1668))
        (PORT d[6] (1788:1788:1788) (2114:2114:2114))
        (PORT d[7] (2064:2064:2064) (2423:2423:2423))
        (PORT d[8] (1745:1745:1745) (2090:2090:2090))
        (PORT d[9] (1596:1596:1596) (1897:1897:1897))
        (PORT d[10] (1803:1803:1803) (2136:2136:2136))
        (PORT d[11] (1400:1400:1400) (1659:1659:1659))
        (PORT d[12] (1314:1314:1314) (1563:1563:1563))
        (PORT clk (1808:1808:1808) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1569:1569:1569))
        (PORT clk (1808:1808:1808) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (2019:2019:2019))
        (PORT d[0] (1690:1690:1690) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2112:2112:2112))
        (PORT d[1] (2163:2163:2163) (2493:2493:2493))
        (PORT d[2] (1950:1950:1950) (2291:2291:2291))
        (PORT d[3] (1628:1628:1628) (1858:1858:1858))
        (PORT d[4] (1254:1254:1254) (1492:1492:1492))
        (PORT d[5] (1413:1413:1413) (1686:1686:1686))
        (PORT d[6] (1617:1617:1617) (1873:1873:1873))
        (PORT d[7] (1338:1338:1338) (1569:1569:1569))
        (PORT d[8] (1116:1116:1116) (1315:1315:1315))
        (PORT d[9] (1484:1484:1484) (1751:1751:1751))
        (PORT d[10] (1248:1248:1248) (1472:1472:1472))
        (PORT d[11] (1096:1096:1096) (1287:1287:1287))
        (PORT d[12] (1329:1329:1329) (1561:1561:1561))
        (PORT clk (1285:1285:1285) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (PORT d[0] (1054:1054:1054) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1751:1751:1751))
        (PORT clk (2177:2177:2177) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2151:2151:2151))
        (PORT d[1] (1538:1538:1538) (1816:1816:1816))
        (PORT d[2] (1887:1887:1887) (2256:2256:2256))
        (PORT d[3] (1841:1841:1841) (2198:2198:2198))
        (PORT d[4] (1314:1314:1314) (1547:1547:1547))
        (PORT d[5] (2026:2026:2026) (2395:2395:2395))
        (PORT d[6] (1997:1997:1997) (2371:2371:2371))
        (PORT d[7] (2195:2195:2195) (2592:2592:2592))
        (PORT d[8] (1626:1626:1626) (1928:1928:1928))
        (PORT d[9] (1599:1599:1599) (1876:1876:1876))
        (PORT d[10] (2194:2194:2194) (2599:2599:2599))
        (PORT d[11] (2008:2008:2008) (2378:2378:2378))
        (PORT d[12] (1717:1717:1717) (2010:2010:2010))
        (PORT clk (2175:2175:2175) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1784:1784:1784))
        (PORT clk (2175:2175:2175) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2448:2448:2448))
        (PORT d[0] (1870:1870:1870) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2481:2481:2481))
        (PORT d[1] (2373:2373:2373) (2768:2768:2768))
        (PORT d[2] (2292:2292:2292) (2651:2651:2651))
        (PORT d[3] (2370:2370:2370) (2726:2726:2726))
        (PORT d[4] (1806:1806:1806) (2133:2133:2133))
        (PORT d[5] (1819:1819:1819) (2149:2149:2149))
        (PORT d[6] (1762:1762:1762) (2046:2046:2046))
        (PORT d[7] (1514:1514:1514) (1764:1764:1764))
        (PORT d[8] (1813:1813:1813) (2149:2149:2149))
        (PORT d[9] (1481:1481:1481) (1739:1739:1739))
        (PORT d[10] (1276:1276:1276) (1490:1490:1490))
        (PORT d[11] (1440:1440:1440) (1674:1674:1674))
        (PORT d[12] (1552:1552:1552) (1796:1796:1796))
        (PORT clk (1317:1317:1317) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1339:1339:1339))
        (PORT d[0] (1181:1181:1181) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1613:1613:1613))
        (PORT clk (1829:1829:1829) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2232:2232:2232))
        (PORT d[1] (1668:1668:1668) (1933:1933:1933))
        (PORT d[2] (1721:1721:1721) (2009:2009:2009))
        (PORT d[3] (1624:1624:1624) (1935:1935:1935))
        (PORT d[4] (1661:1661:1661) (1943:1943:1943))
        (PORT d[5] (1810:1810:1810) (2130:2130:2130))
        (PORT d[6] (1816:1816:1816) (2156:2156:2156))
        (PORT d[7] (2082:2082:2082) (2452:2452:2452))
        (PORT d[8] (1881:1881:1881) (2220:2220:2220))
        (PORT d[9] (1729:1729:1729) (2031:2031:2031))
        (PORT d[10] (1676:1676:1676) (1973:1973:1973))
        (PORT d[11] (1515:1515:1515) (1804:1804:1804))
        (PORT d[12] (1752:1752:1752) (2077:2077:2077))
        (PORT clk (1827:1827:1827) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1658:1658:1658))
        (PORT clk (1827:1827:1827) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (2025:2025:2025))
        (PORT d[0] (1772:1772:1772) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (2088:2088:2088))
        (PORT d[1] (1742:1742:1742) (2021:2021:2021))
        (PORT d[2] (3044:3044:3044) (3584:3584:3584))
        (PORT d[3] (2377:2377:2377) (2791:2791:2791))
        (PORT d[4] (1465:1465:1465) (1744:1744:1744))
        (PORT d[5] (1577:1577:1577) (1867:1867:1867))
        (PORT d[6] (2077:2077:2077) (2415:2415:2415))
        (PORT d[7] (1572:1572:1572) (1840:1840:1840))
        (PORT d[8] (1503:1503:1503) (1772:1772:1772))
        (PORT d[9] (1573:1573:1573) (1860:1860:1860))
        (PORT d[10] (1543:1543:1543) (1823:1823:1823))
        (PORT d[11] (1448:1448:1448) (1715:1715:1715))
        (PORT d[12] (1581:1581:1581) (1856:1856:1856))
        (PORT clk (1251:1251:1251) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (PORT d[0] (1270:1270:1270) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1273:1273:1273))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1608:1608:1608))
        (PORT clk (1928:1928:1928) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1628:1628:1628))
        (PORT d[1] (1644:1644:1644) (1940:1940:1940))
        (PORT d[2] (1386:1386:1386) (1649:1649:1649))
        (PORT d[3] (1805:1805:1805) (2140:2140:2140))
        (PORT d[4] (1355:1355:1355) (1599:1599:1599))
        (PORT d[5] (1796:1796:1796) (2117:2117:2117))
        (PORT d[6] (1877:1877:1877) (2210:2210:2210))
        (PORT d[7] (2091:2091:2091) (2455:2455:2455))
        (PORT d[8] (1553:1553:1553) (1865:1865:1865))
        (PORT d[9] (1573:1573:1573) (1868:1868:1868))
        (PORT d[10] (1568:1568:1568) (1847:1847:1847))
        (PORT d[11] (1422:1422:1422) (1692:1692:1692))
        (PORT d[12] (1668:1668:1668) (1971:1971:1971))
        (PORT clk (1926:1926:1926) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1589:1589:1589))
        (PORT clk (1926:1926:1926) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (2140:2140:2140))
        (PORT d[0] (1729:1729:1729) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2584:2584:2584))
        (PORT d[1] (2152:2152:2152) (2510:2510:2510))
        (PORT d[2] (1931:1931:1931) (2265:2265:2265))
        (PORT d[3] (2107:2107:2107) (2408:2408:2408))
        (PORT d[4] (1268:1268:1268) (1514:1514:1514))
        (PORT d[5] (1608:1608:1608) (1918:1918:1918))
        (PORT d[6] (1650:1650:1650) (1907:1907:1907))
        (PORT d[7] (1363:1363:1363) (1603:1603:1603))
        (PORT d[8] (1354:1354:1354) (1605:1605:1605))
        (PORT d[9] (1538:1538:1538) (1824:1824:1824))
        (PORT d[10] (1358:1358:1358) (1590:1590:1590))
        (PORT d[11] (1334:1334:1334) (1567:1567:1567))
        (PORT d[12] (1497:1497:1497) (1762:1762:1762))
        (PORT clk (1256:1256:1256) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (PORT d[0] (1147:1147:1147) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1279:1279:1279))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1429:1429:1429))
        (PORT datab (2903:2903:2903) (3357:3357:3357))
        (PORT datac (615:615:615) (698:698:698))
        (PORT datad (2160:2160:2160) (2513:2513:2513))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (941:941:941))
        (PORT datab (2904:2904:2904) (3359:3359:3359))
        (PORT datac (1095:1095:1095) (1245:1245:1245))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (2005:2005:2005) (2380:2380:2380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1424:1424:1424))
        (PORT clk (1768:1768:1768) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2176:2176:2176))
        (PORT d[1] (1652:1652:1652) (1924:1924:1924))
        (PORT d[2] (1551:1551:1551) (1821:1821:1821))
        (PORT d[3] (1815:1815:1815) (2154:2154:2154))
        (PORT d[4] (1533:1533:1533) (1801:1801:1801))
        (PORT d[5] (1809:1809:1809) (2122:2122:2122))
        (PORT d[6] (1807:1807:1807) (2135:2135:2135))
        (PORT d[7] (1893:1893:1893) (2237:2237:2237))
        (PORT d[8] (1684:1684:1684) (1993:1993:1993))
        (PORT d[9] (1560:1560:1560) (1842:1842:1842))
        (PORT d[10] (1658:1658:1658) (1945:1945:1945))
        (PORT d[11] (1666:1666:1666) (1970:1970:1970))
        (PORT d[12] (1924:1924:1924) (2270:2270:2270))
        (PORT clk (1766:1766:1766) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1628:1628:1628))
        (PORT clk (1766:1766:1766) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1959:1959:1959))
        (PORT d[0] (1734:1734:1734) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1960:1960:1960))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2221:2221:2221))
        (PORT d[1] (1873:1873:1873) (2165:2165:2165))
        (PORT d[2] (2034:2034:2034) (2377:2377:2377))
        (PORT d[3] (1898:1898:1898) (2250:2250:2250))
        (PORT d[4] (1490:1490:1490) (1775:1775:1775))
        (PORT d[5] (1596:1596:1596) (1889:1889:1889))
        (PORT d[6] (2096:2096:2096) (2442:2442:2442))
        (PORT d[7] (1546:1546:1546) (1806:1806:1806))
        (PORT d[8] (1321:1321:1321) (1556:1556:1556))
        (PORT d[9] (1526:1526:1526) (1796:1796:1796))
        (PORT d[10] (1539:1539:1539) (1822:1822:1822))
        (PORT d[11] (1585:1585:1585) (1863:1863:1863))
        (PORT d[12] (1412:1412:1412) (1659:1659:1659))
        (PORT clk (1279:1279:1279) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (PORT d[0] (1276:1276:1276) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1300:1300:1300))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1446:1446:1446))
        (PORT clk (1824:1824:1824) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1998:1998:1998))
        (PORT d[1] (1653:1653:1653) (1919:1919:1919))
        (PORT d[2] (1574:1574:1574) (1864:1864:1864))
        (PORT d[3] (1653:1653:1653) (1961:1961:1961))
        (PORT d[4] (1551:1551:1551) (1825:1825:1825))
        (PORT d[5] (1834:1834:1834) (2164:2164:2164))
        (PORT d[6] (1809:1809:1809) (2147:2147:2147))
        (PORT d[7] (1916:1916:1916) (2263:2263:2263))
        (PORT d[8] (1687:1687:1687) (2000:2000:2000))
        (PORT d[9] (1556:1556:1556) (1832:1832:1832))
        (PORT d[10] (1681:1681:1681) (1983:1983:1983))
        (PORT d[11] (1682:1682:1682) (2001:2001:2001))
        (PORT d[12] (1748:1748:1748) (2068:2068:2068))
        (PORT clk (1822:1822:1822) (2009:2009:2009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1829:1829:1829))
        (PORT clk (1822:1822:1822) (2009:2009:2009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (2011:2011:2011))
        (PORT d[0] (1862:1862:1862) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2273:2273:2273))
        (PORT d[1] (1895:1895:1895) (2180:2180:2180))
        (PORT d[2] (2032:2032:2032) (2380:2380:2380))
        (PORT d[3] (2329:2329:2329) (2679:2679:2679))
        (PORT d[4] (1496:1496:1496) (1779:1779:1779))
        (PORT d[5] (1663:1663:1663) (1958:1958:1958))
        (PORT d[6] (2097:2097:2097) (2443:2443:2443))
        (PORT d[7] (1562:1562:1562) (1827:1827:1827))
        (PORT d[8] (1353:1353:1353) (1595:1595:1595))
        (PORT d[9] (1566:1566:1566) (1852:1852:1852))
        (PORT d[10] (1522:1522:1522) (1809:1809:1809))
        (PORT d[11] (1415:1415:1415) (1668:1668:1668))
        (PORT d[12] (1417:1417:1417) (1662:1662:1662))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (1271:1271:1271) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1372:1372:1372))
        (PORT clk (1815:1815:1815) (2022:2022:2022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1808:1808:1808))
        (PORT d[1] (1308:1308:1308) (1550:1550:1550))
        (PORT d[2] (1352:1352:1352) (1587:1587:1587))
        (PORT d[3] (1260:1260:1260) (1514:1514:1514))
        (PORT d[4] (1350:1350:1350) (1594:1594:1594))
        (PORT d[5] (1565:1565:1565) (1831:1831:1831))
        (PORT d[6] (1681:1681:1681) (1971:1971:1971))
        (PORT d[7] (1887:1887:1887) (2217:2217:2217))
        (PORT d[8] (1697:1697:1697) (2038:2038:2038))
        (PORT d[9] (1584:1584:1584) (1893:1893:1893))
        (PORT d[10] (1606:1606:1606) (1902:1902:1902))
        (PORT d[11] (1416:1416:1416) (1694:1694:1694))
        (PORT d[12] (1468:1468:1468) (1741:1741:1741))
        (PORT clk (1813:1813:1813) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1532:1532:1532))
        (PORT clk (1813:1813:1813) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (2022:2022:2022))
        (PORT d[0] (1532:1532:1532) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2990:2990:2990))
        (PORT d[1] (2499:2499:2499) (2899:2899:2899))
        (PORT d[2] (1746:1746:1746) (2049:2049:2049))
        (PORT d[3] (1930:1930:1930) (2205:2205:2205))
        (PORT d[4] (1467:1467:1467) (1730:1730:1730))
        (PORT d[5] (1794:1794:1794) (2130:2130:2130))
        (PORT d[6] (1656:1656:1656) (1922:1922:1922))
        (PORT d[7] (1327:1327:1327) (1547:1547:1547))
        (PORT d[8] (1156:1156:1156) (1361:1361:1361))
        (PORT d[9] (1491:1491:1491) (1751:1751:1751))
        (PORT d[10] (1294:1294:1294) (1521:1521:1521))
        (PORT d[11] (1345:1345:1345) (1593:1593:1593))
        (PORT d[12] (1320:1320:1320) (1550:1550:1550))
        (PORT clk (1256:1256:1256) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (PORT d[0] (1080:1080:1080) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1279:1279:1279))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1462:1462:1462))
        (PORT clk (2004:2004:2004) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1836:1836:1836))
        (PORT d[1] (1658:1658:1658) (1950:1950:1950))
        (PORT d[2] (1404:1404:1404) (1664:1664:1664))
        (PORT d[3] (1597:1597:1597) (1903:1903:1903))
        (PORT d[4] (1399:1399:1399) (1667:1667:1667))
        (PORT d[5] (1620:1620:1620) (1906:1906:1906))
        (PORT d[6] (1718:1718:1718) (2026:2026:2026))
        (PORT d[7] (1959:1959:1959) (2318:2318:2318))
        (PORT d[8] (1869:1869:1869) (2216:2216:2216))
        (PORT d[9] (1673:1673:1673) (1978:1978:1978))
        (PORT d[10] (1937:1937:1937) (2293:2293:2293))
        (PORT d[11] (1754:1754:1754) (2080:2080:2080))
        (PORT d[12] (1704:1704:1704) (2022:2022:2022))
        (PORT clk (2002:2002:2002) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1651:1651:1651))
        (PORT clk (2002:2002:2002) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2241:2241:2241))
        (PORT d[0] (1751:1751:1751) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2547:2547:2547))
        (PORT d[1] (2306:2306:2306) (2674:2674:2674))
        (PORT d[2] (1992:1992:1992) (2352:2352:2352))
        (PORT d[3] (2516:2516:2516) (2912:2912:2912))
        (PORT d[4] (2184:2184:2184) (2572:2572:2572))
        (PORT d[5] (1785:1785:1785) (2111:2111:2111))
        (PORT d[6] (1807:1807:1807) (2085:2085:2085))
        (PORT d[7] (1381:1381:1381) (1628:1628:1628))
        (PORT d[8] (1341:1341:1341) (1586:1586:1586))
        (PORT d[9] (1679:1679:1679) (1977:1977:1977))
        (PORT d[10] (1515:1515:1515) (1799:1799:1799))
        (PORT d[11] (1531:1531:1531) (1802:1802:1802))
        (PORT d[12] (1444:1444:1444) (1689:1689:1689))
        (PORT clk (1292:1292:1292) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (PORT d[0] (1245:1245:1245) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (445:445:445))
        (PORT datab (1040:1040:1040) (1191:1191:1191))
        (PORT datac (2171:2171:2171) (2556:2556:2556))
        (PORT datad (2004:2004:2004) (2374:2374:2374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2400:2400:2400))
        (PORT datab (955:955:955) (1113:1113:1113))
        (PORT datac (827:827:827) (969:969:969))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1812:1812:1812))
        (PORT clk (2018:2018:2018) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (2041:2041:2041))
        (PORT d[1] (1657:1657:1657) (1947:1947:1947))
        (PORT d[2] (1575:1575:1575) (1862:1862:1862))
        (PORT d[3] (1463:1463:1463) (1743:1743:1743))
        (PORT d[4] (1734:1734:1734) (2039:2039:2039))
        (PORT d[5] (1627:1627:1627) (1912:1912:1912))
        (PORT d[6] (1707:1707:1707) (2009:2009:2009))
        (PORT d[7] (2090:2090:2090) (2465:2465:2465))
        (PORT d[8] (1702:1702:1702) (2023:2023:2023))
        (PORT d[9] (1834:1834:1834) (2163:2163:2163))
        (PORT d[10] (1930:1930:1930) (2289:2289:2289))
        (PORT d[11] (1640:1640:1640) (1949:1949:1949))
        (PORT d[12] (1693:1693:1693) (2003:2003:2003))
        (PORT clk (2016:2016:2016) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1832:1832:1832))
        (PORT clk (2016:2016:2016) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2262:2262:2262))
        (PORT d[0] (1934:1934:1934) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2391:2391:2391))
        (PORT d[1] (2278:2278:2278) (2641:2641:2641))
        (PORT d[2] (1825:1825:1825) (2155:2155:2155))
        (PORT d[3] (2695:2695:2695) (3117:3117:3117))
        (PORT d[4] (2009:2009:2009) (2375:2375:2375))
        (PORT d[5] (1806:1806:1806) (2138:2138:2138))
        (PORT d[6] (1799:1799:1799) (2079:2079:2079))
        (PORT d[7] (1560:1560:1560) (1823:1823:1823))
        (PORT d[8] (1364:1364:1364) (1614:1614:1614))
        (PORT d[9] (1697:1697:1697) (2010:2010:2010))
        (PORT d[10] (1664:1664:1664) (1951:1951:1951))
        (PORT d[11] (1512:1512:1512) (1781:1781:1781))
        (PORT d[12] (1459:1459:1459) (1714:1714:1714))
        (PORT clk (1292:1292:1292) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1314:1314:1314))
        (PORT d[0] (1252:1252:1252) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1313:1313:1313))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (615:615:615) (729:729:729))
        (PORT clk (1707:1707:1707) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1437:1437:1437))
        (PORT d[1] (1321:1321:1321) (1552:1552:1552))
        (PORT d[2] (1305:1305:1305) (1502:1502:1502))
        (PORT d[3] (1027:1027:1027) (1238:1238:1238))
        (PORT d[4] (1038:1038:1038) (1204:1204:1204))
        (PORT d[5] (1553:1553:1553) (1822:1822:1822))
        (PORT d[6] (1615:1615:1615) (1919:1919:1919))
        (PORT d[7] (2268:2268:2268) (2655:2655:2655))
        (PORT d[8] (1328:1328:1328) (1599:1599:1599))
        (PORT d[9] (1162:1162:1162) (1378:1378:1378))
        (PORT d[10] (1576:1576:1576) (1860:1860:1860))
        (PORT d[11] (1212:1212:1212) (1439:1439:1439))
        (PORT d[12] (1266:1266:1266) (1499:1499:1499))
        (PORT clk (1705:1705:1705) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1214:1214:1214))
        (PORT clk (1705:1705:1705) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1886:1886:1886))
        (PORT d[0] (1379:1379:1379) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1903:1903:1903))
        (PORT d[1] (1834:1834:1834) (2128:2128:2128))
        (PORT d[2] (1663:1663:1663) (1919:1919:1919))
        (PORT d[3] (1396:1396:1396) (1600:1600:1600))
        (PORT d[4] (1186:1186:1186) (1402:1402:1402))
        (PORT d[5] (1386:1386:1386) (1648:1648:1648))
        (PORT d[6] (1812:1812:1812) (2071:2071:2071))
        (PORT d[7] (1088:1088:1088) (1274:1274:1274))
        (PORT d[8] (1090:1090:1090) (1286:1286:1286))
        (PORT d[9] (1456:1456:1456) (1718:1718:1718))
        (PORT d[10] (1235:1235:1235) (1467:1467:1467))
        (PORT d[11] (1120:1120:1120) (1313:1313:1313))
        (PORT d[12] (1281:1281:1281) (1503:1503:1503))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1084:1084:1084) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1228:1228:1228))
        (PORT clk (1793:1793:1793) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1830:1830:1830))
        (PORT d[1] (1301:1301:1301) (1543:1543:1543))
        (PORT d[2] (1185:1185:1185) (1407:1407:1407))
        (PORT d[3] (1370:1370:1370) (1629:1629:1629))
        (PORT d[4] (1185:1185:1185) (1411:1411:1411))
        (PORT d[5] (1423:1423:1423) (1684:1684:1684))
        (PORT d[6] (1802:1802:1802) (2131:2131:2131))
        (PORT d[7] (1744:1744:1744) (2059:2059:2059))
        (PORT d[8] (1705:1705:1705) (2043:2043:2043))
        (PORT d[9] (1590:1590:1590) (1886:1886:1886))
        (PORT d[10] (1531:1531:1531) (1825:1825:1825))
        (PORT d[11] (1415:1415:1415) (1684:1684:1684))
        (PORT d[12] (1491:1491:1491) (1765:1765:1765))
        (PORT clk (1791:1791:1791) (1993:1993:1993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1385:1385:1385))
        (PORT clk (1791:1791:1791) (1993:1993:1993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1995:1995:1995))
        (PORT d[0] (1528:1528:1528) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1915:1915:1915))
        (PORT d[1] (1983:1983:1983) (2295:2295:2295))
        (PORT d[2] (1904:1904:1904) (2237:2237:2237))
        (PORT d[3] (1783:1783:1783) (2053:2053:2053))
        (PORT d[4] (1266:1266:1266) (1498:1498:1498))
        (PORT d[5] (1563:1563:1563) (1848:1848:1848))
        (PORT d[6] (1472:1472:1472) (1721:1721:1721))
        (PORT d[7] (1145:1145:1145) (1343:1343:1343))
        (PORT d[8] (1131:1131:1131) (1333:1333:1333))
        (PORT d[9] (1512:1512:1512) (1785:1785:1785))
        (PORT d[10] (1537:1537:1537) (1790:1790:1790))
        (PORT d[11] (1104:1104:1104) (1302:1302:1302))
        (PORT d[12] (1298:1298:1298) (1525:1525:1525))
        (PORT clk (1274:1274:1274) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (PORT d[0] (1079:1079:1079) (1202:1202:1202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1615:1615:1615))
        (PORT clk (2070:2070:2070) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (2197:2197:2197))
        (PORT d[1] (1793:1793:1793) (2100:2100:2100))
        (PORT d[2] (1871:1871:1871) (2188:2188:2188))
        (PORT d[3] (1620:1620:1620) (1928:1928:1928))
        (PORT d[4] (1504:1504:1504) (1763:1763:1763))
        (PORT d[5] (1656:1656:1656) (1962:1962:1962))
        (PORT d[6] (1889:1889:1889) (2223:2223:2223))
        (PORT d[7] (2084:2084:2084) (2453:2453:2453))
        (PORT d[8] (1850:1850:1850) (2190:2190:2190))
        (PORT d[9] (2011:2011:2011) (2359:2359:2359))
        (PORT d[10] (1915:1915:1915) (2266:2266:2266))
        (PORT d[11] (1890:1890:1890) (2226:2226:2226))
        (PORT d[12] (1813:1813:1813) (2136:2136:2136))
        (PORT clk (2068:2068:2068) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1831:1831:1831))
        (PORT clk (2068:2068:2068) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2316:2316:2316))
        (PORT d[0] (1912:1912:1912) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2395:2395:2395))
        (PORT d[1] (2297:2297:2297) (2663:2663:2663))
        (PORT d[2] (2645:2645:2645) (3113:3113:3113))
        (PORT d[3] (2722:2722:2722) (3147:3147:3147))
        (PORT d[4] (1833:1833:1833) (2170:2170:2170))
        (PORT d[5] (1890:1890:1890) (2229:2229:2229))
        (PORT d[6] (1918:1918:1918) (2206:2206:2206))
        (PORT d[7] (1549:1549:1549) (1819:1819:1819))
        (PORT d[8] (1557:1557:1557) (1835:1835:1835))
        (PORT d[9] (1891:1891:1891) (2231:2231:2231))
        (PORT d[10] (1678:1678:1678) (1964:1964:1964))
        (PORT d[11] (1688:1688:1688) (1980:1980:1980))
        (PORT d[12] (1647:1647:1647) (1929:1929:1929))
        (PORT clk (1300:1300:1300) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1321:1321:1321))
        (PORT d[0] (1295:1295:1295) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1320:1320:1320))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (605:605:605))
        (PORT datab (2191:2191:2191) (2577:2577:2577))
        (PORT datac (882:882:882) (1021:1021:1021))
        (PORT datad (2005:2005:2005) (2375:2375:2375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1057:1057:1057))
        (PORT datab (855:855:855) (978:978:978))
        (PORT datac (2172:2172:2172) (2558:2558:2558))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1790:1790:1790) (2104:2104:2104))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (2772:2772:2772) (3193:3193:3193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1186:1186:1186))
        (PORT clk (1617:1617:1617) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1718:1718:1718))
        (PORT d[1] (1448:1448:1448) (1686:1686:1686))
        (PORT d[2] (1525:1525:1525) (1803:1803:1803))
        (PORT d[3] (1425:1425:1425) (1696:1696:1696))
        (PORT d[4] (1366:1366:1366) (1616:1616:1616))
        (PORT d[5] (1669:1669:1669) (1969:1969:1969))
        (PORT d[6] (1634:1634:1634) (1939:1939:1939))
        (PORT d[7] (1551:1551:1551) (1840:1840:1840))
        (PORT d[8] (1472:1472:1472) (1750:1750:1750))
        (PORT d[9] (1283:1283:1283) (1518:1518:1518))
        (PORT d[10] (1545:1545:1545) (1802:1802:1802))
        (PORT d[11] (1467:1467:1467) (1750:1750:1750))
        (PORT d[12] (1516:1516:1516) (1796:1796:1796))
        (PORT clk (1615:1615:1615) (1769:1769:1769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1521:1521:1521))
        (PORT clk (1615:1615:1615) (1769:1769:1769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1771:1771:1771))
        (PORT d[0] (1642:1642:1642) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1622:1622:1622))
        (PORT d[1] (1678:1678:1678) (1940:1940:1940))
        (PORT d[2] (2470:2470:2470) (2915:2915:2915))
        (PORT d[3] (1681:1681:1681) (1994:1994:1994))
        (PORT d[4] (1505:1505:1505) (1782:1782:1782))
        (PORT d[5] (1515:1515:1515) (1784:1784:1784))
        (PORT d[6] (1891:1891:1891) (2208:2208:2208))
        (PORT d[7] (1303:1303:1303) (1525:1525:1525))
        (PORT d[8] (1130:1130:1130) (1332:1332:1332))
        (PORT d[9] (1730:1730:1730) (2036:2036:2036))
        (PORT d[10] (1465:1465:1465) (1721:1721:1721))
        (PORT d[11] (1201:1201:1201) (1419:1419:1419))
        (PORT d[12] (1172:1172:1172) (1367:1367:1367))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1150:1150:1150) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (675:675:675) (780:780:780))
        (PORT clk (1608:1608:1608) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1398:1398:1398))
        (PORT d[1] (1405:1405:1405) (1648:1648:1648))
        (PORT d[2] (1009:1009:1009) (1173:1173:1173))
        (PORT d[3] (1327:1327:1327) (1568:1568:1568))
        (PORT d[4] (1131:1131:1131) (1338:1338:1338))
        (PORT d[5] (1383:1383:1383) (1636:1636:1636))
        (PORT d[6] (1454:1454:1454) (1739:1739:1739))
        (PORT d[7] (1531:1531:1531) (1811:1811:1811))
        (PORT d[8] (1342:1342:1342) (1618:1618:1618))
        (PORT d[9] (1261:1261:1261) (1486:1486:1486))
        (PORT d[10] (1081:1081:1081) (1276:1276:1276))
        (PORT d[11] (1197:1197:1197) (1427:1427:1427))
        (PORT d[12] (1503:1503:1503) (1781:1781:1781))
        (PORT clk (1606:1606:1606) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1273:1273:1273))
        (PORT clk (1606:1606:1606) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1780:1780:1780))
        (PORT d[0] (1436:1436:1436) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1781:1781:1781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1572:1572:1572))
        (PORT d[1] (1825:1825:1825) (2118:2118:2118))
        (PORT d[2] (1485:1485:1485) (1720:1720:1720))
        (PORT d[3] (1640:1640:1640) (1872:1872:1872))
        (PORT d[4] (860:860:860) (1031:1031:1031))
        (PORT d[5] (1340:1340:1340) (1600:1600:1600))
        (PORT d[6] (1606:1606:1606) (1832:1832:1832))
        (PORT d[7] (1132:1132:1132) (1328:1328:1328))
        (PORT d[8] (904:904:904) (1065:1065:1065))
        (PORT d[9] (1483:1483:1483) (1749:1749:1749))
        (PORT d[10] (1319:1319:1319) (1535:1535:1535))
        (PORT d[11] (1010:1010:1010) (1202:1202:1202))
        (PORT d[12] (1046:1046:1046) (1221:1221:1221))
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (PORT d[0] (790:790:790) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1875:1875:1875))
        (PORT datab (1211:1211:1211) (1378:1378:1378))
        (PORT datac (2170:2170:2170) (2555:2555:2555))
        (PORT datad (2004:2004:2004) (2374:2374:2374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1424:1424:1424))
        (PORT clk (1765:1765:1765) (1961:1961:1961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2174:2174:2174))
        (PORT d[1] (1654:1654:1654) (1923:1923:1923))
        (PORT d[2] (1395:1395:1395) (1652:1652:1652))
        (PORT d[3] (1829:1829:1829) (2171:2171:2171))
        (PORT d[4] (1404:1404:1404) (1669:1669:1669))
        (PORT d[5] (1669:1669:1669) (1974:1974:1974))
        (PORT d[6] (1827:1827:1827) (2166:2166:2166))
        (PORT d[7] (1756:1756:1756) (2084:2084:2084))
        (PORT d[8] (1868:1868:1868) (2203:2203:2203))
        (PORT d[9] (1789:1789:1789) (2123:2123:2123))
        (PORT d[10] (1482:1482:1482) (1740:1740:1740))
        (PORT d[11] (1516:1516:1516) (1806:1806:1806))
        (PORT d[12] (1931:1931:1931) (2277:2277:2277))
        (PORT clk (1763:1763:1763) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1703:1703:1703))
        (PORT clk (1763:1763:1763) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1961:1961:1961))
        (PORT d[0] (1880:1880:1880) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (2051:2051:2051))
        (PORT d[1] (1726:1726:1726) (1989:1989:1989))
        (PORT d[2] (2306:2306:2306) (2684:2684:2684))
        (PORT d[3] (2106:2106:2106) (2427:2427:2427))
        (PORT d[4] (1285:1285:1285) (1525:1525:1525))
        (PORT d[5] (1395:1395:1395) (1646:1646:1646))
        (PORT d[6] (2119:2119:2119) (2472:2472:2472))
        (PORT d[7] (1534:1534:1534) (1793:1793:1793))
        (PORT d[8] (1307:1307:1307) (1534:1534:1534))
        (PORT d[9] (1533:1533:1533) (1808:1808:1808))
        (PORT d[10] (1537:1537:1537) (1816:1816:1816))
        (PORT d[11] (1456:1456:1456) (1727:1727:1727))
        (PORT d[12] (1400:1400:1400) (1645:1645:1645))
        (PORT clk (1284:1284:1284) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (PORT d[0] (1244:1244:1244) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (554:554:554) (647:647:647))
        (PORT clk (1601:1601:1601) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1421:1421:1421))
        (PORT d[1] (1383:1383:1383) (1620:1620:1620))
        (PORT d[2] (973:973:973) (1134:1134:1134))
        (PORT d[3] (1172:1172:1172) (1393:1393:1393))
        (PORT d[4] (1144:1144:1144) (1359:1359:1359))
        (PORT d[5] (1344:1344:1344) (1570:1570:1570))
        (PORT d[6] (1470:1470:1470) (1734:1734:1734))
        (PORT d[7] (1521:1521:1521) (1786:1786:1786))
        (PORT d[8] (1353:1353:1353) (1632:1632:1632))
        (PORT d[9] (1244:1244:1244) (1472:1472:1472))
        (PORT d[10] (1062:1062:1062) (1253:1253:1253))
        (PORT d[11] (1398:1398:1398) (1652:1652:1652))
        (PORT d[12] (1511:1511:1511) (1789:1789:1789))
        (PORT clk (1599:1599:1599) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1146:1146:1146))
        (PORT clk (1599:1599:1599) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1772:1772:1772))
        (PORT d[0] (1365:1365:1365) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1763:1763:1763))
        (PORT d[1] (1224:1224:1224) (1392:1392:1392))
        (PORT d[2] (1470:1470:1470) (1700:1700:1700))
        (PORT d[3] (1759:1759:1759) (2008:2008:2008))
        (PORT d[4] (870:870:870) (1046:1046:1046))
        (PORT d[5] (1264:1264:1264) (1474:1474:1474))
        (PORT d[6] (1438:1438:1438) (1641:1641:1641))
        (PORT d[7] (1143:1143:1143) (1338:1338:1338))
        (PORT d[8] (892:892:892) (1053:1053:1053))
        (PORT d[9] (1832:1832:1832) (2150:2150:2150))
        (PORT d[10] (1226:1226:1226) (1425:1425:1425))
        (PORT d[11] (895:895:895) (1058:1058:1058))
        (PORT d[12] (949:949:949) (1115:1115:1115))
        (PORT clk (1297:1297:1297) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (PORT d[0] (789:789:789) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (2191:2191:2191) (2578:2578:2578))
        (PORT datac (1155:1155:1155) (1330:1330:1330))
        (PORT datad (1192:1192:1192) (1355:1355:1355))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (604:604:604) (713:713:713))
        (PORT clk (1728:1728:1728) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1435:1435:1435))
        (PORT d[1] (1448:1448:1448) (1698:1698:1698))
        (PORT d[2] (1311:1311:1311) (1550:1550:1550))
        (PORT d[3] (1199:1199:1199) (1442:1442:1442))
        (PORT d[4] (1564:1564:1564) (1852:1852:1852))
        (PORT d[5] (1392:1392:1392) (1639:1639:1639))
        (PORT d[6] (1450:1450:1450) (1731:1731:1731))
        (PORT d[7] (2257:2257:2257) (2641:2641:2641))
        (PORT d[8] (1329:1329:1329) (1600:1600:1600))
        (PORT d[9] (1142:1142:1142) (1352:1352:1352))
        (PORT d[10] (1572:1572:1572) (1864:1864:1864))
        (PORT d[11] (1412:1412:1412) (1678:1678:1678))
        (PORT d[12] (1275:1275:1275) (1510:1510:1510))
        (PORT clk (1726:1726:1726) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1167:1167:1167))
        (PORT clk (1726:1726:1726) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1908:1908:1908))
        (PORT d[0] (1355:1355:1355) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2142:2142:2142))
        (PORT d[1] (1795:1795:1795) (2082:2082:2082))
        (PORT d[2] (2141:2141:2141) (2507:2507:2507))
        (PORT d[3] (1396:1396:1396) (1594:1594:1594))
        (PORT d[4] (1049:1049:1049) (1255:1255:1255))
        (PORT d[5] (1375:1375:1375) (1636:1636:1636))
        (PORT d[6] (1483:1483:1483) (1733:1733:1733))
        (PORT d[7] (1367:1367:1367) (1601:1601:1601))
        (PORT d[8] (1091:1091:1091) (1287:1287:1287))
        (PORT d[9] (1311:1311:1311) (1560:1560:1560))
        (PORT d[10] (1391:1391:1391) (1622:1622:1622))
        (PORT d[11] (1102:1102:1102) (1288:1288:1288))
        (PORT d[12] (1299:1299:1299) (1532:1532:1532))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (972:972:972) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1549:1549:1549))
        (PORT clk (1965:1965:1965) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1827:1827:1827))
        (PORT d[1] (1318:1318:1318) (1548:1548:1548))
        (PORT d[2] (1026:1026:1026) (1235:1235:1235))
        (PORT d[3] (1501:1501:1501) (1811:1811:1811))
        (PORT d[4] (1132:1132:1132) (1336:1336:1336))
        (PORT d[5] (1808:1808:1808) (2129:2129:2129))
        (PORT d[6] (1352:1352:1352) (1596:1596:1596))
        (PORT d[7] (1928:1928:1928) (2279:2279:2279))
        (PORT d[8] (1653:1653:1653) (1984:1984:1984))
        (PORT d[9] (1415:1415:1415) (1671:1671:1671))
        (PORT d[10] (1579:1579:1579) (1870:1870:1870))
        (PORT d[11] (1767:1767:1767) (2102:2102:2102))
        (PORT d[12] (1690:1690:1690) (1975:1975:1975))
        (PORT clk (1963:1963:1963) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1749:1749:1749))
        (PORT clk (1963:1963:1963) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (2204:2204:2204))
        (PORT d[0] (1865:1865:1865) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1967:1967:1967))
        (PORT d[1] (2240:2240:2240) (2628:2628:2628))
        (PORT d[2] (1698:1698:1698) (1962:1962:1962))
        (PORT d[3] (1993:1993:1993) (2298:2298:2298))
        (PORT d[4] (1852:1852:1852) (2190:2190:2190))
        (PORT d[5] (2110:2110:2110) (2483:2483:2483))
        (PORT d[6] (1709:1709:1709) (1998:1998:1998))
        (PORT d[7] (1286:1286:1286) (1491:1491:1491))
        (PORT d[8] (1583:1583:1583) (1872:1872:1872))
        (PORT d[9] (1291:1291:1291) (1531:1531:1531))
        (PORT d[10] (1133:1133:1133) (1318:1318:1318))
        (PORT d[11] (1262:1262:1262) (1473:1473:1473))
        (PORT d[12] (1462:1462:1462) (1721:1721:1721))
        (PORT clk (1260:1260:1260) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (PORT d[0] (1110:1110:1110) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1283:1283:1283))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1769:1769:1769))
        (PORT clk (2157:2157:2157) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1920:1920:1920))
        (PORT d[1] (1552:1552:1552) (1832:1832:1832))
        (PORT d[2] (1367:1367:1367) (1614:1614:1614))
        (PORT d[3] (1637:1637:1637) (1965:1965:1965))
        (PORT d[4] (1554:1554:1554) (1845:1845:1845))
        (PORT d[5] (2035:2035:2035) (2388:2388:2388))
        (PORT d[6] (1990:1990:1990) (2359:2359:2359))
        (PORT d[7] (2035:2035:2035) (2415:2415:2415))
        (PORT d[8] (1912:1912:1912) (2263:2263:2263))
        (PORT d[9] (1607:1607:1607) (1889:1889:1889))
        (PORT d[10] (2176:2176:2176) (2577:2577:2577))
        (PORT d[11] (1860:1860:1860) (2215:2215:2215))
        (PORT d[12] (1585:1585:1585) (1864:1864:1864))
        (PORT clk (2155:2155:2155) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2051:2051:2051))
        (PORT clk (2155:2155:2155) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2419:2419:2419))
        (PORT d[0] (2099:2099:2099) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2277:2277:2277))
        (PORT d[1] (2406:2406:2406) (2811:2811:2811))
        (PORT d[2] (2111:2111:2111) (2444:2444:2444))
        (PORT d[3] (2372:2372:2372) (2733:2733:2733))
        (PORT d[4] (1878:1878:1878) (2234:2234:2234))
        (PORT d[5] (2009:2009:2009) (2361:2361:2361))
        (PORT d[6] (1752:1752:1752) (2035:2035:2035))
        (PORT d[7] (1321:1321:1321) (1537:1537:1537))
        (PORT d[8] (1695:1695:1695) (2002:2002:2002))
        (PORT d[9] (1352:1352:1352) (1607:1607:1607))
        (PORT d[10] (1301:1301:1301) (1531:1531:1531))
        (PORT d[11] (1299:1299:1299) (1524:1524:1524))
        (PORT d[12] (1422:1422:1422) (1651:1651:1651))
        (PORT clk (1308:1308:1308) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (PORT d[0] (1150:1150:1150) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (892:892:892))
        (PORT datab (1220:1220:1220) (1384:1384:1384))
        (PORT datac (2171:2171:2171) (2557:2557:2557))
        (PORT datad (2004:2004:2004) (2374:2374:2374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1636:1636:1636))
        (PORT clk (1911:1911:1911) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2224:2224:2224))
        (PORT d[1] (1653:1653:1653) (1914:1914:1914))
        (PORT d[2] (1741:1741:1741) (2047:2047:2047))
        (PORT d[3] (1616:1616:1616) (1926:1926:1926))
        (PORT d[4] (1712:1712:1712) (2010:2010:2010))
        (PORT d[5] (1851:1851:1851) (2180:2180:2180))
        (PORT d[6] (1732:1732:1732) (2040:2040:2040))
        (PORT d[7] (2102:2102:2102) (2474:2474:2474))
        (PORT d[8] (1878:1878:1878) (2214:2214:2214))
        (PORT d[9] (1767:1767:1767) (2081:2081:2081))
        (PORT d[10] (1524:1524:1524) (1807:1807:1807))
        (PORT d[11] (1691:1691:1691) (2004:2004:2004))
        (PORT d[12] (1673:1673:1673) (1980:1980:1980))
        (PORT clk (1909:1909:1909) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1888:1888:1888))
        (PORT clk (1909:1909:1909) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2133:2133:2133))
        (PORT d[0] (1955:1955:1955) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2097:2097:2097))
        (PORT d[1] (1902:1902:1902) (2197:2197:2197))
        (PORT d[2] (3014:3014:3014) (3548:3548:3548))
        (PORT d[3] (2086:2086:2086) (2467:2467:2467))
        (PORT d[4] (1480:1480:1480) (1760:1760:1760))
        (PORT d[5] (1581:1581:1581) (1871:1871:1871))
        (PORT d[6] (1930:1930:1930) (2222:2222:2222))
        (PORT d[7] (1577:1577:1577) (1843:1843:1843))
        (PORT d[8] (1533:1533:1533) (1809:1809:1809))
        (PORT d[9] (1746:1746:1746) (2061:2061:2061))
        (PORT d[10] (1550:1550:1550) (1831:1831:1831))
        (PORT d[11] (1656:1656:1656) (1960:1960:1960))
        (PORT d[12] (1598:1598:1598) (1873:1873:1873))
        (PORT clk (1251:1251:1251) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (PORT d[0] (1320:1320:1320) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1273:1273:1273))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (970:970:970))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (994:994:994) (1154:1154:1154))
        (PORT datad (2005:2005:2005) (2375:2375:2375))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (1859:1859:1859) (2171:2171:2171))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1384:1384:1384))
        (PORT datab (156:156:156) (200:200:200))
        (PORT datac (1087:1087:1087) (1249:1249:1249))
        (PORT datad (124:124:124) (147:147:147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2635:2635:2635) (3002:3002:3002))
        (PORT datab (338:338:338) (407:407:407))
        (PORT datac (1230:1230:1230) (1408:1408:1408))
        (PORT datad (761:761:761) (854:854:854))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2332:2332:2332))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1019:1019:1019) (1100:1100:1100))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1475:1475:1475))
        (PORT clk (2084:2084:2084) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2389:2389:2389))
        (PORT d[1] (1510:1510:1510) (1785:1785:1785))
        (PORT d[2] (1673:1673:1673) (1997:1997:1997))
        (PORT d[3] (1639:1639:1639) (1927:1927:1927))
        (PORT d[4] (1416:1416:1416) (1670:1670:1670))
        (PORT d[5] (1902:1902:1902) (2223:2223:2223))
        (PORT d[6] (1829:1829:1829) (2184:2184:2184))
        (PORT d[7] (1770:1770:1770) (2089:2089:2089))
        (PORT d[8] (1199:1199:1199) (1423:1423:1423))
        (PORT d[9] (1577:1577:1577) (1883:1883:1883))
        (PORT d[10] (1407:1407:1407) (1676:1676:1676))
        (PORT d[11] (1742:1742:1742) (2078:2078:2078))
        (PORT d[12] (1548:1548:1548) (1831:1831:1831))
        (PORT clk (2082:2082:2082) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1655:1655:1655))
        (PORT clk (2082:2082:2082) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2325:2325:2325))
        (PORT d[0] (1748:1748:1748) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (2033:2033:2033))
        (PORT d[1] (2135:2135:2135) (2492:2492:2492))
        (PORT d[2] (1632:1632:1632) (1937:1937:1937))
        (PORT d[3] (1986:1986:1986) (2366:2366:2366))
        (PORT d[4] (1872:1872:1872) (2234:2234:2234))
        (PORT d[5] (2160:2160:2160) (2545:2545:2545))
        (PORT d[6] (2122:2122:2122) (2468:2468:2468))
        (PORT d[7] (1523:1523:1523) (1792:1792:1792))
        (PORT d[8] (1259:1259:1259) (1504:1504:1504))
        (PORT d[9] (1154:1154:1154) (1373:1373:1373))
        (PORT d[10] (1418:1418:1418) (1671:1671:1671))
        (PORT d[11] (1294:1294:1294) (1523:1523:1523))
        (PORT d[12] (1086:1086:1086) (1274:1274:1274))
        (PORT clk (1299:1299:1299) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (PORT d[0] (1035:1035:1035) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1782:1782:1782))
        (PORT clk (2307:2307:2307) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1927:1927:1927))
        (PORT d[1] (1719:1719:1719) (2032:2032:2032))
        (PORT d[2] (1781:1781:1781) (2131:2131:2131))
        (PORT d[3] (2139:2139:2139) (2552:2552:2552))
        (PORT d[4] (1505:1505:1505) (1788:1788:1788))
        (PORT d[5] (1732:1732:1732) (2026:2026:2026))
        (PORT d[6] (2307:2307:2307) (2736:2736:2736))
        (PORT d[7] (2173:2173:2173) (2576:2576:2576))
        (PORT d[8] (1693:1693:1693) (2019:2019:2019))
        (PORT d[9] (2202:2202:2202) (2601:2601:2601))
        (PORT d[10] (1573:1573:1573) (1870:1870:1870))
        (PORT d[11] (2246:2246:2246) (2668:2668:2668))
        (PORT d[12] (1884:1884:1884) (2219:2219:2219))
        (PORT clk (2305:2305:2305) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1842:1842:1842))
        (PORT clk (2305:2305:2305) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2594:2594:2594))
        (PORT d[0] (1906:1906:1906) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1927:1927:1927))
        (PORT d[1] (2510:2510:2510) (2940:2940:2940))
        (PORT d[2] (1757:1757:1757) (2081:2081:2081))
        (PORT d[3] (2473:2473:2473) (2927:2927:2927))
        (PORT d[4] (1917:1917:1917) (2289:2289:2289))
        (PORT d[5] (1805:1805:1805) (2136:2136:2136))
        (PORT d[6] (2132:2132:2132) (2477:2477:2477))
        (PORT d[7] (1442:1442:1442) (1684:1684:1684))
        (PORT d[8] (1267:1267:1267) (1504:1504:1504))
        (PORT d[9] (1387:1387:1387) (1653:1653:1653))
        (PORT d[10] (1500:1500:1500) (1779:1779:1779))
        (PORT d[11] (1493:1493:1493) (1763:1763:1763))
        (PORT d[12] (1465:1465:1465) (1704:1704:1704))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (1237:1237:1237) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1206:1206:1206))
        (PORT clk (1716:1716:1716) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1368:1368:1368))
        (PORT d[1] (771:771:771) (911:911:911))
        (PORT d[2] (954:954:954) (1127:1127:1127))
        (PORT d[3] (1632:1632:1632) (1940:1940:1940))
        (PORT d[4] (757:757:757) (888:888:888))
        (PORT d[5] (901:901:901) (1054:1054:1054))
        (PORT d[6] (1113:1113:1113) (1322:1322:1322))
        (PORT d[7] (1033:1033:1033) (1198:1198:1198))
        (PORT d[8] (1582:1582:1582) (1887:1887:1887))
        (PORT d[9] (1385:1385:1385) (1620:1620:1620))
        (PORT d[10] (1124:1124:1124) (1320:1320:1320))
        (PORT d[11] (1830:1830:1830) (2169:2169:2169))
        (PORT d[12] (949:949:949) (1116:1116:1116))
        (PORT clk (1714:1714:1714) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1146:1146:1146))
        (PORT clk (1714:1714:1714) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1901:1901:1901))
        (PORT d[0] (1336:1336:1336) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (618:618:618) (729:729:729))
        (PORT d[1] (958:958:958) (1114:1114:1114))
        (PORT d[2] (606:606:606) (717:717:717))
        (PORT d[3] (610:610:610) (725:725:725))
        (PORT d[4] (715:715:715) (836:836:836))
        (PORT d[5] (547:547:547) (645:645:645))
        (PORT d[6] (661:661:661) (771:771:771))
        (PORT d[7] (565:565:565) (647:647:647))
        (PORT d[8] (711:711:711) (821:821:821))
        (PORT d[9] (670:670:670) (769:769:769))
        (PORT d[10] (715:715:715) (814:814:814))
        (PORT d[11] (550:550:550) (629:629:629))
        (PORT d[12] (679:679:679) (780:780:780))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (354:354:354) (386:386:386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1767:1767:1767))
        (PORT clk (2261:2261:2261) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (2128:2128:2128))
        (PORT d[1] (1872:1872:1872) (2201:2201:2201))
        (PORT d[2] (1937:1937:1937) (2306:2306:2306))
        (PORT d[3] (1721:1721:1721) (2034:2034:2034))
        (PORT d[4] (1648:1648:1648) (1947:1947:1947))
        (PORT d[5] (2042:2042:2042) (2378:2378:2378))
        (PORT d[6] (1957:1957:1957) (2340:2340:2340))
        (PORT d[7] (2154:2154:2154) (2551:2551:2551))
        (PORT d[8] (1684:1684:1684) (2008:2008:2008))
        (PORT d[9] (2236:2236:2236) (2642:2642:2642))
        (PORT d[10] (1761:1761:1761) (2084:2084:2084))
        (PORT d[11] (2338:2338:2338) (2780:2780:2780))
        (PORT d[12] (1883:1883:1883) (2214:2214:2214))
        (PORT clk (2259:2259:2259) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1862:1862:1862))
        (PORT clk (2259:2259:2259) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2552:2552:2552))
        (PORT d[0] (1912:1912:1912) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1769:1769:1769))
        (PORT d[1] (2502:2502:2502) (2932:2932:2932))
        (PORT d[2] (2323:2323:2323) (2725:2725:2725))
        (PORT d[3] (2321:2321:2321) (2758:2758:2758))
        (PORT d[4] (1933:1933:1933) (2309:2309:2309))
        (PORT d[5] (1804:1804:1804) (2132:2132:2132))
        (PORT d[6] (2552:2552:2552) (2977:2977:2977))
        (PORT d[7] (1774:1774:1774) (2075:2075:2075))
        (PORT d[8] (1266:1266:1266) (1503:1503:1503))
        (PORT d[9] (1547:1547:1547) (1826:1826:1826))
        (PORT d[10] (1332:1332:1332) (1585:1585:1585))
        (PORT d[11] (1549:1549:1549) (1825:1825:1825))
        (PORT d[12] (1400:1400:1400) (1642:1642:1642))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (1243:1243:1243) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2370:2370:2370) (2734:2734:2734))
        (PORT datab (963:963:963) (1138:1138:1138))
        (PORT datac (1914:1914:1914) (2247:2247:2247))
        (PORT datad (1195:1195:1195) (1321:1321:1321))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (450:450:450))
        (PORT datab (905:905:905) (1040:1040:1040))
        (PORT datac (1914:1914:1914) (2248:2248:2248))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1497:1497:1497))
        (PORT clk (2091:2091:2091) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2370:2370:2370))
        (PORT d[1] (1668:1668:1668) (1959:1959:1959))
        (PORT d[2] (1687:1687:1687) (2017:2017:2017))
        (PORT d[3] (1676:1676:1676) (1969:1969:1969))
        (PORT d[4] (1435:1435:1435) (1705:1705:1705))
        (PORT d[5] (1886:1886:1886) (2204:2204:2204))
        (PORT d[6] (1844:1844:1844) (2201:2201:2201))
        (PORT d[7] (1537:1537:1537) (1811:1811:1811))
        (PORT d[8] (1499:1499:1499) (1796:1796:1796))
        (PORT d[9] (1507:1507:1507) (1803:1803:1803))
        (PORT d[10] (1546:1546:1546) (1832:1832:1832))
        (PORT d[11] (1575:1575:1575) (1883:1883:1883))
        (PORT d[12] (1740:1740:1740) (2070:2070:2070))
        (PORT clk (2089:2089:2089) (2335:2335:2335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1292:1292:1292))
        (PORT clk (2089:2089:2089) (2335:2335:2335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2337:2337:2337))
        (PORT d[0] (1448:1448:1448) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (2011:2011:2011))
        (PORT d[1] (1974:1974:1974) (2314:2314:2314))
        (PORT d[2] (1815:1815:1815) (2155:2155:2155))
        (PORT d[3] (1986:1986:1986) (2364:2364:2364))
        (PORT d[4] (1870:1870:1870) (2230:2230:2230))
        (PORT d[5] (2164:2164:2164) (2552:2552:2552))
        (PORT d[6] (1574:1574:1574) (1838:1838:1838))
        (PORT d[7] (1428:1428:1428) (1670:1670:1670))
        (PORT d[8] (1372:1372:1372) (1627:1627:1627))
        (PORT d[9] (1201:1201:1201) (1430:1430:1430))
        (PORT d[10] (1401:1401:1401) (1650:1650:1650))
        (PORT d[11] (1311:1311:1311) (1540:1540:1540))
        (PORT d[12] (1267:1267:1267) (1488:1488:1488))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1183:1183:1183) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1496:1496:1496))
        (PORT clk (1941:1941:1941) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1566:1566:1566))
        (PORT d[1] (1475:1475:1475) (1734:1734:1734))
        (PORT d[2] (1311:1311:1311) (1556:1556:1556))
        (PORT d[3] (1311:1311:1311) (1578:1578:1578))
        (PORT d[4] (1249:1249:1249) (1485:1485:1485))
        (PORT d[5] (1371:1371:1371) (1590:1590:1590))
        (PORT d[6] (1706:1706:1706) (2038:2038:2038))
        (PORT d[7] (1466:1466:1466) (1741:1741:1741))
        (PORT d[8] (1070:1070:1070) (1277:1277:1277))
        (PORT d[9] (1296:1296:1296) (1547:1547:1547))
        (PORT d[10] (1703:1703:1703) (2023:2023:2023))
        (PORT d[11] (1504:1504:1504) (1794:1794:1794))
        (PORT d[12] (1314:1314:1314) (1569:1569:1569))
        (PORT clk (1939:1939:1939) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1451:1451:1451))
        (PORT clk (1939:1939:1939) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2166:2166:2166))
        (PORT d[0] (1576:1576:1576) (1744:1744:1744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1459:1459:1459))
        (PORT d[1] (1531:1531:1531) (1773:1773:1773))
        (PORT d[2] (1337:1337:1337) (1580:1580:1580))
        (PORT d[3] (1583:1583:1583) (1842:1842:1842))
        (PORT d[4] (1940:1940:1940) (2304:2304:2304))
        (PORT d[5] (1974:1974:1974) (2347:2347:2347))
        (PORT d[6] (1739:1739:1739) (2042:2042:2042))
        (PORT d[7] (949:949:949) (1082:1082:1082))
        (PORT d[8] (1155:1155:1155) (1368:1368:1368))
        (PORT d[9] (1394:1394:1394) (1637:1637:1637))
        (PORT d[10] (1123:1123:1123) (1338:1338:1338))
        (PORT d[11] (996:996:996) (1162:1162:1162))
        (PORT d[12] (1055:1055:1055) (1238:1238:1238))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (897:897:897) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2501:2501:2501))
        (PORT datab (735:735:735) (832:832:832))
        (PORT datac (800:800:800) (913:913:913))
        (PORT datad (1519:1519:1519) (1777:1777:1777))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1492:1492:1492))
        (PORT clk (1816:1816:1816) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1625:1625:1625))
        (PORT d[1] (1331:1331:1331) (1581:1581:1581))
        (PORT d[2] (1303:1303:1303) (1553:1553:1553))
        (PORT d[3] (1460:1460:1460) (1729:1729:1729))
        (PORT d[4] (1391:1391:1391) (1637:1637:1637))
        (PORT d[5] (969:969:969) (1123:1123:1123))
        (PORT d[6] (1674:1674:1674) (2001:2001:2001))
        (PORT d[7] (1488:1488:1488) (1765:1765:1765))
        (PORT d[8] (1085:1085:1085) (1306:1306:1306))
        (PORT d[9] (1443:1443:1443) (1711:1711:1711))
        (PORT d[10] (1707:1707:1707) (2018:2018:2018))
        (PORT d[11] (1455:1455:1455) (1728:1728:1728))
        (PORT d[12] (1227:1227:1227) (1415:1415:1415))
        (PORT clk (1814:1814:1814) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1228:1228:1228))
        (PORT clk (1814:1814:1814) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2031:2031:2031))
        (PORT d[0] (1400:1400:1400) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1340:1340:1340))
        (PORT d[1] (972:972:972) (1129:1129:1129))
        (PORT d[2] (1313:1313:1313) (1547:1547:1547))
        (PORT d[3] (1965:1965:1965) (2282:2282:2282))
        (PORT d[4] (1462:1462:1462) (1742:1742:1742))
        (PORT d[5] (1901:1901:1901) (2196:2196:2196))
        (PORT d[6] (1753:1753:1753) (2040:2040:2040))
        (PORT d[7] (1076:1076:1076) (1253:1253:1253))
        (PORT d[8] (986:986:986) (1170:1170:1170))
        (PORT d[9] (815:815:815) (950:950:950))
        (PORT d[10] (910:910:910) (1033:1033:1033))
        (PORT d[11] (755:755:755) (874:874:874))
        (PORT d[12] (755:755:755) (867:867:867))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (653:653:653) (735:735:735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1754:1754:1754))
        (PORT clk (2216:2216:2216) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1879:1879:1879))
        (PORT d[1] (2043:2043:2043) (2386:2386:2386))
        (PORT d[2] (1746:1746:1746) (2083:2083:2083))
        (PORT d[3] (1536:1536:1536) (1816:1816:1816))
        (PORT d[4] (1883:1883:1883) (2226:2226:2226))
        (PORT d[5] (1890:1890:1890) (2216:2216:2216))
        (PORT d[6] (1924:1924:1924) (2295:2295:2295))
        (PORT d[7] (2100:2100:2100) (2478:2478:2478))
        (PORT d[8] (1510:1510:1510) (1800:1800:1800))
        (PORT d[9] (2063:2063:2063) (2439:2439:2439))
        (PORT d[10] (1589:1589:1589) (1882:1882:1882))
        (PORT d[11] (2231:2231:2231) (2651:2651:2651))
        (PORT d[12] (1927:1927:1927) (2275:2275:2275))
        (PORT clk (2214:2214:2214) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1778:1778:1778))
        (PORT clk (2214:2214:2214) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2490:2490:2490))
        (PORT d[0] (1838:1838:1838) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1977:1977:1977))
        (PORT d[1] (1940:1940:1940) (2258:2258:2258))
        (PORT d[2] (2125:2125:2125) (2501:2501:2501))
        (PORT d[3] (2521:2521:2521) (2988:2988:2988))
        (PORT d[4] (1933:1933:1933) (2307:2307:2307))
        (PORT d[5] (1782:1782:1782) (2101:2101:2101))
        (PORT d[6] (2162:2162:2162) (2525:2525:2525))
        (PORT d[7] (1400:1400:1400) (1635:1635:1635))
        (PORT d[8] (1276:1276:1276) (1519:1519:1519))
        (PORT d[9] (1201:1201:1201) (1429:1429:1429))
        (PORT d[10] (1551:1551:1551) (1835:1835:1835))
        (PORT d[11] (1467:1467:1467) (1713:1713:1713))
        (PORT d[12] (1474:1474:1474) (1731:1731:1731))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT d[0] (1159:1159:1159) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2499:2499:2499))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (696:696:696) (806:806:806))
        (PORT datad (1132:1132:1132) (1239:1239:1239))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (932:932:932) (1077:1077:1077))
        (PORT datac (1953:1953:1953) (2315:2315:2315))
        (PORT datad (448:448:448) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1581:1581:1581))
        (PORT clk (1283:1283:1283) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1451:1451:1451))
        (PORT d[1] (1387:1387:1387) (1632:1632:1632))
        (PORT d[2] (1367:1367:1367) (1643:1643:1643))
        (PORT d[3] (1281:1281:1281) (1507:1507:1507))
        (PORT d[4] (1288:1288:1288) (1510:1510:1510))
        (PORT d[5] (1443:1443:1443) (1690:1690:1690))
        (PORT d[6] (1237:1237:1237) (1476:1476:1476))
        (PORT d[7] (1304:1304:1304) (1547:1547:1547))
        (PORT d[8] (1510:1510:1510) (1800:1800:1800))
        (PORT d[9] (1413:1413:1413) (1658:1658:1658))
        (PORT d[10] (1441:1441:1441) (1705:1705:1705))
        (PORT d[11] (1375:1375:1375) (1637:1637:1637))
        (PORT d[12] (1611:1611:1611) (1888:1888:1888))
        (PORT clk (1281:1281:1281) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1323:1323:1323))
        (PORT clk (1281:1281:1281) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1390:1390:1390))
        (PORT d[0] (1485:1485:1485) (1616:1616:1616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (2054:2054:2054))
        (PORT d[1] (2088:2088:2088) (2430:2430:2430))
        (PORT d[2] (1686:1686:1686) (1991:1991:1991))
        (PORT d[3] (1623:1623:1623) (1918:1918:1918))
        (PORT d[4] (1637:1637:1637) (1907:1907:1907))
        (PORT d[5] (1431:1431:1431) (1675:1675:1675))
        (PORT d[6] (1815:1815:1815) (2125:2125:2125))
        (PORT d[7] (1500:1500:1500) (1747:1747:1747))
        (PORT d[8] (1579:1579:1579) (1861:1861:1861))
        (PORT d[9] (1484:1484:1484) (1745:1745:1745))
        (PORT d[10] (1507:1507:1507) (1770:1770:1770))
        (PORT d[11] (1444:1444:1444) (1711:1711:1711))
        (PORT d[12] (1373:1373:1373) (1600:1600:1600))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (PORT d[0] (1128:1128:1128) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1646:1646:1646))
        (PORT clk (1446:1446:1446) (1575:1575:1575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1411:1411:1411))
        (PORT d[1] (1155:1155:1155) (1363:1363:1363))
        (PORT d[2] (1346:1346:1346) (1579:1579:1579))
        (PORT d[3] (1227:1227:1227) (1470:1470:1470))
        (PORT d[4] (1065:1065:1065) (1255:1255:1255))
        (PORT d[5] (1292:1292:1292) (1518:1518:1518))
        (PORT d[6] (1228:1228:1228) (1423:1423:1423))
        (PORT d[7] (1081:1081:1081) (1266:1266:1266))
        (PORT d[8] (1651:1651:1651) (1959:1959:1959))
        (PORT d[9] (1419:1419:1419) (1657:1657:1657))
        (PORT d[10] (1244:1244:1244) (1441:1441:1441))
        (PORT d[11] (1216:1216:1216) (1402:1402:1402))
        (PORT d[12] (1462:1462:1462) (1715:1715:1715))
        (PORT clk (1444:1444:1444) (1573:1573:1573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (961:961:961))
        (PORT clk (1444:1444:1444) (1573:1573:1573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1575:1575:1575))
        (PORT d[0] (1161:1161:1161) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2318:2318:2318))
        (PORT d[1] (2167:2167:2167) (2530:2530:2530))
        (PORT d[2] (1648:1648:1648) (1952:1952:1952))
        (PORT d[3] (1230:1230:1230) (1437:1437:1437))
        (PORT d[4] (1682:1682:1682) (1972:1972:1972))
        (PORT d[5] (1239:1239:1239) (1452:1452:1452))
        (PORT d[6] (1710:1710:1710) (1976:1976:1976))
        (PORT d[7] (1455:1455:1455) (1655:1655:1655))
        (PORT d[8] (1371:1371:1371) (1627:1627:1627))
        (PORT d[9] (1200:1200:1200) (1397:1397:1397))
        (PORT d[10] (1598:1598:1598) (1863:1863:1863))
        (PORT d[11] (1278:1278:1278) (1485:1485:1485))
        (PORT d[12] (1488:1488:1488) (1713:1713:1713))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (946:946:946) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1512:1512:1512))
        (PORT clk (1263:1263:1263) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1883:1883:1883))
        (PORT d[1] (1358:1358:1358) (1573:1573:1573))
        (PORT d[2] (1534:1534:1534) (1818:1818:1818))
        (PORT d[3] (1358:1358:1358) (1607:1607:1607))
        (PORT d[4] (1789:1789:1789) (2110:2110:2110))
        (PORT d[5] (1666:1666:1666) (1954:1954:1954))
        (PORT d[6] (1382:1382:1382) (1641:1641:1641))
        (PORT d[7] (1664:1664:1664) (1954:1954:1954))
        (PORT d[8] (1602:1602:1602) (1885:1885:1885))
        (PORT d[9] (1567:1567:1567) (1835:1835:1835))
        (PORT d[10] (1590:1590:1590) (1882:1882:1882))
        (PORT d[11] (1470:1470:1470) (1743:1743:1743))
        (PORT d[12] (1601:1601:1601) (1867:1867:1867))
        (PORT clk (1261:1261:1261) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1562:1562:1562))
        (PORT clk (1261:1261:1261) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1361:1361:1361))
        (PORT d[0] (1524:1524:1524) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (2080:2080:2080))
        (PORT d[1] (1739:1739:1739) (2023:2023:2023))
        (PORT d[2] (2063:2063:2063) (2436:2436:2436))
        (PORT d[3] (1811:1811:1811) (2137:2137:2137))
        (PORT d[4] (1835:1835:1835) (2153:2153:2153))
        (PORT d[5] (1535:1535:1535) (1810:1810:1810))
        (PORT d[6] (2522:2522:2522) (2946:2946:2946))
        (PORT d[7] (1777:1777:1777) (2077:2077:2077))
        (PORT d[8] (1680:1680:1680) (1964:1964:1964))
        (PORT d[9] (1731:1731:1731) (2044:2044:2044))
        (PORT d[10] (1704:1704:1704) (2001:2001:2001))
        (PORT d[11] (1781:1781:1781) (2093:2093:2093))
        (PORT d[12] (1707:1707:1707) (1990:1990:1990))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1316:1316:1316) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (651:651:651))
        (PORT datab (3063:3063:3063) (3541:3541:3541))
        (PORT datac (2282:2282:2282) (2686:2686:2686))
        (PORT datad (1043:1043:1043) (1187:1187:1187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1613:1613:1613))
        (PORT clk (1308:1308:1308) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1518:1518:1518))
        (PORT d[1] (1733:1733:1733) (2022:2022:2022))
        (PORT d[2] (1501:1501:1501) (1776:1776:1776))
        (PORT d[3] (1164:1164:1164) (1383:1383:1383))
        (PORT d[4] (954:954:954) (1122:1122:1122))
        (PORT d[5] (1378:1378:1378) (1613:1613:1613))
        (PORT d[6] (1225:1225:1225) (1465:1465:1465))
        (PORT d[7] (1496:1496:1496) (1771:1771:1771))
        (PORT d[8] (1493:1493:1493) (1773:1773:1773))
        (PORT d[9] (1281:1281:1281) (1511:1511:1511))
        (PORT d[10] (1427:1427:1427) (1679:1679:1679))
        (PORT d[11] (1222:1222:1222) (1453:1453:1453))
        (PORT d[12] (1600:1600:1600) (1883:1883:1883))
        (PORT clk (1306:1306:1306) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1150:1150:1150))
        (PORT clk (1306:1306:1306) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1415:1415:1415))
        (PORT d[0] (1342:1342:1342) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2269:2269:2269))
        (PORT d[1] (2104:2104:2104) (2445:2445:2445))
        (PORT d[2] (1881:1881:1881) (2216:2216:2216))
        (PORT d[3] (1929:1929:1929) (2263:2263:2263))
        (PORT d[4] (1935:1935:1935) (2247:2247:2247))
        (PORT d[5] (1434:1434:1434) (1679:1679:1679))
        (PORT d[6] (2055:2055:2055) (2404:2404:2404))
        (PORT d[7] (1674:1674:1674) (1953:1953:1953))
        (PORT d[8] (1223:1223:1223) (1458:1458:1458))
        (PORT d[9] (1467:1467:1467) (1717:1717:1717))
        (PORT d[10] (1678:1678:1678) (1957:1957:1957))
        (PORT d[11] (1436:1436:1436) (1702:1702:1702))
        (PORT d[12] (1365:1365:1365) (1585:1585:1585))
        (PORT clk (1279:1279:1279) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT d[0] (1054:1054:1054) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (913:913:913))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2280:2280:2280) (2684:2684:2684))
        (PORT datad (601:601:601) (681:681:681))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1601:1601:1601))
        (PORT clk (1356:1356:1356) (1485:1485:1485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1342:1342:1342))
        (PORT d[1] (1387:1387:1387) (1578:1578:1578))
        (PORT d[2] (1484:1484:1484) (1758:1758:1758))
        (PORT d[3] (1156:1156:1156) (1370:1370:1370))
        (PORT d[4] (1530:1530:1530) (1795:1795:1795))
        (PORT d[5] (1536:1536:1536) (1788:1788:1788))
        (PORT d[6] (1200:1200:1200) (1432:1432:1432))
        (PORT d[7] (1431:1431:1431) (1688:1688:1688))
        (PORT d[8] (1482:1482:1482) (1766:1766:1766))
        (PORT d[9] (1296:1296:1296) (1527:1527:1527))
        (PORT d[10] (1285:1285:1285) (1521:1521:1521))
        (PORT d[11] (1273:1273:1273) (1511:1511:1511))
        (PORT d[12] (1343:1343:1343) (1565:1565:1565))
        (PORT clk (1354:1354:1354) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1193:1193:1193))
        (PORT clk (1354:1354:1354) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1485:1485:1485))
        (PORT d[0] (1227:1227:1227) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (2014:2014:2014))
        (PORT d[1] (1930:1930:1930) (2250:2250:2250))
        (PORT d[2] (2076:2076:2076) (2443:2443:2443))
        (PORT d[3] (1616:1616:1616) (1909:1909:1909))
        (PORT d[4] (1942:1942:1942) (2251:2251:2251))
        (PORT d[5] (1135:1135:1135) (1339:1339:1339))
        (PORT d[6] (2052:2052:2052) (2398:2398:2398))
        (PORT d[7] (1494:1494:1494) (1749:1749:1749))
        (PORT d[8] (1419:1419:1419) (1686:1686:1686))
        (PORT d[9] (1648:1648:1648) (1921:1921:1921))
        (PORT d[10] (1437:1437:1437) (1677:1677:1677))
        (PORT d[11] (1412:1412:1412) (1683:1683:1683))
        (PORT d[12] (1142:1142:1142) (1334:1334:1334))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (1061:1061:1061) (1204:1204:1204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1545:1545:1545))
        (PORT clk (1301:1301:1301) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1369:1369:1369))
        (PORT d[1] (1364:1364:1364) (1605:1605:1605))
        (PORT d[2] (1468:1468:1468) (1740:1740:1740))
        (PORT d[3] (1204:1204:1204) (1411:1411:1411))
        (PORT d[4] (1396:1396:1396) (1618:1618:1618))
        (PORT d[5] (1615:1615:1615) (1890:1890:1890))
        (PORT d[6] (1309:1309:1309) (1548:1548:1548))
        (PORT d[7] (1470:1470:1470) (1738:1738:1738))
        (PORT d[8] (1632:1632:1632) (1924:1924:1924))
        (PORT d[9] (1644:1644:1644) (1924:1924:1924))
        (PORT d[10] (1621:1621:1621) (1899:1899:1899))
        (PORT d[11] (1665:1665:1665) (1964:1964:1964))
        (PORT d[12] (1530:1530:1530) (1788:1788:1788))
        (PORT clk (1299:1299:1299) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1235:1235:1235))
        (PORT clk (1299:1299:1299) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1408:1408:1408))
        (PORT d[0] (1418:1418:1418) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1850:1850:1850))
        (PORT d[1] (1918:1918:1918) (2229:2229:2229))
        (PORT d[2] (1584:1584:1584) (1864:1864:1864))
        (PORT d[3] (1597:1597:1597) (1893:1893:1893))
        (PORT d[4] (1285:1285:1285) (1510:1510:1510))
        (PORT d[5] (1299:1299:1299) (1521:1521:1521))
        (PORT d[6] (1998:1998:1998) (2326:2326:2326))
        (PORT d[7] (1884:1884:1884) (2214:2214:2214))
        (PORT d[8] (1475:1475:1475) (1729:1729:1729))
        (PORT d[9] (1488:1488:1488) (1759:1759:1759))
        (PORT d[10] (1610:1610:1610) (1876:1876:1876))
        (PORT d[11] (1442:1442:1442) (1707:1707:1707))
        (PORT d[12] (1390:1390:1390) (1602:1602:1602))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1186:1186:1186) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1271:1271:1271))
        (PORT clk (1481:1481:1481) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1814:1814:1814))
        (PORT d[1] (1145:1145:1145) (1327:1327:1327))
        (PORT d[2] (1355:1355:1355) (1617:1617:1617))
        (PORT d[3] (1150:1150:1150) (1359:1359:1359))
        (PORT d[4] (1548:1548:1548) (1819:1819:1819))
        (PORT d[5] (1674:1674:1674) (1961:1961:1961))
        (PORT d[6] (1241:1241:1241) (1482:1482:1482))
        (PORT d[7] (1663:1663:1663) (1959:1959:1959))
        (PORT d[8] (1446:1446:1446) (1707:1707:1707))
        (PORT d[9] (1482:1482:1482) (1725:1725:1725))
        (PORT d[10] (1126:1126:1126) (1336:1336:1336))
        (PORT d[11] (1394:1394:1394) (1650:1650:1650))
        (PORT d[12] (1862:1862:1862) (2193:2193:2193))
        (PORT clk (1479:1479:1479) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1399:1399:1399))
        (PORT clk (1479:1479:1479) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1611:1611:1611))
        (PORT d[0] (1542:1542:1542) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1869:1869:1869))
        (PORT d[1] (1675:1675:1675) (1939:1939:1939))
        (PORT d[2] (2649:2649:2649) (3123:3123:3123))
        (PORT d[3] (1668:1668:1668) (1976:1976:1976))
        (PORT d[4] (1291:1291:1291) (1540:1540:1540))
        (PORT d[5] (1246:1246:1246) (1464:1464:1464))
        (PORT d[6] (2114:2114:2114) (2470:2470:2470))
        (PORT d[7] (1569:1569:1569) (1841:1841:1841))
        (PORT d[8] (1317:1317:1317) (1546:1546:1546))
        (PORT d[9] (1724:1724:1724) (2030:2030:2030))
        (PORT d[10] (1690:1690:1690) (1981:1981:1981))
        (PORT d[11] (1432:1432:1432) (1683:1683:1683))
        (PORT d[12] (1343:1343:1343) (1572:1572:1572))
        (PORT clk (1284:1284:1284) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (PORT d[0] (1142:1142:1142) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1109:1109:1109))
        (PORT datab (3063:3063:3063) (3541:3541:3541))
        (PORT datac (2283:2283:2283) (2688:2688:2688))
        (PORT datad (1291:1291:1291) (1501:1501:1501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1390:1390:1390))
        (PORT clk (1571:1571:1571) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (998:998:998))
        (PORT d[1] (423:423:423) (512:512:512))
        (PORT d[2] (397:397:397) (479:479:479))
        (PORT d[3] (402:402:402) (484:484:484))
        (PORT d[4] (395:395:395) (470:470:470))
        (PORT d[5] (1078:1078:1078) (1250:1250:1250))
        (PORT d[6] (1301:1301:1301) (1530:1530:1530))
        (PORT d[7] (705:705:705) (834:834:834))
        (PORT d[8] (769:769:769) (926:926:926))
        (PORT d[9] (686:686:686) (804:804:804))
        (PORT d[10] (733:733:733) (861:861:861))
        (PORT d[11] (819:819:819) (959:959:959))
        (PORT d[12] (713:713:713) (835:835:835))
        (PORT clk (1569:1569:1569) (1736:1736:1736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (666:666:666) (704:704:704))
        (PORT clk (1569:1569:1569) (1736:1736:1736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1738:1738:1738))
        (PORT d[0] (950:950:950) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1142:1142:1142))
        (PORT d[1] (853:853:853) (990:990:990))
        (PORT d[2] (589:589:589) (701:701:701))
        (PORT d[3] (957:957:957) (1115:1115:1115))
        (PORT d[4] (741:741:741) (862:862:862))
        (PORT d[5] (456:456:456) (551:551:551))
        (PORT d[6] (1428:1428:1428) (1639:1639:1639))
        (PORT d[7] (562:562:562) (643:643:643))
        (PORT d[8] (729:729:729) (853:853:853))
        (PORT d[9] (574:574:574) (658:658:658))
        (PORT d[10] (937:937:937) (1085:1085:1085))
        (PORT d[11] (724:724:724) (839:839:839))
        (PORT d[12] (567:567:567) (649:649:649))
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (PORT d[0] (357:357:357) (391:391:391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (721:721:721))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (3044:3044:3044) (3521:3521:3521))
        (PORT datad (795:795:795) (911:911:911))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1777:1777:1777))
        (PORT clk (1619:1619:1619) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1389:1389:1389))
        (PORT d[1] (1452:1452:1452) (1709:1709:1709))
        (PORT d[2] (1286:1286:1286) (1538:1538:1538))
        (PORT d[3] (1418:1418:1418) (1684:1684:1684))
        (PORT d[4] (1405:1405:1405) (1656:1656:1656))
        (PORT d[5] (1511:1511:1511) (1739:1739:1739))
        (PORT d[6] (1634:1634:1634) (1952:1952:1952))
        (PORT d[7] (1489:1489:1489) (1754:1754:1754))
        (PORT d[8] (1240:1240:1240) (1476:1476:1476))
        (PORT d[9] (1483:1483:1483) (1749:1749:1749))
        (PORT d[10] (1358:1358:1358) (1614:1614:1614))
        (PORT d[11] (1550:1550:1550) (1839:1839:1839))
        (PORT d[12] (2069:2069:2069) (2411:2411:2411))
        (PORT clk (1617:1617:1617) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1542:1542:1542))
        (PORT clk (1617:1617:1617) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1803:1803:1803))
        (PORT d[0] (1669:1669:1669) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2263:2263:2263))
        (PORT d[1] (2493:2493:2493) (2907:2907:2907))
        (PORT d[2] (1482:1482:1482) (1733:1733:1733))
        (PORT d[3] (1865:1865:1865) (2206:2206:2206))
        (PORT d[4] (1627:1627:1627) (1935:1935:1935))
        (PORT d[5] (1700:1700:1700) (2005:2005:2005))
        (PORT d[6] (1754:1754:1754) (2043:2043:2043))
        (PORT d[7] (1688:1688:1688) (1986:1986:1986))
        (PORT d[8] (1132:1132:1132) (1342:1342:1342))
        (PORT d[9] (1282:1282:1282) (1505:1505:1505))
        (PORT d[10] (1322:1322:1322) (1546:1546:1546))
        (PORT d[11] (1284:1284:1284) (1477:1477:1477))
        (PORT d[12] (1098:1098:1098) (1282:1282:1282))
        (PORT clk (1288:1288:1288) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (PORT d[0] (1033:1033:1033) (1154:1154:1154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1418:1418:1418))
        (PORT clk (1504:1504:1504) (1651:1651:1651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1273:1273:1273))
        (PORT d[1] (581:581:581) (684:684:684))
        (PORT d[2] (597:597:597) (718:718:718))
        (PORT d[3] (597:597:597) (718:718:718))
        (PORT d[4] (752:752:752) (886:886:886))
        (PORT d[5] (739:739:739) (871:871:871))
        (PORT d[6] (719:719:719) (851:851:851))
        (PORT d[7] (577:577:577) (689:689:689))
        (PORT d[8] (722:722:722) (865:865:865))
        (PORT d[9] (539:539:539) (636:636:636))
        (PORT d[10] (678:678:678) (794:794:794))
        (PORT d[11] (686:686:686) (806:806:806))
        (PORT d[12] (930:930:930) (1091:1091:1091))
        (PORT clk (1502:1502:1502) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (667:667:667) (710:710:710))
        (PORT clk (1502:1502:1502) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1651:1651:1651))
        (PORT d[0] (962:962:962) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1652:1652:1652))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1652:1652:1652))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1652:1652:1652))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1343:1343:1343))
        (PORT d[1] (1199:1199:1199) (1369:1369:1369))
        (PORT d[2] (1286:1286:1286) (1515:1515:1515))
        (PORT d[3] (1037:1037:1037) (1228:1228:1228))
        (PORT d[4] (949:949:949) (1102:1102:1102))
        (PORT d[5] (628:628:628) (744:744:744))
        (PORT d[6] (1527:1527:1527) (1782:1782:1782))
        (PORT d[7] (913:913:913) (1044:1044:1044))
        (PORT d[8] (910:910:910) (1057:1057:1057))
        (PORT d[9] (904:904:904) (1041:1041:1041))
        (PORT d[10] (1123:1123:1123) (1297:1297:1297))
        (PORT d[11] (917:917:917) (1063:1063:1063))
        (PORT d[12] (921:921:921) (1056:1056:1056))
        (PORT clk (1278:1278:1278) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (PORT d[0] (686:686:686) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1643:1643:1643))
        (PORT clk (1442:1442:1442) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1408:1408:1408))
        (PORT d[1] (1159:1159:1159) (1364:1364:1364))
        (PORT d[2] (1548:1548:1548) (1812:1812:1812))
        (PORT d[3] (1421:1421:1421) (1693:1693:1693))
        (PORT d[4] (1245:1245:1245) (1457:1457:1457))
        (PORT d[5] (1308:1308:1308) (1533:1533:1533))
        (PORT d[6] (1544:1544:1544) (1774:1774:1774))
        (PORT d[7] (1474:1474:1474) (1748:1748:1748))
        (PORT d[8] (1528:1528:1528) (1813:1813:1813))
        (PORT d[9] (1663:1663:1663) (1971:1971:1971))
        (PORT d[10] (1600:1600:1600) (1844:1844:1844))
        (PORT d[11] (1536:1536:1536) (1820:1820:1820))
        (PORT d[12] (1632:1632:1632) (1908:1908:1908))
        (PORT clk (1440:1440:1440) (1568:1568:1568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1157:1157:1157))
        (PORT clk (1440:1440:1440) (1568:1568:1568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1570:1570:1570))
        (PORT d[0] (1340:1340:1340) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (2055:2055:2055))
        (PORT d[1] (2319:2319:2319) (2700:2700:2700))
        (PORT d[2] (1467:1467:1467) (1748:1748:1748))
        (PORT d[3] (1231:1231:1231) (1458:1458:1458))
        (PORT d[4] (1507:1507:1507) (1778:1778:1778))
        (PORT d[5] (1413:1413:1413) (1650:1650:1650))
        (PORT d[6] (1701:1701:1701) (1964:1964:1964))
        (PORT d[7] (1936:1936:1936) (2272:2272:2272))
        (PORT d[8] (1495:1495:1495) (1773:1773:1773))
        (PORT d[9] (1627:1627:1627) (1920:1920:1920))
        (PORT d[10] (1459:1459:1459) (1718:1718:1718))
        (PORT d[11] (1326:1326:1326) (1544:1544:1544))
        (PORT d[12] (1443:1443:1443) (1652:1652:1652))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (1095:1095:1095) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1537:1537:1537))
        (PORT clk (1262:1262:1262) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1599:1599:1599))
        (PORT d[1] (1559:1559:1559) (1834:1834:1834))
        (PORT d[2] (1663:1663:1663) (1969:1969:1969))
        (PORT d[3] (1435:1435:1435) (1678:1678:1678))
        (PORT d[4] (1549:1549:1549) (1825:1825:1825))
        (PORT d[5] (1845:1845:1845) (2159:2159:2159))
        (PORT d[6] (1625:1625:1625) (1927:1927:1927))
        (PORT d[7] (1590:1590:1590) (1867:1867:1867))
        (PORT d[8] (1776:1776:1776) (2082:2082:2082))
        (PORT d[9] (1775:1775:1775) (2070:2070:2070))
        (PORT d[10] (1770:1770:1770) (2084:2084:2084))
        (PORT d[11] (1634:1634:1634) (1918:1918:1918))
        (PORT d[12] (1595:1595:1595) (1861:1861:1861))
        (PORT clk (1260:1260:1260) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1584:1584:1584))
        (PORT clk (1260:1260:1260) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1354:1354:1354))
        (PORT d[0] (1704:1704:1704) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (2038:2038:2038))
        (PORT d[1] (1883:1883:1883) (2182:2182:2182))
        (PORT d[2] (1808:1808:1808) (2132:2132:2132))
        (PORT d[3] (1854:1854:1854) (2191:2191:2191))
        (PORT d[4] (1488:1488:1488) (1758:1758:1758))
        (PORT d[5] (1539:1539:1539) (1811:1811:1811))
        (PORT d[6] (2161:2161:2161) (2526:2526:2526))
        (PORT d[7] (1720:1720:1720) (2010:2010:2010))
        (PORT d[8] (1719:1719:1719) (1998:1998:1998))
        (PORT d[9] (1714:1714:1714) (2015:2015:2015))
        (PORT d[10] (1677:1677:1677) (1964:1964:1964))
        (PORT d[11] (1776:1776:1776) (2087:2087:2087))
        (PORT d[12] (1710:1710:1710) (1989:1989:1989))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1418:1418:1418) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (957:957:957))
        (PORT datab (3064:3064:3064) (3542:3542:3542))
        (PORT datac (2285:2285:2285) (2689:2689:2689))
        (PORT datad (1611:1611:1611) (1858:1858:1858))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1033:1033:1033))
        (PORT datab (3064:3064:3064) (3541:3541:3541))
        (PORT datac (929:929:929) (1068:1068:1068))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (217:217:217))
        (PORT datab (1970:1970:1970) (2308:2308:2308))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1537:1537:1537) (1806:1806:1806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1273:1273:1273))
        (PORT clk (1420:1420:1420) (1541:1541:1541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1678:1678:1678))
        (PORT d[1] (1162:1162:1162) (1348:1348:1348))
        (PORT d[2] (1324:1324:1324) (1580:1580:1580))
        (PORT d[3] (1155:1155:1155) (1360:1360:1360))
        (PORT d[4] (1185:1185:1185) (1399:1399:1399))
        (PORT d[5] (1410:1410:1410) (1652:1652:1652))
        (PORT d[6] (1197:1197:1197) (1422:1422:1422))
        (PORT d[7] (1474:1474:1474) (1743:1743:1743))
        (PORT d[8] (1250:1250:1250) (1478:1478:1478))
        (PORT d[9] (1377:1377:1377) (1605:1605:1605))
        (PORT d[10] (1304:1304:1304) (1545:1545:1545))
        (PORT d[11] (1122:1122:1122) (1336:1336:1336))
        (PORT d[12] (1835:1835:1835) (2160:2160:2160))
        (PORT clk (1418:1418:1418) (1539:1539:1539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1310:1310:1310))
        (PORT clk (1418:1418:1418) (1539:1539:1539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1541:1541:1541))
        (PORT d[0] (1433:1433:1433) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1851:1851:1851))
        (PORT d[1] (1665:1665:1665) (1930:1930:1930))
        (PORT d[2] (2445:2445:2445) (2885:2885:2885))
        (PORT d[3] (1987:1987:1987) (2330:2330:2330))
        (PORT d[4] (1438:1438:1438) (1707:1707:1707))
        (PORT d[5] (1328:1328:1328) (1557:1557:1557))
        (PORT d[6] (2081:2081:2081) (2430:2430:2430))
        (PORT d[7] (1585:1585:1585) (1858:1858:1858))
        (PORT d[8] (1488:1488:1488) (1743:1743:1743))
        (PORT d[9] (1702:1702:1702) (2003:2003:2003))
        (PORT d[10] (1511:1511:1511) (1782:1782:1782))
        (PORT d[11] (1480:1480:1480) (1742:1742:1742))
        (PORT d[12] (1533:1533:1533) (1793:1793:1793))
        (PORT clk (1269:1269:1269) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (PORT d[0] (1038:1038:1038) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1403:1403:1403))
        (PORT clk (1320:1320:1320) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1532:1532:1532))
        (PORT d[1] (1745:1745:1745) (2039:2039:2039))
        (PORT d[2] (1514:1514:1514) (1801:1801:1801))
        (PORT d[3] (1025:1025:1025) (1230:1230:1230))
        (PORT d[4] (956:956:956) (1129:1129:1129))
        (PORT d[5] (1388:1388:1388) (1618:1618:1618))
        (PORT d[6] (1201:1201:1201) (1434:1434:1434))
        (PORT d[7] (1422:1422:1422) (1681:1681:1681))
        (PORT d[8] (1660:1660:1660) (1959:1959:1959))
        (PORT d[9] (1256:1256:1256) (1484:1484:1484))
        (PORT d[10] (1289:1289:1289) (1533:1533:1533))
        (PORT d[11] (1294:1294:1294) (1529:1529:1529))
        (PORT d[12] (1341:1341:1341) (1572:1572:1572))
        (PORT clk (1318:1318:1318) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1032:1032:1032))
        (PORT clk (1318:1318:1318) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1431:1431:1431))
        (PORT d[0] (1236:1236:1236) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1432:1432:1432))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1831:1831:1831))
        (PORT d[1] (1938:1938:1938) (2259:2259:2259))
        (PORT d[2] (2035:2035:2035) (2401:2401:2401))
        (PORT d[3] (1951:1951:1951) (2293:2293:2293))
        (PORT d[4] (1936:1936:1936) (2244:2244:2244))
        (PORT d[5] (1136:1136:1136) (1343:1343:1343))
        (PORT d[6] (2039:2039:2039) (2378:2378:2378))
        (PORT d[7] (1692:1692:1692) (1974:1974:1974))
        (PORT d[8] (1559:1559:1559) (1827:1827:1827))
        (PORT d[9] (1476:1476:1476) (1725:1725:1725))
        (PORT d[10] (1491:1491:1491) (1748:1748:1748))
        (PORT d[11] (1426:1426:1426) (1691:1691:1691))
        (PORT d[12] (1356:1356:1356) (1575:1575:1575))
        (PORT clk (1275:1275:1275) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (PORT d[0] (1011:1011:1011) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1507:1507:1507))
        (PORT clk (1214:1214:1214) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1689:1689:1689))
        (PORT d[1] (1510:1510:1510) (1744:1744:1744))
        (PORT d[2] (1532:1532:1532) (1818:1818:1818))
        (PORT d[3] (1485:1485:1485) (1741:1741:1741))
        (PORT d[4] (1777:1777:1777) (2097:2097:2097))
        (PORT d[5] (1508:1508:1508) (1779:1779:1779))
        (PORT d[6] (1419:1419:1419) (1686:1686:1686))
        (PORT d[7] (1670:1670:1670) (1966:1966:1966))
        (PORT d[8] (1456:1456:1456) (1725:1725:1725))
        (PORT d[9] (1581:1581:1581) (1853:1853:1853))
        (PORT d[10] (1577:1577:1577) (1860:1860:1860))
        (PORT d[11] (1668:1668:1668) (1959:1959:1959))
        (PORT d[12] (1595:1595:1595) (1860:1860:1860))
        (PORT clk (1212:1212:1212) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1407:1407:1407))
        (PORT clk (1212:1212:1212) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1300:1300:1300))
        (PORT d[0] (1545:1545:1545) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (2128:2128:2128))
        (PORT d[1] (1882:1882:1882) (2179:2179:2179))
        (PORT d[2] (1964:1964:1964) (2312:2312:2312))
        (PORT d[3] (1681:1681:1681) (1999:1999:1999))
        (PORT d[4] (1495:1495:1495) (1776:1776:1776))
        (PORT d[5] (1546:1546:1546) (1821:1821:1821))
        (PORT d[6] (2338:2338:2338) (2714:2714:2714))
        (PORT d[7] (1776:1776:1776) (2076:2076:2076))
        (PORT d[8] (1787:1787:1787) (2085:2085:2085))
        (PORT d[9] (1705:1705:1705) (2009:2009:2009))
        (PORT d[10] (1717:1717:1717) (2014:2014:2014))
        (PORT d[11] (1640:1640:1640) (1943:1943:1943))
        (PORT d[12] (1561:1561:1561) (1828:1828:1828))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT d[0] (1286:1286:1286) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1571:1571:1571))
        (PORT clk (1256:1256:1256) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1340:1340:1340))
        (PORT d[1] (1562:1562:1562) (1831:1831:1831))
        (PORT d[2] (1351:1351:1351) (1620:1620:1620))
        (PORT d[3] (1158:1158:1158) (1371:1371:1371))
        (PORT d[4] (990:990:990) (1171:1171:1171))
        (PORT d[5] (1423:1423:1423) (1669:1669:1669))
        (PORT d[6] (1231:1231:1231) (1468:1468:1468))
        (PORT d[7] (1363:1363:1363) (1597:1597:1597))
        (PORT d[8] (1488:1488:1488) (1771:1771:1771))
        (PORT d[9] (1302:1302:1302) (1533:1533:1533))
        (PORT d[10] (1381:1381:1381) (1643:1643:1643))
        (PORT d[11] (1228:1228:1228) (1459:1459:1459))
        (PORT d[12] (1601:1601:1601) (1893:1893:1893))
        (PORT clk (1254:1254:1254) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1232:1232:1232))
        (PORT clk (1254:1254:1254) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1361:1361:1361))
        (PORT d[0] (1414:1414:1414) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1826:1826:1826))
        (PORT d[1] (1928:1928:1928) (2250:2250:2250))
        (PORT d[2] (1840:1840:1840) (2174:2174:2174))
        (PORT d[3] (1757:1757:1757) (2072:2072:2072))
        (PORT d[4] (1771:1771:1771) (2062:2062:2062))
        (PORT d[5] (1312:1312:1312) (1539:1539:1539))
        (PORT d[6] (1860:1860:1860) (2178:2178:2178))
        (PORT d[7] (1784:1784:1784) (2096:2096:2096))
        (PORT d[8] (1409:1409:1409) (1667:1667:1667))
        (PORT d[9] (1701:1701:1701) (1996:1996:1996))
        (PORT d[10] (1504:1504:1504) (1765:1765:1765))
        (PORT d[11] (1419:1419:1419) (1691:1691:1691))
        (PORT d[12] (1365:1365:1365) (1593:1593:1593))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (1177:1177:1177) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1419:1419:1419))
        (PORT datab (3061:3061:3061) (3538:3538:3538))
        (PORT datac (2275:2275:2275) (2680:2680:2680))
        (PORT datad (626:626:626) (717:717:717))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1953:1953:1953))
        (PORT datab (2305:2305:2305) (2712:2712:2712))
        (PORT datac (463:463:463) (528:528:528))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (1549:1549:1549) (1826:1826:1826))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2305:2305:2305) (2652:2652:2652))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1375:1375:1375) (1604:1604:1604))
        (PORT datad (1119:1119:1119) (1289:1289:1289))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2580:2580:2580))
        (PORT datab (1088:1088:1088) (1273:1273:1273))
        (PORT datac (674:674:674) (786:786:786))
        (PORT datad (644:644:644) (742:742:742))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2635:2635:2635))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (999:999:999) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1653:1653:1653))
        (PORT clk (1769:1769:1769) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1515:1515:1515))
        (PORT d[1] (1497:1497:1497) (1761:1761:1761))
        (PORT d[2] (1501:1501:1501) (1792:1792:1792))
        (PORT d[3] (1778:1778:1778) (2108:2108:2108))
        (PORT d[4] (1492:1492:1492) (1769:1769:1769))
        (PORT d[5] (1674:1674:1674) (1960:1960:1960))
        (PORT d[6] (1673:1673:1673) (1993:1993:1993))
        (PORT d[7] (1522:1522:1522) (1796:1796:1796))
        (PORT d[8] (1494:1494:1494) (1775:1775:1775))
        (PORT d[9] (1897:1897:1897) (2241:2241:2241))
        (PORT d[10] (1315:1315:1315) (1562:1562:1562))
        (PORT d[11] (1840:1840:1840) (2189:2189:2189))
        (PORT d[12] (1874:1874:1874) (2224:2224:2224))
        (PORT clk (1767:1767:1767) (1962:1962:1962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1385:1385:1385))
        (PORT clk (1767:1767:1767) (1962:1962:1962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1964:1964:1964))
        (PORT d[0] (1521:1521:1521) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1792:1792:1792))
        (PORT d[1] (1997:1997:1997) (2342:2342:2342))
        (PORT d[2] (1514:1514:1514) (1786:1786:1786))
        (PORT d[3] (1844:1844:1844) (2175:2175:2175))
        (PORT d[4] (1898:1898:1898) (2264:2264:2264))
        (PORT d[5] (1622:1622:1622) (1901:1901:1901))
        (PORT d[6] (1950:1950:1950) (2273:2273:2273))
        (PORT d[7] (1783:1783:1783) (2072:2072:2072))
        (PORT d[8] (1043:1043:1043) (1239:1239:1239))
        (PORT d[9] (1331:1331:1331) (1577:1577:1577))
        (PORT d[10] (1480:1480:1480) (1746:1746:1746))
        (PORT d[11] (1592:1592:1592) (1861:1861:1861))
        (PORT d[12] (1277:1277:1277) (1501:1501:1501))
        (PORT clk (1278:1278:1278) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (PORT d[0] (1143:1143:1143) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1642:1642:1642))
        (PORT clk (1675:1675:1675) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1521:1521:1521))
        (PORT d[1] (1431:1431:1431) (1666:1666:1666))
        (PORT d[2] (1495:1495:1495) (1786:1786:1786))
        (PORT d[3] (1766:1766:1766) (2095:2095:2095))
        (PORT d[4] (1632:1632:1632) (1915:1915:1915))
        (PORT d[5] (1536:1536:1536) (1804:1804:1804))
        (PORT d[6] (1821:1821:1821) (2177:2177:2177))
        (PORT d[7] (1523:1523:1523) (1796:1796:1796))
        (PORT d[8] (1447:1447:1447) (1721:1721:1721))
        (PORT d[9] (1942:1942:1942) (2297:2297:2297))
        (PORT d[10] (1339:1339:1339) (1592:1592:1592))
        (PORT d[11] (1626:1626:1626) (1935:1935:1935))
        (PORT d[12] (2044:2044:2044) (2412:2412:2412))
        (PORT clk (1673:1673:1673) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1574:1574:1574))
        (PORT clk (1673:1673:1673) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1855:1855:1855))
        (PORT d[0] (1695:1695:1695) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1795:1795:1795))
        (PORT d[1] (2134:2134:2134) (2500:2500:2500))
        (PORT d[2] (1522:1522:1522) (1787:1787:1787))
        (PORT d[3] (1823:1823:1823) (2151:2151:2151))
        (PORT d[4] (1935:1935:1935) (2307:2307:2307))
        (PORT d[5] (1625:1625:1625) (1911:1911:1911))
        (PORT d[6] (1945:1945:1945) (2270:2270:2270))
        (PORT d[7] (1768:1768:1768) (2060:2060:2060))
        (PORT d[8] (1049:1049:1049) (1241:1241:1241))
        (PORT d[9] (1494:1494:1494) (1755:1755:1755))
        (PORT d[10] (1521:1521:1521) (1786:1786:1786))
        (PORT d[11] (1601:1601:1601) (1856:1856:1856))
        (PORT d[12] (1420:1420:1420) (1661:1661:1661))
        (PORT clk (1285:1285:1285) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (PORT d[0] (1262:1262:1262) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (412:412:412))
        (PORT datab (1473:1473:1473) (1724:1724:1724))
        (PORT datac (1369:1369:1369) (1595:1595:1595))
        (PORT datad (658:658:658) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1896:1896:1896))
        (PORT clk (1968:1968:1968) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1747:1747:1747))
        (PORT d[1] (1710:1710:1710) (2012:2012:2012))
        (PORT d[2] (1697:1697:1697) (2018:2018:2018))
        (PORT d[3] (2088:2088:2088) (2498:2498:2498))
        (PORT d[4] (1678:1678:1678) (1983:1983:1983))
        (PORT d[5] (2144:2144:2144) (2495:2495:2495))
        (PORT d[6] (1914:1914:1914) (2276:2276:2276))
        (PORT d[7] (1982:1982:1982) (2353:2353:2353))
        (PORT d[8] (1289:1289:1289) (1547:1547:1547))
        (PORT d[9] (1920:1920:1920) (2249:2249:2249))
        (PORT d[10] (1757:1757:1757) (2061:2061:2061))
        (PORT d[11] (1998:1998:1998) (2367:2367:2367))
        (PORT d[12] (2405:2405:2405) (2842:2842:2842))
        (PORT clk (1966:1966:1966) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1539:1539:1539))
        (PORT clk (1966:1966:1966) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2186:2186:2186))
        (PORT d[0] (1650:1650:1650) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2146:2146:2146))
        (PORT d[1] (1938:1938:1938) (2265:2265:2265))
        (PORT d[2] (1920:1920:1920) (2254:2254:2254))
        (PORT d[3] (2032:2032:2032) (2401:2401:2401))
        (PORT d[4] (1906:1906:1906) (2272:2272:2272))
        (PORT d[5] (1745:1745:1745) (2066:2066:2066))
        (PORT d[6] (2059:2059:2059) (2390:2390:2390))
        (PORT d[7] (1622:1622:1622) (1909:1909:1909))
        (PORT d[8] (1418:1418:1418) (1664:1664:1664))
        (PORT d[9] (1413:1413:1413) (1674:1674:1674))
        (PORT d[10] (1734:1734:1734) (2038:2038:2038))
        (PORT d[11] (1493:1493:1493) (1756:1756:1756))
        (PORT d[12] (1486:1486:1486) (1743:1743:1743))
        (PORT clk (1291:1291:1291) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (PORT d[0] (1311:1311:1311) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1721:1721:1721))
        (PORT clk (1654:1654:1654) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1513:1513:1513))
        (PORT d[1] (1484:1484:1484) (1746:1746:1746))
        (PORT d[2] (1512:1512:1512) (1808:1808:1808))
        (PORT d[3] (1630:1630:1630) (1948:1948:1948))
        (PORT d[4] (1491:1491:1491) (1768:1768:1768))
        (PORT d[5] (1531:1531:1531) (1796:1796:1796))
        (PORT d[6] (1828:1828:1828) (2187:2187:2187))
        (PORT d[7] (1543:1543:1543) (1822:1822:1822))
        (PORT d[8] (1483:1483:1483) (1761:1761:1761))
        (PORT d[9] (2117:2117:2117) (2500:2500:2500))
        (PORT d[10] (1512:1512:1512) (1800:1800:1800))
        (PORT d[11] (1570:1570:1570) (1876:1876:1876))
        (PORT d[12] (1867:1867:1867) (2213:2213:2213))
        (PORT clk (1652:1652:1652) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1457:1457:1457))
        (PORT clk (1652:1652:1652) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1836:1836:1836))
        (PORT d[0] (1598:1598:1598) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1968:1968:1968))
        (PORT d[1] (1998:1998:1998) (2342:2342:2342))
        (PORT d[2] (1307:1307:1307) (1547:1547:1547))
        (PORT d[3] (1843:1843:1843) (2174:2174:2174))
        (PORT d[4] (1904:1904:1904) (2270:2270:2270))
        (PORT d[5] (1621:1621:1621) (1900:1900:1900))
        (PORT d[6] (1926:1926:1926) (2243:2243:2243))
        (PORT d[7] (1461:1461:1461) (1718:1718:1718))
        (PORT d[8] (1055:1055:1055) (1253:1253:1253))
        (PORT d[9] (1484:1484:1484) (1741:1741:1741))
        (PORT d[10] (1493:1493:1493) (1753:1753:1753))
        (PORT d[11] (1429:1429:1429) (1678:1678:1678))
        (PORT d[12] (1297:1297:1297) (1529:1529:1529))
        (PORT clk (1281:1281:1281) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (PORT d[0] (1154:1154:1154) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (213:213:213))
        (PORT datab (849:849:849) (970:970:970))
        (PORT datac (1374:1374:1374) (1600:1600:1600))
        (PORT datad (348:348:348) (398:398:398))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1852:1852:1852))
        (PORT clk (1875:1875:1875) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (2024:2024:2024))
        (PORT d[1] (1525:1525:1525) (1792:1792:1792))
        (PORT d[2] (1700:1700:1700) (2016:2016:2016))
        (PORT d[3] (2145:2145:2145) (2549:2549:2549))
        (PORT d[4] (1481:1481:1481) (1761:1761:1761))
        (PORT d[5] (1810:1810:1810) (2110:2110:2110))
        (PORT d[6] (1890:1890:1890) (2249:2249:2249))
        (PORT d[7] (2097:2097:2097) (2465:2465:2465))
        (PORT d[8] (1461:1461:1461) (1752:1752:1752))
        (PORT d[9] (1893:1893:1893) (2230:2230:2230))
        (PORT d[10] (1605:1605:1605) (1908:1908:1908))
        (PORT d[11] (2218:2218:2218) (2630:2630:2630))
        (PORT d[12] (2231:2231:2231) (2642:2642:2642))
        (PORT clk (1873:1873:1873) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1894:1894:1894))
        (PORT clk (1873:1873:1873) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (2084:2084:2084))
        (PORT d[0] (1976:1976:1976) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (2168:2168:2168))
        (PORT d[1] (2005:2005:2005) (2349:2349:2349))
        (PORT d[2] (1732:1732:1732) (2040:2040:2040))
        (PORT d[3] (2017:2017:2017) (2382:2382:2382))
        (PORT d[4] (1848:1848:1848) (2201:2201:2201))
        (PORT d[5] (1527:1527:1527) (1807:1807:1807))
        (PORT d[6] (2219:2219:2219) (2572:2572:2572))
        (PORT d[7] (1790:1790:1790) (2096:2096:2096))
        (PORT d[8] (1605:1605:1605) (1882:1882:1882))
        (PORT d[9] (1709:1709:1709) (2007:2007:2007))
        (PORT d[10] (1722:1722:1722) (2030:2030:2030))
        (PORT d[11] (1843:1843:1843) (2144:2144:2144))
        (PORT d[12] (1625:1625:1625) (1899:1899:1899))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1282:1282:1282) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1885:1885:1885))
        (PORT clk (1879:1879:1879) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1807:1807:1807))
        (PORT d[1] (1522:1522:1522) (1798:1798:1798))
        (PORT d[2] (1815:1815:1815) (2150:2150:2150))
        (PORT d[3] (2312:2312:2312) (2733:2733:2733))
        (PORT d[4] (1644:1644:1644) (1941:1941:1941))
        (PORT d[5] (1962:1962:1962) (2274:2274:2274))
        (PORT d[6] (1838:1838:1838) (2193:2193:2193))
        (PORT d[7] (2124:2124:2124) (2515:2515:2515))
        (PORT d[8] (1446:1446:1446) (1733:1733:1733))
        (PORT d[9] (2044:2044:2044) (2397:2397:2397))
        (PORT d[10] (1741:1741:1741) (2058:2058:2058))
        (PORT d[11] (1825:1825:1825) (2169:2169:2169))
        (PORT d[12] (2232:2232:2232) (2643:2643:2643))
        (PORT clk (1877:1877:1877) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1674:1674:1674))
        (PORT clk (1877:1877:1877) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (2087:2087:2087))
        (PORT d[0] (1773:1773:1773) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2136:2136:2136))
        (PORT d[1] (2003:2003:2003) (2347:2347:2347))
        (PORT d[2] (1737:1737:1737) (2047:2047:2047))
        (PORT d[3] (1885:1885:1885) (2249:2249:2249))
        (PORT d[4] (2009:2009:2009) (2378:2378:2378))
        (PORT d[5] (1865:1865:1865) (2192:2192:2192))
        (PORT d[6] (2242:2242:2242) (2604:2604:2604))
        (PORT d[7] (1793:1793:1793) (2089:2089:2089))
        (PORT d[8] (1473:1473:1473) (1743:1743:1743))
        (PORT d[9] (1555:1555:1555) (1833:1833:1833))
        (PORT d[10] (1753:1753:1753) (2059:2059:2059))
        (PORT d[11] (1857:1857:1857) (2163:2163:2163))
        (PORT d[12] (1476:1476:1476) (1730:1730:1730))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (1343:1343:1343) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1653:1653:1653))
        (PORT clk (1560:1560:1560) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1470:1470:1470))
        (PORT d[1] (1432:1432:1432) (1675:1675:1675))
        (PORT d[2] (1553:1553:1553) (1831:1831:1831))
        (PORT d[3] (1542:1542:1542) (1818:1818:1818))
        (PORT d[4] (1254:1254:1254) (1498:1498:1498))
        (PORT d[5] (1493:1493:1493) (1745:1745:1745))
        (PORT d[6] (1790:1790:1790) (2124:2124:2124))
        (PORT d[7] (1472:1472:1472) (1742:1742:1742))
        (PORT d[8] (1524:1524:1524) (1822:1822:1822))
        (PORT d[9] (1881:1881:1881) (2217:2217:2217))
        (PORT d[10] (1676:1676:1676) (1964:1964:1964))
        (PORT d[11] (1599:1599:1599) (1898:1898:1898))
        (PORT d[12] (1804:1804:1804) (2127:2127:2127))
        (PORT clk (1558:1558:1558) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1513:1513:1513))
        (PORT clk (1558:1558:1558) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1719:1719:1719))
        (PORT d[0] (1632:1632:1632) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1949:1949:1949))
        (PORT d[1] (2470:2470:2470) (2876:2876:2876))
        (PORT d[2] (1571:1571:1571) (1859:1859:1859))
        (PORT d[3] (1485:1485:1485) (1771:1771:1771))
        (PORT d[4] (1734:1734:1734) (2046:2046:2046))
        (PORT d[5] (1469:1469:1469) (1726:1726:1726))
        (PORT d[6] (1746:1746:1746) (2032:2032:2032))
        (PORT d[7] (1881:1881:1881) (2207:2207:2207))
        (PORT d[8] (1283:1283:1283) (1506:1506:1506))
        (PORT d[9] (1470:1470:1470) (1720:1720:1720))
        (PORT d[10] (1353:1353:1353) (1573:1573:1573))
        (PORT d[11] (1499:1499:1499) (1735:1735:1735))
        (PORT d[12] (1265:1265:1265) (1464:1464:1464))
        (PORT clk (1303:1303:1303) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1326:1326:1326))
        (PORT d[0] (1180:1180:1180) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1631:1631:1631))
        (PORT clk (1674:1674:1674) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1520:1520:1520))
        (PORT d[1] (1312:1312:1312) (1548:1548:1548))
        (PORT d[2] (1511:1511:1511) (1801:1801:1801))
        (PORT d[3] (1766:1766:1766) (2097:2097:2097))
        (PORT d[4] (1493:1493:1493) (1772:1772:1772))
        (PORT d[5] (1655:1655:1655) (1937:1937:1937))
        (PORT d[6] (1658:1658:1658) (1987:1987:1987))
        (PORT d[7] (1529:1529:1529) (1803:1803:1803))
        (PORT d[8] (1475:1475:1475) (1753:1753:1753))
        (PORT d[9] (1946:1946:1946) (2304:2304:2304))
        (PORT d[10] (1560:1560:1560) (1854:1854:1854))
        (PORT d[11] (1625:1625:1625) (1936:1936:1936))
        (PORT d[12] (2033:2033:2033) (2398:2398:2398))
        (PORT clk (1672:1672:1672) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1627:1627:1627))
        (PORT clk (1672:1672:1672) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1851:1851:1851))
        (PORT d[0] (1746:1746:1746) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (2012:2012:2012))
        (PORT d[1] (2130:2130:2130) (2492:2492:2492))
        (PORT d[2] (1792:1792:1792) (2097:2097:2097))
        (PORT d[3] (1836:1836:1836) (2166:2166:2166))
        (PORT d[4] (1909:1909:1909) (2272:2272:2272))
        (PORT d[5] (1615:1615:1615) (1893:1893:1893))
        (PORT d[6] (1791:1791:1791) (2091:2091:2091))
        (PORT d[7] (1792:1792:1792) (2094:2094:2094))
        (PORT d[8] (1049:1049:1049) (1241:1241:1241))
        (PORT d[9] (1327:1327:1327) (1564:1564:1564))
        (PORT d[10] (1505:1505:1505) (1766:1766:1766))
        (PORT d[11] (1617:1617:1617) (1873:1873:1873))
        (PORT d[12] (1458:1458:1458) (1714:1714:1714))
        (PORT clk (1284:1284:1284) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (PORT d[0] (1206:1206:1206) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1174:1174:1174))
        (PORT datab (1470:1470:1470) (1721:1721:1721))
        (PORT datac (1375:1375:1375) (1601:1601:1601))
        (PORT datad (348:348:348) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1203:1203:1203))
        (PORT datab (1085:1085:1085) (1205:1205:1205))
        (PORT datac (1378:1378:1378) (1605:1605:1605))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2697:2697:2697) (3130:3130:3130))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1770:1770:1770) (2088:2088:2088))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1606:1606:1606))
        (PORT clk (1509:1509:1509) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1430:1430:1430))
        (PORT d[1] (1119:1119:1119) (1321:1321:1321))
        (PORT d[2] (1181:1181:1181) (1393:1393:1393))
        (PORT d[3] (1268:1268:1268) (1522:1522:1522))
        (PORT d[4] (1036:1036:1036) (1217:1217:1217))
        (PORT d[5] (1286:1286:1286) (1511:1511:1511))
        (PORT d[6] (1198:1198:1198) (1386:1386:1386))
        (PORT d[7] (1092:1092:1092) (1281:1281:1281))
        (PORT d[8] (1517:1517:1517) (1801:1801:1801))
        (PORT d[9] (1388:1388:1388) (1619:1619:1619))
        (PORT d[10] (1225:1225:1225) (1416:1416:1416))
        (PORT d[11] (1074:1074:1074) (1241:1241:1241))
        (PORT d[12] (1464:1464:1464) (1704:1704:1704))
        (PORT clk (1507:1507:1507) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1359:1359:1359))
        (PORT clk (1507:1507:1507) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1670:1670:1670))
        (PORT d[0] (1530:1530:1530) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1962:1962:1962))
        (PORT d[1] (2175:2175:2175) (2540:2540:2540))
        (PORT d[2] (1142:1142:1142) (1346:1346:1346))
        (PORT d[3] (1229:1229:1229) (1447:1447:1447))
        (PORT d[4] (1637:1637:1637) (1921:1921:1921))
        (PORT d[5] (1606:1606:1606) (1870:1870:1870))
        (PORT d[6] (1696:1696:1696) (1960:1960:1960))
        (PORT d[7] (1286:1286:1286) (1466:1466:1466))
        (PORT d[8] (1542:1542:1542) (1814:1814:1814))
        (PORT d[9] (1188:1188:1188) (1388:1388:1388))
        (PORT d[10] (1343:1343:1343) (1561:1561:1561))
        (PORT d[11] (1455:1455:1455) (1681:1681:1681))
        (PORT d[12] (1152:1152:1152) (1341:1341:1341))
        (PORT clk (1293:1293:1293) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (PORT d[0] (1012:1012:1012) (1137:1137:1137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1880:1880:1880))
        (PORT clk (2004:2004:2004) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1779:1779:1779))
        (PORT d[1] (1545:1545:1545) (1813:1813:1813))
        (PORT d[2] (1727:1727:1727) (2051:2051:2051))
        (PORT d[3] (2009:2009:2009) (2385:2385:2385))
        (PORT d[4] (1674:1674:1674) (1974:1974:1974))
        (PORT d[5] (1959:1959:1959) (2281:2281:2281))
        (PORT d[6] (1938:1938:1938) (2310:2310:2310))
        (PORT d[7] (1865:1865:1865) (2194:2194:2194))
        (PORT d[8] (1472:1472:1472) (1759:1759:1759))
        (PORT d[9] (1825:1825:1825) (2149:2149:2149))
        (PORT d[10] (1757:1757:1757) (2061:2061:2061))
        (PORT d[11] (2094:2094:2094) (2474:2474:2474))
        (PORT d[12] (2020:2020:2020) (2391:2391:2391))
        (PORT clk (2002:2002:2002) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1840:1840:1840))
        (PORT clk (2002:2002:2002) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2242:2242:2242))
        (PORT d[0] (1918:1918:1918) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1973:1973:1973))
        (PORT d[1] (1968:1968:1968) (2301:2301:2301))
        (PORT d[2] (1920:1920:1920) (2255:2255:2255))
        (PORT d[3] (2034:2034:2034) (2404:2404:2404))
        (PORT d[4] (1905:1905:1905) (2271:2271:2271))
        (PORT d[5] (1921:1921:1921) (2264:2264:2264))
        (PORT d[6] (2245:2245:2245) (2607:2607:2607))
        (PORT d[7] (1615:1615:1615) (1892:1892:1892))
        (PORT d[8] (1433:1433:1433) (1687:1687:1687))
        (PORT d[9] (1397:1397:1397) (1654:1654:1654))
        (PORT d[10] (1816:1816:1816) (2126:2126:2126))
        (PORT d[11] (1499:1499:1499) (1763:1763:1763))
        (PORT d[12] (1424:1424:1424) (1673:1673:1673))
        (PORT clk (1287:1287:1287) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (PORT d[0] (1248:1248:1248) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1426:1426:1426))
        (PORT datab (1469:1469:1469) (1720:1720:1720))
        (PORT datac (1377:1377:1377) (1603:1603:1603))
        (PORT datad (1037:1037:1037) (1143:1143:1143))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1564:1564:1564))
        (PORT clk (1830:1830:1830) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1733:1733:1733))
        (PORT d[1] (1670:1670:1670) (1961:1961:1961))
        (PORT d[2] (1311:1311:1311) (1567:1567:1567))
        (PORT d[3] (1619:1619:1619) (1930:1930:1930))
        (PORT d[4] (1588:1588:1588) (1873:1873:1873))
        (PORT d[5] (1586:1586:1586) (1872:1872:1872))
        (PORT d[6] (1671:1671:1671) (1990:1990:1990))
        (PORT d[7] (1286:1286:1286) (1514:1514:1514))
        (PORT d[8] (1022:1022:1022) (1238:1238:1238))
        (PORT d[9] (1815:1815:1815) (2131:2131:2131))
        (PORT d[10] (1471:1471:1471) (1745:1745:1745))
        (PORT d[11] (1788:1788:1788) (2124:2124:2124))
        (PORT d[12] (1633:1633:1633) (1933:1933:1933))
        (PORT clk (1828:1828:1828) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1333:1333:1333))
        (PORT clk (1828:1828:1828) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2050:2050:2050))
        (PORT d[0] (1468:1468:1468) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1724:1724:1724))
        (PORT d[1] (2145:2145:2145) (2510:2510:2510))
        (PORT d[2] (1365:1365:1365) (1615:1615:1615))
        (PORT d[3] (2360:2360:2360) (2753:2753:2753))
        (PORT d[4] (1684:1684:1684) (2010:2010:2010))
        (PORT d[5] (1476:1476:1476) (1745:1745:1745))
        (PORT d[6] (1789:1789:1789) (2086:2086:2086))
        (PORT d[7] (1605:1605:1605) (1867:1867:1867))
        (PORT d[8] (1032:1032:1032) (1226:1226:1226))
        (PORT d[9] (1359:1359:1359) (1604:1604:1604))
        (PORT d[10] (1285:1285:1285) (1508:1508:1508))
        (PORT d[11] (1447:1447:1447) (1689:1689:1689))
        (PORT d[12] (1406:1406:1406) (1658:1658:1658))
        (PORT clk (1235:1235:1235) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (PORT d[0] (1029:1029:1029) (1174:1174:1174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1448:1448:1448))
        (PORT clk (1448:1448:1448) (1576:1576:1576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1247:1247:1247))
        (PORT d[1] (1074:1074:1074) (1252:1252:1252))
        (PORT d[2] (1332:1332:1332) (1563:1563:1563))
        (PORT d[3] (1396:1396:1396) (1657:1657:1657))
        (PORT d[4] (878:878:878) (1039:1039:1039))
        (PORT d[5] (1303:1303:1303) (1530:1530:1530))
        (PORT d[6] (1217:1217:1217) (1412:1412:1412))
        (PORT d[7] (1103:1103:1103) (1295:1295:1295))
        (PORT d[8] (1531:1531:1531) (1821:1821:1821))
        (PORT d[9] (1398:1398:1398) (1631:1631:1631))
        (PORT d[10] (1237:1237:1237) (1432:1432:1432))
        (PORT d[11] (1191:1191:1191) (1370:1370:1370))
        (PORT d[12] (1452:1452:1452) (1686:1686:1686))
        (PORT clk (1446:1446:1446) (1574:1574:1574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1317:1317:1317))
        (PORT clk (1446:1446:1446) (1574:1574:1574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1576:1576:1576))
        (PORT d[0] (1488:1488:1488) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1978:1978:1978))
        (PORT d[1] (2175:2175:2175) (2541:2541:2541))
        (PORT d[2] (1140:1140:1140) (1348:1348:1348))
        (PORT d[3] (1224:1224:1224) (1439:1439:1439))
        (PORT d[4] (1490:1490:1490) (1758:1758:1758))
        (PORT d[5] (1623:1623:1623) (1896:1896:1896))
        (PORT d[6] (1658:1658:1658) (1916:1916:1916))
        (PORT d[7] (1455:1455:1455) (1656:1656:1656))
        (PORT d[8] (1202:1202:1202) (1437:1437:1437))
        (PORT d[9] (1362:1362:1362) (1582:1582:1582))
        (PORT d[10] (1621:1621:1621) (1901:1901:1901))
        (PORT d[11] (1306:1306:1306) (1517:1517:1517))
        (PORT d[12] (1484:1484:1484) (1707:1707:1707))
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (PORT d[0] (866:866:866) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (1469:1469:1469) (1720:1720:1720))
        (PORT datac (598:598:598) (678:678:678))
        (PORT datad (940:940:940) (1095:1095:1095))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1434:1434:1434))
        (PORT clk (1684:1684:1684) (1863:1863:1863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1633:1633:1633))
        (PORT d[1] (1163:1163:1163) (1380:1380:1380))
        (PORT d[2] (1154:1154:1154) (1366:1366:1366))
        (PORT d[3] (1423:1423:1423) (1703:1703:1703))
        (PORT d[4] (1037:1037:1037) (1240:1240:1240))
        (PORT d[5] (1167:1167:1167) (1352:1352:1352))
        (PORT d[6] (1542:1542:1542) (1776:1776:1776))
        (PORT d[7] (1136:1136:1136) (1353:1353:1353))
        (PORT d[8] (1245:1245:1245) (1489:1489:1489))
        (PORT d[9] (1438:1438:1438) (1683:1683:1683))
        (PORT d[10] (1297:1297:1297) (1548:1548:1548))
        (PORT d[11] (1500:1500:1500) (1778:1778:1778))
        (PORT d[12] (1581:1581:1581) (1853:1853:1853))
        (PORT clk (1682:1682:1682) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1482:1482:1482))
        (PORT clk (1682:1682:1682) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1863:1863:1863))
        (PORT d[0] (1626:1626:1626) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1668:1668:1668))
        (PORT d[1] (2196:2196:2196) (2569:2569:2569))
        (PORT d[2] (1494:1494:1494) (1746:1746:1746))
        (PORT d[3] (2223:2223:2223) (2610:2610:2610))
        (PORT d[4] (1282:1282:1282) (1537:1537:1537))
        (PORT d[5] (1408:1408:1408) (1656:1656:1656))
        (PORT d[6] (1538:1538:1538) (1791:1791:1791))
        (PORT d[7] (1425:1425:1425) (1651:1651:1651))
        (PORT d[8] (1116:1116:1116) (1320:1320:1320))
        (PORT d[9] (1342:1342:1342) (1573:1573:1573))
        (PORT d[10] (1130:1130:1130) (1308:1308:1308))
        (PORT d[11] (1109:1109:1109) (1272:1272:1272))
        (PORT d[12] (1204:1204:1204) (1414:1414:1414))
        (PORT clk (1253:1253:1253) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (PORT d[0] (1066:1066:1066) (1199:1199:1199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1429:1429:1429))
        (PORT clk (1760:1760:1760) (1950:1950:1950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1822:1822:1822))
        (PORT d[1] (1312:1312:1312) (1518:1518:1518))
        (PORT d[2] (1414:1414:1414) (1684:1684:1684))
        (PORT d[3] (1608:1608:1608) (1913:1913:1913))
        (PORT d[4] (1382:1382:1382) (1622:1622:1622))
        (PORT d[5] (961:961:961) (1109:1109:1109))
        (PORT d[6] (1223:1223:1223) (1414:1414:1414))
        (PORT d[7] (1335:1335:1335) (1583:1583:1583))
        (PORT d[8] (999:999:999) (1209:1209:1209))
        (PORT d[9] (1577:1577:1577) (1846:1846:1846))
        (PORT d[10] (1452:1452:1452) (1716:1716:1716))
        (PORT d[11] (1635:1635:1635) (1936:1936:1936))
        (PORT d[12] (1259:1259:1259) (1456:1456:1456))
        (PORT clk (1758:1758:1758) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1133:1133:1133))
        (PORT clk (1758:1758:1758) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1950:1950:1950))
        (PORT d[0] (1306:1306:1306) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1604:1604:1604))
        (PORT d[1] (1320:1320:1320) (1519:1519:1519))
        (PORT d[2] (994:994:994) (1189:1189:1189))
        (PORT d[3] (2559:2559:2559) (2989:2989:2989))
        (PORT d[4] (1412:1412:1412) (1678:1678:1678))
        (PORT d[5] (1451:1451:1451) (1692:1692:1692))
        (PORT d[6] (1558:1558:1558) (1812:1812:1812))
        (PORT d[7] (1091:1091:1091) (1271:1271:1271))
        (PORT d[8] (966:966:966) (1141:1141:1141))
        (PORT d[9] (919:919:919) (1045:1045:1045))
        (PORT d[10] (1301:1301:1301) (1538:1538:1538))
        (PORT d[11] (971:971:971) (1128:1128:1128))
        (PORT d[12] (920:920:920) (1050:1050:1050))
        (PORT clk (1283:1283:1283) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (PORT d[0] (859:859:859) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1620:1620:1620))
        (PORT datab (1245:1245:1245) (1478:1478:1478))
        (PORT datac (777:777:777) (879:879:879))
        (PORT datad (932:932:932) (1046:1046:1046))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1566:1566:1566))
        (PORT clk (1562:1562:1562) (1722:1722:1722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1581:1581:1581))
        (PORT d[1] (1617:1617:1617) (1884:1884:1884))
        (PORT d[2] (1473:1473:1473) (1752:1752:1752))
        (PORT d[3] (1379:1379:1379) (1628:1628:1628))
        (PORT d[4] (1377:1377:1377) (1622:1622:1622))
        (PORT d[5] (1522:1522:1522) (1786:1786:1786))
        (PORT d[6] (1626:1626:1626) (1943:1943:1943))
        (PORT d[7] (1326:1326:1326) (1576:1576:1576))
        (PORT d[8] (1252:1252:1252) (1481:1481:1481))
        (PORT d[9] (1509:1509:1509) (1780:1780:1780))
        (PORT d[10] (1347:1347:1347) (1594:1594:1594))
        (PORT d[11] (1580:1580:1580) (1875:1875:1875))
        (PORT d[12] (1633:1633:1633) (1933:1933:1933))
        (PORT clk (1560:1560:1560) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1446:1446:1446))
        (PORT clk (1560:1560:1560) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1722:1722:1722))
        (PORT d[0] (1585:1585:1585) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1709:1709:1709))
        (PORT d[1] (2009:2009:2009) (2350:2350:2350))
        (PORT d[2] (1462:1462:1462) (1709:1709:1709))
        (PORT d[3] (1834:1834:1834) (2168:2168:2168))
        (PORT d[4] (1443:1443:1443) (1725:1725:1725))
        (PORT d[5] (1505:1505:1505) (1780:1780:1780))
        (PORT d[6] (1746:1746:1746) (2034:2034:2034))
        (PORT d[7] (1695:1695:1695) (1993:1993:1993))
        (PORT d[8] (1147:1147:1147) (1362:1362:1362))
        (PORT d[9] (1216:1216:1216) (1430:1430:1430))
        (PORT d[10] (1443:1443:1443) (1691:1691:1691))
        (PORT d[11] (1291:1291:1291) (1497:1497:1497))
        (PORT d[12] (1232:1232:1232) (1446:1446:1446))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT d[0] (1146:1146:1146) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1655:1655:1655))
        (PORT clk (1545:1545:1545) (1699:1699:1699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1264:1264:1264))
        (PORT d[1] (1617:1617:1617) (1884:1884:1884))
        (PORT d[2] (1481:1481:1481) (1761:1761:1761))
        (PORT d[3] (1249:1249:1249) (1497:1497:1497))
        (PORT d[4] (1218:1218:1218) (1445:1445:1445))
        (PORT d[5] (1525:1525:1525) (1792:1792:1792))
        (PORT d[6] (1613:1613:1613) (1928:1928:1928))
        (PORT d[7] (1499:1499:1499) (1771:1771:1771))
        (PORT d[8] (1241:1241:1241) (1467:1467:1467))
        (PORT d[9] (1668:1668:1668) (1960:1960:1960))
        (PORT d[10] (1364:1364:1364) (1620:1620:1620))
        (PORT d[11] (1366:1366:1366) (1641:1641:1641))
        (PORT d[12] (1906:1906:1906) (2231:2231:2231))
        (PORT clk (1543:1543:1543) (1697:1697:1697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1408:1408:1408))
        (PORT clk (1543:1543:1543) (1697:1697:1697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1699:1699:1699))
        (PORT d[0] (1549:1549:1549) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (2257:2257:2257))
        (PORT d[1] (2014:2014:2014) (2348:2348:2348))
        (PORT d[2] (1307:1307:1307) (1533:1533:1533))
        (PORT d[3] (1671:1671:1671) (1980:1980:1980))
        (PORT d[4] (1442:1442:1442) (1724:1724:1724))
        (PORT d[5] (1443:1443:1443) (1707:1707:1707))
        (PORT d[6] (1930:1930:1930) (2250:2250:2250))
        (PORT d[7] (1701:1701:1701) (2005:2005:2005))
        (PORT d[8] (1160:1160:1160) (1377:1377:1377))
        (PORT d[9] (1346:1346:1346) (1581:1581:1581))
        (PORT d[10] (1509:1509:1509) (1755:1755:1755))
        (PORT d[11] (1287:1287:1287) (1481:1481:1481))
        (PORT d[12] (1397:1397:1397) (1629:1629:1629))
        (PORT clk (1299:1299:1299) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (PORT d[0] (1185:1185:1185) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (642:642:642) (733:733:733))
        (PORT datac (1226:1226:1226) (1457:1457:1457))
        (PORT datad (787:787:787) (895:895:895))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (568:568:568) (653:653:653))
        (PORT datad (2684:2684:2684) (3107:3107:3107))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1647:1647:1647))
        (PORT clk (2066:2066:2066) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1998:1998:1998))
        (PORT d[1] (1722:1722:1722) (2016:2016:2016))
        (PORT d[2] (1678:1678:1678) (1996:1996:1996))
        (PORT d[3] (2066:2066:2066) (2467:2467:2467))
        (PORT d[4] (1866:1866:1866) (2204:2204:2204))
        (PORT d[5] (1621:1621:1621) (1889:1889:1889))
        (PORT d[6] (2112:2112:2112) (2516:2516:2516))
        (PORT d[7] (1696:1696:1696) (2015:2015:2015))
        (PORT d[8] (1216:1216:1216) (1446:1446:1446))
        (PORT d[9] (2152:2152:2152) (2526:2526:2526))
        (PORT d[10] (1389:1389:1389) (1657:1657:1657))
        (PORT d[11] (2033:2033:2033) (2416:2416:2416))
        (PORT d[12] (2286:2286:2286) (2702:2702:2702))
        (PORT clk (2064:2064:2064) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1811:1811:1811))
        (PORT clk (2064:2064:2064) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2317:2317:2317))
        (PORT d[0] (1910:1910:1910) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2095:2095:2095))
        (PORT d[1] (1789:1789:1789) (2092:2092:2092))
        (PORT d[2] (1710:1710:1710) (2001:2001:2001))
        (PORT d[3] (2273:2273:2273) (2686:2686:2686))
        (PORT d[4] (1634:1634:1634) (1946:1946:1946))
        (PORT d[5] (1899:1899:1899) (2234:2234:2234))
        (PORT d[6] (2000:2000:2000) (2326:2326:2326))
        (PORT d[7] (1780:1780:1780) (2083:2083:2083))
        (PORT d[8] (1081:1081:1081) (1286:1286:1286))
        (PORT d[9] (1358:1358:1358) (1611:1611:1611))
        (PORT d[10] (1695:1695:1695) (1981:1981:1981))
        (PORT d[11] (1478:1478:1478) (1728:1728:1728))
        (PORT d[12] (1451:1451:1451) (1695:1695:1695))
        (PORT clk (1271:1271:1271) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (PORT d[0] (1247:1247:1247) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1294:1294:1294))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1384:1384:1384))
        (PORT clk (1938:1938:1938) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2080:2080:2080))
        (PORT d[1] (1520:1520:1520) (1785:1785:1785))
        (PORT d[2] (1492:1492:1492) (1780:1780:1780))
        (PORT d[3] (1974:1974:1974) (2333:2333:2333))
        (PORT d[4] (1659:1659:1659) (1965:1965:1965))
        (PORT d[5] (1559:1559:1559) (1819:1819:1819))
        (PORT d[6] (1683:1683:1683) (2006:2006:2006))
        (PORT d[7] (1619:1619:1619) (1894:1894:1894))
        (PORT d[8] (1186:1186:1186) (1422:1422:1422))
        (PORT d[9] (1778:1778:1778) (2109:2109:2109))
        (PORT d[10] (1325:1325:1325) (1580:1580:1580))
        (PORT d[11] (1906:1906:1906) (2249:2249:2249))
        (PORT d[12] (2146:2146:2146) (2539:2539:2539))
        (PORT clk (1936:1936:1936) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1563:1563:1563))
        (PORT clk (1936:1936:1936) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (2168:2168:2168))
        (PORT d[0] (1674:1674:1674) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (2169:2169:2169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1896:1896:1896))
        (PORT d[1] (1534:1534:1534) (1805:1805:1805))
        (PORT d[2] (1590:1590:1590) (1877:1877:1877))
        (PORT d[3] (2347:2347:2347) (2780:2780:2780))
        (PORT d[4] (1525:1525:1525) (1834:1834:1834))
        (PORT d[5] (1652:1652:1652) (1946:1946:1946))
        (PORT d[6] (1914:1914:1914) (2231:2231:2231))
        (PORT d[7] (1431:1431:1431) (1678:1678:1678))
        (PORT d[8] (821:821:821) (984:984:984))
        (PORT d[9] (989:989:989) (1185:1185:1185))
        (PORT d[10] (1470:1470:1470) (1723:1723:1723))
        (PORT d[11] (1066:1066:1066) (1259:1259:1259))
        (PORT d[12] (1270:1270:1270) (1496:1496:1496))
        (PORT clk (1273:1273:1273) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (PORT d[0] (979:979:979) (1108:1108:1108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1067:1067:1067))
        (PORT datab (1916:1916:1916) (2245:2245:2245))
        (PORT datac (460:460:460) (523:523:523))
        (PORT datad (2614:2614:2614) (3003:3003:3003))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1667:1667:1667))
        (PORT clk (2017:2017:2017) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (2004:2004:2004))
        (PORT d[1] (1544:1544:1544) (1819:1819:1819))
        (PORT d[2] (1657:1657:1657) (1970:1970:1970))
        (PORT d[3] (1895:1895:1895) (2274:2274:2274))
        (PORT d[4] (1884:1884:1884) (2229:2229:2229))
        (PORT d[5] (1758:1758:1758) (2051:2051:2051))
        (PORT d[6] (2139:2139:2139) (2546:2546:2546))
        (PORT d[7] (1359:1359:1359) (1622:1622:1622))
        (PORT d[8] (1218:1218:1218) (1450:1450:1450))
        (PORT d[9] (2280:2280:2280) (2666:2666:2666))
        (PORT d[10] (1506:1506:1506) (1776:1776:1776))
        (PORT d[11] (1873:1873:1873) (2242:2242:2242))
        (PORT d[12] (2302:2302:2302) (2714:2714:2714))
        (PORT clk (2015:2015:2015) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1612:1612:1612))
        (PORT clk (2015:2015:2015) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2258:2258:2258))
        (PORT d[0] (1719:1719:1719) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1921:1921:1921))
        (PORT d[1] (1955:1955:1955) (2286:2286:2286))
        (PORT d[2] (1682:1682:1682) (1968:1968:1968))
        (PORT d[3] (2110:2110:2110) (2500:2500:2500))
        (PORT d[4] (1849:1849:1849) (2195:2195:2195))
        (PORT d[5] (1652:1652:1652) (1944:1944:1944))
        (PORT d[6] (1851:1851:1851) (2156:2156:2156))
        (PORT d[7] (1791:1791:1791) (2091:2091:2091))
        (PORT d[8] (1261:1261:1261) (1493:1493:1493))
        (PORT d[9] (1384:1384:1384) (1645:1645:1645))
        (PORT d[10] (1653:1653:1653) (1944:1944:1944))
        (PORT d[11] (1475:1475:1475) (1727:1727:1727))
        (PORT d[12] (1443:1443:1443) (1686:1686:1686))
        (PORT clk (1259:1259:1259) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1283:1283:1283))
        (PORT d[0] (1296:1296:1296) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1607:1607:1607))
        (PORT clk (2070:2070:2070) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (2030:2030:2030))
        (PORT d[1] (1754:1754:1754) (2067:2067:2067))
        (PORT d[2] (1747:1747:1747) (2087:2087:2087))
        (PORT d[3] (1874:1874:1874) (2206:2206:2206))
        (PORT d[4] (1698:1698:1698) (2009:2009:2009))
        (PORT d[5] (1814:1814:1814) (2113:2113:2113))
        (PORT d[6] (1933:1933:1933) (2311:2311:2311))
        (PORT d[7] (1735:1735:1735) (2060:2060:2060))
        (PORT d[8] (1446:1446:1446) (1731:1731:1731))
        (PORT d[9] (1989:1989:1989) (2349:2349:2349))
        (PORT d[10] (1405:1405:1405) (1666:1666:1666))
        (PORT d[11] (2213:2213:2213) (2616:2616:2616))
        (PORT d[12] (2272:2272:2272) (2668:2668:2668))
        (PORT clk (2068:2068:2068) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1436:1436:1436))
        (PORT clk (2068:2068:2068) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2334:2334:2334))
        (PORT d[0] (1559:1559:1559) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2335:2335:2335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1901:1901:1901))
        (PORT d[1] (1720:1720:1720) (2006:2006:2006))
        (PORT d[2] (1817:1817:1817) (2158:2158:2158))
        (PORT d[3] (2128:2128:2128) (2534:2534:2534))
        (PORT d[4] (1720:1720:1720) (2054:2054:2054))
        (PORT d[5] (2086:2086:2086) (2449:2449:2449))
        (PORT d[6] (2202:2202:2202) (2558:2558:2558))
        (PORT d[7] (1401:1401:1401) (1644:1644:1644))
        (PORT d[8] (1063:1063:1063) (1275:1275:1275))
        (PORT d[9] (1209:1209:1209) (1440:1440:1440))
        (PORT d[10] (1503:1503:1503) (1775:1775:1775))
        (PORT d[11] (1300:1300:1300) (1531:1531:1531))
        (PORT d[12] (1398:1398:1398) (1633:1633:1633))
        (PORT clk (1291:1291:1291) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (PORT d[0] (1093:1093:1093) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (909:909:909) (1037:1037:1037))
        (PORT datac (1897:1897:1897) (2220:2220:2220))
        (PORT datad (1028:1028:1028) (1171:1171:1171))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1619:1619:1619))
        (PORT clk (2069:2069:2069) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1977:1977:1977))
        (PORT d[1] (1523:1523:1523) (1791:1791:1791))
        (PORT d[2] (1930:1930:1930) (2290:2290:2290))
        (PORT d[3] (1883:1883:1883) (2213:2213:2213))
        (PORT d[4] (1855:1855:1855) (2183:2183:2183))
        (PORT d[5] (1736:1736:1736) (2016:2016:2016))
        (PORT d[6] (2095:2095:2095) (2489:2489:2489))
        (PORT d[7] (1551:1551:1551) (1846:1846:1846))
        (PORT d[8] (1210:1210:1210) (1438:1438:1438))
        (PORT d[9] (2154:2154:2154) (2531:2531:2531))
        (PORT d[10] (1399:1399:1399) (1664:1664:1664))
        (PORT d[11] (2039:2039:2039) (2423:2423:2423))
        (PORT d[12] (1954:1954:1954) (2326:2326:2326))
        (PORT clk (2067:2067:2067) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1428:1428:1428))
        (PORT clk (2067:2067:2067) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2333:2333:2333))
        (PORT d[0] (1563:1563:1563) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2334:2334:2334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1747:1747:1747))
        (PORT d[1] (1787:1787:1787) (2089:2089:2089))
        (PORT d[2] (1700:1700:1700) (1988:1988:1988))
        (PORT d[3] (2286:2286:2286) (2701:2701:2701))
        (PORT d[4] (1693:1693:1693) (2014:2014:2014))
        (PORT d[5] (1923:1923:1923) (2269:2269:2269))
        (PORT d[6] (2025:2025:2025) (2357:2357:2357))
        (PORT d[7] (1962:1962:1962) (2283:2283:2283))
        (PORT d[8] (1093:1093:1093) (1305:1305:1305))
        (PORT d[9] (1338:1338:1338) (1595:1595:1595))
        (PORT d[10] (1562:1562:1562) (1842:1842:1842))
        (PORT d[11] (1485:1485:1485) (1750:1750:1750))
        (PORT d[12] (1474:1474:1474) (1728:1728:1728))
        (PORT clk (1277:1277:1277) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (PORT d[0] (1164:1164:1164) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1640:1640:1640))
        (PORT clk (2065:2065:2065) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1988:1988:1988))
        (PORT d[1] (1705:1705:1705) (1992:1992:1992))
        (PORT d[2] (1686:1686:1686) (2013:2013:2013))
        (PORT d[3] (1905:1905:1905) (2287:2287:2287))
        (PORT d[4] (1283:1283:1283) (1528:1528:1528))
        (PORT d[5] (1911:1911:1911) (2222:2222:2222))
        (PORT d[6] (1930:1930:1930) (2309:2309:2309))
        (PORT d[7] (1548:1548:1548) (1828:1828:1828))
        (PORT d[8] (1444:1444:1444) (1725:1725:1725))
        (PORT d[9] (2104:2104:2104) (2460:2460:2460))
        (PORT d[10] (1503:1503:1503) (1772:1772:1772))
        (PORT d[11] (1859:1859:1859) (2219:2219:2219))
        (PORT d[12] (2301:2301:2301) (2709:2709:2709))
        (PORT clk (2063:2063:2063) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1663:1663:1663))
        (PORT clk (2063:2063:2063) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2316:2316:2316))
        (PORT d[0] (1757:1757:1757) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2108:2108:2108))
        (PORT d[1] (1946:1946:1946) (2275:2275:2275))
        (PORT d[2] (1541:1541:1541) (1818:1818:1818))
        (PORT d[3] (2103:2103:2103) (2492:2492:2492))
        (PORT d[4] (1866:1866:1866) (2206:2206:2206))
        (PORT d[5] (1729:1729:1729) (2042:2042:2042))
        (PORT d[6] (1877:1877:1877) (2189:2189:2189))
        (PORT d[7] (1784:1784:1784) (2083:2083:2083))
        (PORT d[8] (1425:1425:1425) (1673:1673:1673))
        (PORT d[9] (1377:1377:1377) (1633:1633:1633))
        (PORT d[10] (1673:1673:1673) (1955:1955:1955))
        (PORT d[11] (1476:1476:1476) (1727:1727:1727))
        (PORT d[12] (1442:1442:1442) (1686:1686:1686))
        (PORT clk (1252:1252:1252) (1275:1275:1275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (PORT d[0] (1259:1259:1259) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1542:1542:1542))
        (PORT clk (1984:1984:1984) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (2079:2079:2079))
        (PORT d[1] (1361:1361:1361) (1612:1612:1612))
        (PORT d[2] (1616:1616:1616) (1919:1919:1919))
        (PORT d[3] (1967:1967:1967) (2324:2324:2324))
        (PORT d[4] (1648:1648:1648) (1950:1950:1950))
        (PORT d[5] (1559:1559:1559) (1818:1818:1818))
        (PORT d[6] (1846:1846:1846) (2188:2188:2188))
        (PORT d[7] (1613:1613:1613) (1887:1887:1887))
        (PORT d[8] (1208:1208:1208) (1447:1447:1447))
        (PORT d[9] (1774:1774:1774) (2104:2104:2104))
        (PORT d[10] (1324:1324:1324) (1580:1580:1580))
        (PORT d[11] (1862:1862:1862) (2211:2211:2211))
        (PORT d[12] (2066:2066:2066) (2440:2440:2440))
        (PORT clk (1982:1982:1982) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1205:1205:1205))
        (PORT clk (1982:1982:1982) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2225:2225:2225))
        (PORT d[0] (1373:1373:1373) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1534:1534:1534))
        (PORT d[1] (1560:1560:1560) (1827:1827:1827))
        (PORT d[2] (1722:1722:1722) (2017:2017:2017))
        (PORT d[3] (2333:2333:2333) (2758:2758:2758))
        (PORT d[4] (1513:1513:1513) (1817:1817:1817))
        (PORT d[5] (1802:1802:1802) (2116:2116:2116))
        (PORT d[6] (1752:1752:1752) (2050:2050:2050))
        (PORT d[7] (1419:1419:1419) (1667:1667:1667))
        (PORT d[8] (810:810:810) (963:963:963))
        (PORT d[9] (980:980:980) (1173:1173:1173))
        (PORT d[10] (1529:1529:1529) (1819:1819:1819))
        (PORT d[11] (1091:1091:1091) (1292:1292:1292))
        (PORT d[12] (1271:1271:1271) (1497:1497:1497))
        (PORT clk (1269:1269:1269) (1294:1294:1294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1294:1294:1294))
        (PORT d[0] (988:988:988) (1131:1131:1131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1293:1293:1293))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1217:1217:1217))
        (PORT datab (1909:1909:1909) (2237:2237:2237))
        (PORT datac (344:344:344) (392:392:392))
        (PORT datad (2616:2616:2616) (3005:3005:3005))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1531:1531:1531))
        (PORT clk (1977:1977:1977) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1844:1844:1844))
        (PORT d[1] (1341:1341:1341) (1591:1591:1591))
        (PORT d[2] (1663:1663:1663) (1968:1968:1968))
        (PORT d[3] (1429:1429:1429) (1678:1678:1678))
        (PORT d[4] (1624:1624:1624) (1935:1935:1935))
        (PORT d[5] (1741:1741:1741) (2028:2028:2028))
        (PORT d[6] (1690:1690:1690) (2021:2021:2021))
        (PORT d[7] (1513:1513:1513) (1794:1794:1794))
        (PORT d[8] (1256:1256:1256) (1509:1509:1509))
        (PORT d[9] (1970:1970:1970) (2337:2337:2337))
        (PORT d[10] (1499:1499:1499) (1783:1783:1783))
        (PORT d[11] (1872:1872:1872) (2213:2213:2213))
        (PORT d[12] (1884:1884:1884) (2219:2219:2219))
        (PORT clk (1975:1975:1975) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1510:1510:1510))
        (PORT clk (1975:1975:1975) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (2215:2215:2215))
        (PORT d[0] (1645:1645:1645) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1773:1773:1773))
        (PORT d[1] (1583:1583:1583) (1854:1854:1854))
        (PORT d[2] (1438:1438:1438) (1706:1706:1706))
        (PORT d[3] (2166:2166:2166) (2573:2573:2573))
        (PORT d[4] (1719:1719:1719) (2061:2061:2061))
        (PORT d[5] (1823:1823:1823) (2166:2166:2166))
        (PORT d[6] (2046:2046:2046) (2376:2376:2376))
        (PORT d[7] (1160:1160:1160) (1369:1369:1369))
        (PORT d[8] (980:980:980) (1169:1169:1169))
        (PORT d[9] (935:935:935) (1130:1130:1130))
        (PORT d[10] (1452:1452:1452) (1705:1705:1705))
        (PORT d[11] (1073:1073:1073) (1263:1263:1263))
        (PORT d[12] (1085:1085:1085) (1284:1284:1284))
        (PORT clk (1284:1284:1284) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (PORT d[0] (834:834:834) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1028:1028:1028))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (598:598:598) (678:678:678))
        (PORT datad (2614:2614:2614) (3003:3003:3003))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1184:1184:1184) (1388:1388:1388))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2322:2322:2322))
        (PORT datab (301:301:301) (352:352:352))
        (PORT datac (1422:1422:1422) (1599:1599:1599))
        (PORT datad (288:288:288) (329:329:329))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (2408:2408:2408) (2760:2760:2760))
        (PORT datac (771:771:771) (893:893:893))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2472:2472:2472))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (928:928:928))
        (PORT datab (353:353:353) (417:417:417))
        (PORT datac (1232:1232:1232) (1409:1409:1409))
        (PORT datad (760:760:760) (853:853:853))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2332:2332:2332))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1019:1019:1019) (1100:1100:1100))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1938:1938:1938))
        (PORT clk (1922:1922:1922) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (2030:2030:2030))
        (PORT d[1] (1553:1553:1553) (1819:1819:1819))
        (PORT d[2] (1631:1631:1631) (1943:1943:1943))
        (PORT d[3] (1999:1999:1999) (2388:2388:2388))
        (PORT d[4] (1466:1466:1466) (1735:1735:1735))
        (PORT d[5] (1974:1974:1974) (2295:2295:2295))
        (PORT d[6] (2135:2135:2135) (2541:2541:2541))
        (PORT d[7] (2099:2099:2099) (2470:2470:2470))
        (PORT d[8] (1465:1465:1465) (1754:1754:1754))
        (PORT d[9] (1694:1694:1694) (1998:1998:1998))
        (PORT d[10] (1750:1750:1750) (2073:2073:2073))
        (PORT d[11] (2194:2194:2194) (2596:2596:2596))
        (PORT d[12] (2233:2233:2233) (2646:2646:2646))
        (PORT clk (1920:1920:1920) (2129:2129:2129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1695:1695:1695))
        (PORT clk (1920:1920:1920) (2129:2129:2129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (2131:2131:2131))
        (PORT d[0] (1789:1789:1789) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2164:2164:2164))
        (PORT d[1] (2152:2152:2152) (2511:2511:2511))
        (PORT d[2] (1542:1542:1542) (1823:1823:1823))
        (PORT d[3] (1853:1853:1853) (2195:2195:2195))
        (PORT d[4] (1900:1900:1900) (2264:2264:2264))
        (PORT d[5] (1652:1652:1652) (1936:1936:1936))
        (PORT d[6] (2064:2064:2064) (2393:2393:2393))
        (PORT d[7] (1802:1802:1802) (2117:2117:2117))
        (PORT d[8] (1592:1592:1592) (1865:1865:1865))
        (PORT d[9] (1566:1566:1566) (1850:1850:1850))
        (PORT d[10] (1730:1730:1730) (2032:2032:2032))
        (PORT d[11] (1702:1702:1702) (1994:1994:1994))
        (PORT d[12] (1643:1643:1643) (1928:1928:1928))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1383:1383:1383) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1662:1662:1662))
        (PORT clk (1764:1764:1764) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1670:1670:1670))
        (PORT d[1] (1460:1460:1460) (1707:1707:1707))
        (PORT d[2] (1497:1497:1497) (1784:1784:1784))
        (PORT d[3] (1632:1632:1632) (1950:1950:1950))
        (PORT d[4] (1454:1454:1454) (1717:1717:1717))
        (PORT d[5] (1792:1792:1792) (2077:2077:2077))
        (PORT d[6] (1842:1842:1842) (2201:2201:2201))
        (PORT d[7] (1503:1503:1503) (1765:1765:1765))
        (PORT d[8] (1494:1494:1494) (1777:1777:1777))
        (PORT d[9] (1862:1862:1862) (2205:2205:2205))
        (PORT d[10] (1495:1495:1495) (1772:1772:1772))
        (PORT d[11] (1933:1933:1933) (2286:2286:2286))
        (PORT d[12] (1897:1897:1897) (2253:2253:2253))
        (PORT clk (1762:1762:1762) (1954:1954:1954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1670:1670:1670))
        (PORT clk (1762:1762:1762) (1954:1954:1954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1956:1956:1956))
        (PORT d[0] (1774:1774:1774) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1797:1797:1797))
        (PORT d[1] (2222:2222:2222) (2574:2574:2574))
        (PORT d[2] (1506:1506:1506) (1770:1770:1770))
        (PORT d[3] (1654:1654:1654) (1961:1961:1961))
        (PORT d[4] (2118:2118:2118) (2525:2525:2525))
        (PORT d[5] (1614:1614:1614) (1895:1895:1895))
        (PORT d[6] (1966:1966:1966) (2294:2294:2294))
        (PORT d[7] (1580:1580:1580) (1849:1849:1849))
        (PORT d[8] (1356:1356:1356) (1611:1611:1611))
        (PORT d[9] (1525:1525:1525) (1792:1792:1792))
        (PORT d[10] (1501:1501:1501) (1757:1757:1757))
        (PORT d[11] (1615:1615:1615) (1871:1871:1871))
        (PORT d[12] (1446:1446:1446) (1690:1690:1690))
        (PORT clk (1284:1284:1284) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (PORT d[0] (1205:1205:1205) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1145:1145:1145))
        (PORT clk (1485:1485:1485) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (1057:1057:1057))
        (PORT d[1] (921:921:921) (1078:1078:1078))
        (PORT d[2] (824:824:824) (989:989:989))
        (PORT d[3] (1378:1378:1378) (1634:1634:1634))
        (PORT d[4] (1115:1115:1115) (1303:1303:1303))
        (PORT d[5] (1114:1114:1114) (1307:1307:1307))
        (PORT d[6] (908:908:908) (1066:1066:1066))
        (PORT d[7] (731:731:731) (864:864:864))
        (PORT d[8] (745:745:745) (888:888:888))
        (PORT d[9] (1294:1294:1294) (1509:1509:1509))
        (PORT d[10] (719:719:719) (846:846:846))
        (PORT d[11] (1030:1030:1030) (1192:1192:1192))
        (PORT d[12] (1106:1106:1106) (1292:1292:1292))
        (PORT clk (1483:1483:1483) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (865:865:865) (934:934:934))
        (PORT clk (1483:1483:1483) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1623:1623:1623))
        (PORT d[0] (1149:1149:1149) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1545:1545:1545))
        (PORT d[1] (1540:1540:1540) (1763:1763:1763))
        (PORT d[2] (1138:1138:1138) (1349:1349:1349))
        (PORT d[3] (1006:1006:1006) (1190:1190:1190))
        (PORT d[4] (1284:1284:1284) (1518:1518:1518))
        (PORT d[5] (1049:1049:1049) (1239:1239:1239))
        (PORT d[6] (1589:1589:1589) (1840:1840:1840))
        (PORT d[7] (1093:1093:1093) (1251:1251:1251))
        (PORT d[8] (1178:1178:1178) (1379:1379:1379))
        (PORT d[9] (1106:1106:1106) (1275:1275:1275))
        (PORT d[10] (1326:1326:1326) (1531:1531:1531))
        (PORT d[11] (1061:1061:1061) (1224:1224:1224))
        (PORT d[12] (1139:1139:1139) (1290:1290:1290))
        (PORT clk (1251:1251:1251) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (PORT d[0] (809:809:809) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1273:1273:1273))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2695:2695:2695) (3128:3128:3128))
        (PORT datab (619:619:619) (711:711:711))
        (PORT datac (1404:1404:1404) (1585:1585:1585))
        (PORT datad (1770:1770:1770) (2088:2088:2088))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2141:2141:2141))
        (PORT clk (1973:1973:1973) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1963:1963:1963))
        (PORT d[1] (1907:1907:1907) (2236:2236:2236))
        (PORT d[2] (1691:1691:1691) (2015:2015:2015))
        (PORT d[3] (1888:1888:1888) (2269:2269:2269))
        (PORT d[4] (1595:1595:1595) (1878:1878:1878))
        (PORT d[5] (1525:1525:1525) (1798:1798:1798))
        (PORT d[6] (1900:1900:1900) (2273:2273:2273))
        (PORT d[7] (2116:2116:2116) (2503:2503:2503))
        (PORT d[8] (1454:1454:1454) (1737:1737:1737))
        (PORT d[9] (1909:1909:1909) (2237:2237:2237))
        (PORT d[10] (1584:1584:1584) (1869:1869:1869))
        (PORT d[11] (2003:2003:2003) (2371:2371:2371))
        (PORT d[12] (2465:2465:2465) (2892:2892:2892))
        (PORT clk (1971:1971:1971) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1856:1856:1856))
        (PORT clk (1971:1971:1971) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (2217:2217:2217))
        (PORT d[0] (1930:1930:1930) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2079:2079:2079))
        (PORT d[1] (1981:1981:1981) (2321:2321:2321))
        (PORT d[2] (1557:1557:1557) (1839:1839:1839))
        (PORT d[3] (1915:1915:1915) (2273:2273:2273))
        (PORT d[4] (1831:1831:1831) (2183:2183:2183))
        (PORT d[5] (1699:1699:1699) (2005:2005:2005))
        (PORT d[6] (2239:2239:2239) (2602:2602:2602))
        (PORT d[7] (1497:1497:1497) (1760:1760:1760))
        (PORT d[8] (1451:1451:1451) (1713:1713:1713))
        (PORT d[9] (1398:1398:1398) (1660:1660:1660))
        (PORT d[10] (1564:1564:1564) (1843:1843:1843))
        (PORT d[11] (1503:1503:1503) (1767:1767:1767))
        (PORT d[12] (1487:1487:1487) (1740:1740:1740))
        (PORT clk (1271:1271:1271) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (PORT d[0] (1244:1244:1244) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1294:1294:1294))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1392:1392:1392))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1033:1033:1033) (1180:1180:1180))
        (PORT datad (1770:1770:1770) (2088:2088:2088))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1559:1559:1559))
        (PORT clk (1730:1730:1730) (1934:1934:1934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1537:1537:1537))
        (PORT d[1] (1651:1651:1651) (1940:1940:1940))
        (PORT d[2] (1317:1317:1317) (1578:1578:1578))
        (PORT d[3] (1596:1596:1596) (1899:1899:1899))
        (PORT d[4] (1588:1588:1588) (1875:1875:1875))
        (PORT d[5] (1406:1406:1406) (1662:1662:1662))
        (PORT d[6] (1664:1664:1664) (1988:1988:1988))
        (PORT d[7] (1532:1532:1532) (1813:1813:1813))
        (PORT d[8] (1200:1200:1200) (1441:1441:1441))
        (PORT d[9] (1665:1665:1665) (1960:1960:1960))
        (PORT d[10] (1450:1450:1450) (1713:1713:1713))
        (PORT d[11] (1817:1817:1817) (2157:2157:2157))
        (PORT d[12] (1991:1991:1991) (2350:2350:2350))
        (PORT clk (1728:1728:1728) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1364:1364:1364))
        (PORT clk (1728:1728:1728) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1934:1934:1934))
        (PORT d[0] (1494:1494:1494) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1775:1775:1775))
        (PORT d[1] (2151:2151:2151) (2514:2514:2514))
        (PORT d[2] (1397:1397:1397) (1652:1652:1652))
        (PORT d[3] (2190:2190:2190) (2565:2565:2565))
        (PORT d[4] (1838:1838:1838) (2177:2177:2177))
        (PORT d[5] (1667:1667:1667) (1964:1964:1964))
        (PORT d[6] (2124:2124:2124) (2467:2467:2467))
        (PORT d[7] (1262:1262:1262) (1483:1483:1483))
        (PORT d[8] (1012:1012:1012) (1199:1199:1199))
        (PORT d[9] (1351:1351:1351) (1599:1599:1599))
        (PORT d[10] (1338:1338:1338) (1579:1579:1579))
        (PORT d[11] (1284:1284:1284) (1516:1516:1516))
        (PORT d[12] (1283:1283:1283) (1506:1506:1506))
        (PORT clk (1254:1254:1254) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (PORT d[0] (1037:1037:1037) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1828:1828:1828))
        (PORT clk (1535:1535:1535) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1274:1274:1274))
        (PORT d[1] (1429:1429:1429) (1673:1673:1673))
        (PORT d[2] (1566:1566:1566) (1835:1835:1835))
        (PORT d[3] (1568:1568:1568) (1867:1867:1867))
        (PORT d[4] (1242:1242:1242) (1479:1479:1479))
        (PORT d[5] (1349:1349:1349) (1592:1592:1592))
        (PORT d[6] (1604:1604:1604) (1908:1908:1908))
        (PORT d[7] (1524:1524:1524) (1805:1805:1805))
        (PORT d[8] (1506:1506:1506) (1801:1801:1801))
        (PORT d[9] (1880:1880:1880) (2220:2220:2220))
        (PORT d[10] (1527:1527:1527) (1803:1803:1803))
        (PORT d[11] (1506:1506:1506) (1785:1785:1785))
        (PORT d[12] (1818:1818:1818) (2146:2146:2146))
        (PORT clk (1533:1533:1533) (1698:1698:1698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1400:1400:1400))
        (PORT clk (1533:1533:1533) (1698:1698:1698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1700:1700:1700))
        (PORT d[0] (1544:1544:1544) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (2242:2242:2242))
        (PORT d[1] (2172:2172:2172) (2544:2544:2544))
        (PORT d[2] (1743:1743:1743) (2048:2048:2048))
        (PORT d[3] (1682:1682:1682) (2000:2000:2000))
        (PORT d[4] (1610:1610:1610) (1904:1904:1904))
        (PORT d[5] (1457:1457:1457) (1722:1722:1722))
        (PORT d[6] (1927:1927:1927) (2241:2241:2241))
        (PORT d[7] (1691:1691:1691) (1992:1992:1992))
        (PORT d[8] (1168:1168:1168) (1386:1386:1386))
        (PORT d[9] (1460:1460:1460) (1718:1718:1718))
        (PORT d[10] (1535:1535:1535) (1793:1793:1793))
        (PORT d[11] (1301:1301:1301) (1498:1498:1498))
        (PORT d[12] (1381:1381:1381) (1615:1615:1615))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (1183:1183:1183) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1928:1928:1928))
        (PORT clk (1877:1877:1877) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1786:1786:1786))
        (PORT d[1] (1528:1528:1528) (1796:1796:1796))
        (PORT d[2] (1821:1821:1821) (2157:2157:2157))
        (PORT d[3] (2161:2161:2161) (2566:2566:2566))
        (PORT d[4] (1490:1490:1490) (1769:1769:1769))
        (PORT d[5] (1808:1808:1808) (2110:2110:2110))
        (PORT d[6] (1906:1906:1906) (2272:2272:2272))
        (PORT d[7] (2263:2263:2263) (2654:2654:2654))
        (PORT d[8] (1281:1281:1281) (1539:1539:1539))
        (PORT d[9] (2058:2058:2058) (2411:2411:2411))
        (PORT d[10] (1743:1743:1743) (2064:2064:2064))
        (PORT d[11] (1837:1837:1837) (2178:2178:2178))
        (PORT d[12] (2413:2413:2413) (2853:2853:2853))
        (PORT clk (1875:1875:1875) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1914:1914:1914))
        (PORT clk (1875:1875:1875) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (2093:2093:2093))
        (PORT d[0] (1983:1983:1983) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2310:2310:2310))
        (PORT d[1] (2007:2007:2007) (2354:2354:2354))
        (PORT d[2] (1750:1750:1750) (2060:2060:2060))
        (PORT d[3] (2169:2169:2169) (2546:2546:2546))
        (PORT d[4] (2021:2021:2021) (2392:2392:2392))
        (PORT d[5] (1677:1677:1677) (1976:1976:1976))
        (PORT d[6] (2192:2192:2192) (2536:2536:2536))
        (PORT d[7] (1784:1784:1784) (2089:2089:2089))
        (PORT d[8] (1455:1455:1455) (1719:1719:1719))
        (PORT d[9] (1721:1721:1721) (2023:2023:2023))
        (PORT d[10] (1819:1819:1819) (2134:2134:2134))
        (PORT d[11] (1523:1523:1523) (1793:1793:1793))
        (PORT d[12] (1501:1501:1501) (1757:1757:1757))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1296:1296:1296) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1905:1905:1905))
        (PORT clk (1781:1781:1781) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1494:1494:1494))
        (PORT d[1] (1504:1504:1504) (1769:1769:1769))
        (PORT d[2] (1505:1505:1505) (1800:1800:1800))
        (PORT d[3] (1609:1609:1609) (1919:1919:1919))
        (PORT d[4] (1776:1776:1776) (2089:2089:2089))
        (PORT d[5] (1483:1483:1483) (1759:1759:1759))
        (PORT d[6] (1831:1831:1831) (2187:2187:2187))
        (PORT d[7] (1529:1529:1529) (1808:1808:1808))
        (PORT d[8] (1669:1669:1669) (1975:1975:1975))
        (PORT d[9] (1744:1744:1744) (2069:2069:2069))
        (PORT d[10] (1575:1575:1575) (1872:1872:1872))
        (PORT d[11] (1639:1639:1639) (1955:1955:1955))
        (PORT d[12] (2051:2051:2051) (2411:2411:2411))
        (PORT clk (1779:1779:1779) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1446:1446:1446))
        (PORT clk (1779:1779:1779) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1980:1980:1980))
        (PORT d[0] (1584:1584:1584) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1981:1981:1981))
        (PORT d[1] (1991:1991:1991) (2336:2336:2336))
        (PORT d[2] (1473:1473:1473) (1734:1734:1734))
        (PORT d[3] (2000:2000:2000) (2352:2352:2352))
        (PORT d[4] (1908:1908:1908) (2275:2275:2275))
        (PORT d[5] (1842:1842:1842) (2161:2161:2161))
        (PORT d[6] (1948:1948:1948) (2268:2268:2268))
        (PORT d[7] (1456:1456:1456) (1702:1702:1702))
        (PORT d[8] (1038:1038:1038) (1228:1228:1228))
        (PORT d[9] (1361:1361:1361) (1606:1606:1606))
        (PORT d[10] (1515:1515:1515) (1779:1779:1779))
        (PORT d[11] (1443:1443:1443) (1695:1695:1695))
        (PORT d[12] (1263:1263:1263) (1486:1486:1486))
        (PORT clk (1273:1273:1273) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (PORT d[0] (1202:1202:1202) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2699:2699:2699) (3132:3132:3132))
        (PORT datab (915:915:915) (1055:1055:1055))
        (PORT datac (1907:1907:1907) (2229:2229:2229))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2697:2697:2697) (3130:3130:3130))
        (PORT datab (705:705:705) (814:814:814))
        (PORT datac (830:830:830) (942:942:942))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2162:2162:2162))
        (PORT clk (2008:2008:2008) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (2001:2001:2001))
        (PORT d[1] (2080:2080:2080) (2430:2430:2430))
        (PORT d[2] (1522:1522:1522) (1820:1820:1820))
        (PORT d[3] (1883:1883:1883) (2263:2263:2263))
        (PORT d[4] (1425:1425:1425) (1679:1679:1679))
        (PORT d[5] (1864:1864:1864) (2190:2190:2190))
        (PORT d[6] (1922:1922:1922) (2300:2300:2300))
        (PORT d[7] (1582:1582:1582) (1869:1869:1869))
        (PORT d[8] (1424:1424:1424) (1699:1699:1699))
        (PORT d[9] (1944:1944:1944) (2282:2282:2282))
        (PORT d[10] (1565:1565:1565) (1848:1848:1848))
        (PORT d[11] (1830:1830:1830) (2184:2184:2184))
        (PORT d[12] (2297:2297:2297) (2702:2702:2702))
        (PORT clk (2006:2006:2006) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1647:1647:1647))
        (PORT clk (2006:2006:2006) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2249:2249:2249))
        (PORT d[0] (1747:1747:1747) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2087:2087:2087))
        (PORT d[1] (2124:2124:2124) (2477:2477:2477))
        (PORT d[2] (1481:1481:1481) (1742:1742:1742))
        (PORT d[3] (1938:1938:1938) (2308:2308:2308))
        (PORT d[4] (2001:2001:2001) (2375:2375:2375))
        (PORT d[5] (1713:1713:1713) (2020:2020:2020))
        (PORT d[6] (2060:2060:2060) (2401:2401:2401))
        (PORT d[7] (1804:1804:1804) (2100:2100:2100))
        (PORT d[8] (1479:1479:1479) (1747:1747:1747))
        (PORT d[9] (1384:1384:1384) (1642:1642:1642))
        (PORT d[10] (1509:1509:1509) (1768:1768:1768))
        (PORT d[11] (1494:1494:1494) (1756:1756:1756))
        (PORT d[12] (1433:1433:1433) (1684:1684:1684))
        (PORT clk (1252:1252:1252) (1275:1275:1275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (PORT d[0] (1181:1181:1181) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1127:1127:1127))
        (PORT clk (1701:1701:1701) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1541:1541:1541))
        (PORT d[1] (752:752:752) (885:885:885))
        (PORT d[2] (770:770:770) (920:920:920))
        (PORT d[3] (778:778:778) (919:919:919))
        (PORT d[4] (752:752:752) (883:883:883))
        (PORT d[5] (901:901:901) (1050:1050:1050))
        (PORT d[6] (1112:1112:1112) (1312:1312:1312))
        (PORT d[7] (740:740:740) (876:876:876))
        (PORT d[8] (956:956:956) (1139:1139:1139))
        (PORT d[9] (876:876:876) (1023:1023:1023))
        (PORT d[10] (928:928:928) (1089:1089:1089))
        (PORT d[11] (877:877:877) (1025:1025:1025))
        (PORT d[12] (740:740:740) (870:870:870))
        (PORT clk (1699:1699:1699) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (912:912:912))
        (PORT clk (1699:1699:1699) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1892:1892:1892))
        (PORT d[0] (1129:1129:1129) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (424:424:424) (508:508:508))
        (PORT d[1] (777:777:777) (912:912:912))
        (PORT d[2] (576:576:576) (682:682:682))
        (PORT d[3] (594:594:594) (700:700:700))
        (PORT d[4] (579:579:579) (676:676:676))
        (PORT d[5] (604:604:604) (715:715:715))
        (PORT d[6] (1099:1099:1099) (1266:1266:1266))
        (PORT d[7] (534:534:534) (609:609:609))
        (PORT d[8] (729:729:729) (838:838:838))
        (PORT d[9] (658:658:658) (756:756:756))
        (PORT d[10] (709:709:709) (811:811:811))
        (PORT d[11] (529:529:529) (604:604:604))
        (PORT d[12] (566:566:566) (655:655:655))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (321:321:321) (343:343:343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1523:1523:1523))
        (PORT clk (1781:1781:1781) (1987:1987:1987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1628:1628:1628))
        (PORT d[1] (1330:1330:1330) (1538:1538:1538))
        (PORT d[2] (1275:1275:1275) (1523:1523:1523))
        (PORT d[3] (1447:1447:1447) (1709:1709:1709))
        (PORT d[4] (1367:1367:1367) (1607:1607:1607))
        (PORT d[5] (948:948:948) (1098:1098:1098))
        (PORT d[6] (1387:1387:1387) (1605:1605:1605))
        (PORT d[7] (1325:1325:1325) (1564:1564:1564))
        (PORT d[8] (1252:1252:1252) (1490:1490:1490))
        (PORT d[9] (1458:1458:1458) (1727:1727:1727))
        (PORT d[10] (1422:1422:1422) (1680:1680:1680))
        (PORT d[11] (1618:1618:1618) (1920:1920:1920))
        (PORT d[12] (1090:1090:1090) (1259:1259:1259))
        (PORT clk (1779:1779:1779) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1329:1329:1329))
        (PORT clk (1779:1779:1779) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1987:1987:1987))
        (PORT d[0] (1468:1468:1468) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1577:1577:1577))
        (PORT d[1] (1328:1328:1328) (1543:1543:1543))
        (PORT d[2] (1292:1292:1292) (1524:1524:1524))
        (PORT d[3] (2130:2130:2130) (2466:2466:2466))
        (PORT d[4] (1433:1433:1433) (1706:1706:1706))
        (PORT d[5] (1617:1617:1617) (1881:1881:1881))
        (PORT d[6] (1557:1557:1557) (1803:1803:1803))
        (PORT d[7] (894:894:894) (1026:1026:1026))
        (PORT d[8] (976:976:976) (1164:1164:1164))
        (PORT d[9] (755:755:755) (865:865:865))
        (PORT d[10] (792:792:792) (908:908:908))
        (PORT d[11] (775:775:775) (897:897:897))
        (PORT d[12] (786:786:786) (905:905:905))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT d[0] (836:836:836) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1137:1137:1137))
        (PORT datab (689:689:689) (800:800:800))
        (PORT datac (2358:2358:2358) (2724:2724:2724))
        (PORT datad (1518:1518:1518) (1775:1775:1775))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1582:1582:1582))
        (PORT clk (1626:1626:1626) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1613:1613:1613))
        (PORT d[1] (1336:1336:1336) (1574:1574:1574))
        (PORT d[2] (1284:1284:1284) (1538:1538:1538))
        (PORT d[3] (1393:1393:1393) (1665:1665:1665))
        (PORT d[4] (1197:1197:1197) (1413:1413:1413))
        (PORT d[5] (1325:1325:1325) (1531:1531:1531))
        (PORT d[6] (1560:1560:1560) (1795:1795:1795))
        (PORT d[7] (1170:1170:1170) (1397:1397:1397))
        (PORT d[8] (1237:1237:1237) (1480:1480:1480))
        (PORT d[9] (1494:1494:1494) (1767:1767:1767))
        (PORT d[10] (1474:1474:1474) (1753:1753:1753))
        (PORT d[11] (1398:1398:1398) (1671:1671:1671))
        (PORT d[12] (1798:1798:1798) (2103:2103:2103))
        (PORT clk (1624:1624:1624) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1209:1209:1209))
        (PORT clk (1624:1624:1624) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1811:1811:1811))
        (PORT d[0] (1363:1363:1363) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2125:2125:2125))
        (PORT d[1] (2194:2194:2194) (2570:2570:2570))
        (PORT d[2] (1325:1325:1325) (1560:1560:1560))
        (PORT d[3] (2226:2226:2226) (2618:2618:2618))
        (PORT d[4] (1436:1436:1436) (1707:1707:1707))
        (PORT d[5] (1432:1432:1432) (1679:1679:1679))
        (PORT d[6] (1736:1736:1736) (2023:2023:2023))
        (PORT d[7] (1441:1441:1441) (1669:1669:1669))
        (PORT d[8] (1133:1133:1133) (1340:1340:1340))
        (PORT d[9] (1176:1176:1176) (1386:1386:1386))
        (PORT d[10] (1310:1310:1310) (1526:1526:1526))
        (PORT d[11] (1299:1299:1299) (1486:1486:1486))
        (PORT d[12] (1272:1272:1272) (1479:1479:1479))
        (PORT clk (1253:1253:1253) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1276:1276:1276))
        (PORT d[0] (864:864:864) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1275:1275:1275))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1325:1325:1325))
        (PORT datab (790:790:790) (905:905:905))
        (PORT datac (2194:2194:2194) (2592:2592:2592))
        (PORT datad (497:497:497) (564:564:564))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (1088:1088:1088))
        (PORT clk (1471:1471:1471) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1810:1810:1810))
        (PORT d[1] (1008:1008:1008) (1181:1181:1181))
        (PORT d[2] (1664:1664:1664) (1961:1961:1961))
        (PORT d[3] (1168:1168:1168) (1386:1386:1386))
        (PORT d[4] (1492:1492:1492) (1745:1745:1745))
        (PORT d[5] (1688:1688:1688) (1987:1987:1987))
        (PORT d[6] (1240:1240:1240) (1479:1479:1479))
        (PORT d[7] (1661:1661:1661) (1954:1954:1954))
        (PORT d[8] (1447:1447:1447) (1708:1708:1708))
        (PORT d[9] (1388:1388:1388) (1621:1621:1621))
        (PORT d[10] (1128:1128:1128) (1340:1340:1340))
        (PORT d[11] (1181:1181:1181) (1398:1398:1398))
        (PORT d[12] (1869:1869:1869) (2205:2205:2205))
        (PORT clk (1469:1469:1469) (1594:1594:1594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1385:1385:1385))
        (PORT clk (1469:1469:1469) (1594:1594:1594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1596:1596:1596))
        (PORT d[0] (1496:1496:1496) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1889:1889:1889))
        (PORT d[1] (1843:1843:1843) (2130:2130:2130))
        (PORT d[2] (2651:2651:2651) (3126:3126:3126))
        (PORT d[3] (2143:2143:2143) (2507:2507:2507))
        (PORT d[4] (1111:1111:1111) (1331:1331:1331))
        (PORT d[5] (1307:1307:1307) (1540:1540:1540))
        (PORT d[6] (2282:2282:2282) (2660:2660:2660))
        (PORT d[7] (1560:1560:1560) (1828:1828:1828))
        (PORT d[8] (1316:1316:1316) (1545:1545:1545))
        (PORT d[9] (1732:1732:1732) (2050:2050:2050))
        (PORT d[10] (1673:1673:1673) (1971:1971:1971))
        (PORT d[11] (1419:1419:1419) (1684:1684:1684))
        (PORT d[12] (1332:1332:1332) (1550:1550:1550))
        (PORT clk (1288:1288:1288) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (PORT d[0] (986:986:986) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1645:1645:1645))
        (PORT clk (1668:1668:1668) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1690:1690:1690))
        (PORT d[1] (1464:1464:1464) (1710:1710:1710))
        (PORT d[2] (1509:1509:1509) (1802:1802:1802))
        (PORT d[3] (1787:1787:1787) (2121:2121:2121))
        (PORT d[4] (1590:1590:1590) (1872:1872:1872))
        (PORT d[5] (1488:1488:1488) (1743:1743:1743))
        (PORT d[6] (1852:1852:1852) (2214:2214:2214))
        (PORT d[7] (1392:1392:1392) (1654:1654:1654))
        (PORT d[8] (1477:1477:1477) (1757:1757:1757))
        (PORT d[9] (1909:1909:1909) (2257:2257:2257))
        (PORT d[10] (1733:1733:1733) (2046:2046:2046))
        (PORT d[11] (1929:1929:1929) (2276:2276:2276))
        (PORT d[12] (1881:1881:1881) (2226:2226:2226))
        (PORT clk (1666:1666:1666) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1620:1620:1620))
        (PORT clk (1666:1666:1666) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1841:1841:1841))
        (PORT d[0] (1738:1738:1738) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1795:1795:1795))
        (PORT d[1] (2144:2144:2144) (2517:2517:2517))
        (PORT d[2] (1619:1619:1619) (1904:1904:1904))
        (PORT d[3] (1661:1661:1661) (1969:1969:1969))
        (PORT d[4] (1950:1950:1950) (2334:2334:2334))
        (PORT d[5] (1458:1458:1458) (1713:1713:1713))
        (PORT d[6] (1965:1965:1965) (2293:2293:2293))
        (PORT d[7] (1640:1640:1640) (1914:1914:1914))
        (PORT d[8] (1388:1388:1388) (1661:1661:1661))
        (PORT d[9] (1527:1527:1527) (1797:1797:1797))
        (PORT d[10] (1518:1518:1518) (1778:1778:1778))
        (PORT d[11] (1480:1480:1480) (1732:1732:1732))
        (PORT d[12] (1491:1491:1491) (1753:1753:1753))
        (PORT clk (1283:1283:1283) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (PORT d[0] (1213:1213:1213) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1816:1816:1816))
        (PORT clk (1530:1530:1530) (1683:1683:1683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1770:1770:1770))
        (PORT d[1] (1451:1451:1451) (1701:1701:1701))
        (PORT d[2] (1365:1365:1365) (1611:1611:1611))
        (PORT d[3] (1380:1380:1380) (1637:1637:1637))
        (PORT d[4] (1239:1239:1239) (1477:1477:1477))
        (PORT d[5] (1524:1524:1524) (1785:1785:1785))
        (PORT d[6] (1744:1744:1744) (2064:2064:2064))
        (PORT d[7] (1513:1513:1513) (1791:1791:1791))
        (PORT d[8] (1078:1078:1078) (1291:1291:1291))
        (PORT d[9] (1873:1873:1873) (2214:2214:2214))
        (PORT d[10] (1526:1526:1526) (1798:1798:1798))
        (PORT d[11] (1443:1443:1443) (1728:1728:1728))
        (PORT d[12] (1741:1741:1741) (2046:2046:2046))
        (PORT clk (1528:1528:1528) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1287:1287:1287))
        (PORT clk (1528:1528:1528) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1683:1683:1683))
        (PORT d[0] (1419:1419:1419) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (2070:2070:2070))
        (PORT d[1] (2172:2172:2172) (2545:2545:2545))
        (PORT d[2] (1577:1577:1577) (1861:1861:1861))
        (PORT d[3] (1650:1650:1650) (1958:1958:1958))
        (PORT d[4] (1759:1759:1759) (2078:2078:2078))
        (PORT d[5] (1462:1462:1462) (1713:1713:1713))
        (PORT d[6] (1861:1861:1861) (2147:2147:2147))
        (PORT d[7] (1863:1863:1863) (2187:2187:2187))
        (PORT d[8] (1328:1328:1328) (1565:1565:1565))
        (PORT d[9] (1472:1472:1472) (1730:1730:1730))
        (PORT d[10] (1507:1507:1507) (1744:1744:1744))
        (PORT d[11] (1313:1313:1313) (1522:1522:1522))
        (PORT d[12] (1423:1423:1423) (1670:1670:1670))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1250:1250:1250) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2703:2703:2703) (3133:3133:3133))
        (PORT datab (891:891:891) (1011:1011:1011))
        (PORT datac (1903:1903:1903) (2231:2231:2231))
        (PORT datad (773:773:773) (876:876:876))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1842:1842:1842))
        (PORT clk (1508:1508:1508) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1286:1286:1286))
        (PORT d[1] (1274:1274:1274) (1508:1508:1508))
        (PORT d[2] (1471:1471:1471) (1747:1747:1747))
        (PORT d[3] (1567:1567:1567) (1868:1868:1868))
        (PORT d[4] (1433:1433:1433) (1692:1692:1692))
        (PORT d[5] (1515:1515:1515) (1776:1776:1776))
        (PORT d[6] (1535:1535:1535) (1833:1833:1833))
        (PORT d[7] (1488:1488:1488) (1757:1757:1757))
        (PORT d[8] (1234:1234:1234) (1459:1459:1459))
        (PORT d[9] (1696:1696:1696) (1990:1990:1990))
        (PORT d[10] (1510:1510:1510) (1778:1778:1778))
        (PORT d[11] (1411:1411:1411) (1688:1688:1688))
        (PORT d[12] (1816:1816:1816) (2141:2141:2141))
        (PORT clk (1506:1506:1506) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1274:1274:1274))
        (PORT clk (1506:1506:1506) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1658:1658:1658))
        (PORT d[0] (1413:1413:1413) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (2067:2067:2067))
        (PORT d[1] (2342:2342:2342) (2735:2735:2735))
        (PORT d[2] (1743:1743:1743) (2048:2048:2048))
        (PORT d[3] (1666:1666:1666) (1976:1976:1976))
        (PORT d[4] (2024:2024:2024) (2398:2398:2398))
        (PORT d[5] (1431:1431:1431) (1695:1695:1695))
        (PORT d[6] (1599:1599:1599) (1868:1868:1868))
        (PORT d[7] (1689:1689:1689) (1992:1992:1992))
        (PORT d[8] (1180:1180:1180) (1405:1405:1405))
        (PORT d[9] (1471:1471:1471) (1728:1728:1728))
        (PORT d[10] (1526:1526:1526) (1775:1775:1775))
        (PORT d[11] (1311:1311:1311) (1513:1513:1513))
        (PORT d[12] (1404:1404:1404) (1642:1642:1642))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (1188:1188:1188) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1643:1643:1643))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2687:2687:2687) (3108:3108:3108))
        (PORT datad (786:786:786) (891:891:891))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (676:676:676))
        (PORT datab (1246:1246:1246) (1478:1478:1478))
        (PORT datac (1367:1367:1367) (1593:1593:1593))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1366:1366:1366) (1592:1592:1592))
        (PORT datad (543:543:543) (620:620:620))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1522:1522:1522))
        (PORT clk (1951:1951:1951) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1679:1679:1679))
        (PORT d[1] (1885:1885:1885) (2212:2212:2212))
        (PORT d[2] (1702:1702:1702) (2032:2032:2032))
        (PORT d[3] (1453:1453:1453) (1714:1714:1714))
        (PORT d[4] (1625:1625:1625) (1924:1924:1924))
        (PORT d[5] (1863:1863:1863) (2170:2170:2170))
        (PORT d[6] (1839:1839:1839) (2189:2189:2189))
        (PORT d[7] (1494:1494:1494) (1773:1773:1773))
        (PORT d[8] (1218:1218:1218) (1460:1460:1460))
        (PORT d[9] (1794:1794:1794) (2133:2133:2133))
        (PORT d[10] (1689:1689:1689) (1982:1982:1982))
        (PORT d[11] (1553:1553:1553) (1856:1856:1856))
        (PORT d[12] (1876:1876:1876) (2214:2214:2214))
        (PORT clk (1949:1949:1949) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1503:1503:1503))
        (PORT clk (1949:1949:1949) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (2191:2191:2191))
        (PORT d[0] (1627:1627:1627) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1970:1970:1970))
        (PORT d[1] (1761:1761:1761) (2059:2059:2059))
        (PORT d[2] (1425:1425:1425) (1685:1685:1685))
        (PORT d[3] (1966:1966:1966) (2339:2339:2339))
        (PORT d[4] (1894:1894:1894) (2257:2257:2257))
        (PORT d[5] (1993:1993:1993) (2357:2357:2357))
        (PORT d[6] (1857:1857:1857) (2156:2156:2156))
        (PORT d[7] (1200:1200:1200) (1398:1398:1398))
        (PORT d[8] (1150:1150:1150) (1360:1360:1360))
        (PORT d[9] (960:960:960) (1146:1146:1146))
        (PORT d[10] (1590:1590:1590) (1861:1861:1861))
        (PORT d[11] (1266:1266:1266) (1493:1493:1493))
        (PORT d[12] (1031:1031:1031) (1229:1229:1229))
        (PORT clk (1290:1290:1290) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1315:1315:1315))
        (PORT d[0] (932:932:932) (1073:1073:1073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2436:2436:2436))
        (PORT clk (2271:2271:2271) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1894:1894:1894))
        (PORT d[1] (1921:1921:1921) (2264:2264:2264))
        (PORT d[2] (1739:1739:1739) (2080:2080:2080))
        (PORT d[3] (1724:1724:1724) (2039:2039:2039))
        (PORT d[4] (1705:1705:1705) (2023:2023:2023))
        (PORT d[5] (1556:1556:1556) (1834:1834:1834))
        (PORT d[6] (1961:1961:1961) (2342:2342:2342))
        (PORT d[7] (2157:2157:2157) (2548:2548:2548))
        (PORT d[8] (1503:1503:1503) (1798:1798:1798))
        (PORT d[9] (2167:2167:2167) (2559:2559:2559))
        (PORT d[10] (1566:1566:1566) (1863:1863:1863))
        (PORT d[11] (2214:2214:2214) (2632:2632:2632))
        (PORT d[12] (1917:1917:1917) (2264:2264:2264))
        (PORT clk (2269:2269:2269) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1832:1832:1832))
        (PORT clk (2269:2269:2269) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2554:2554:2554))
        (PORT d[0] (1897:1897:1897) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1969:1969:1969))
        (PORT d[1] (1951:1951:1951) (2279:2279:2279))
        (PORT d[2] (1961:1961:1961) (2314:2314:2314))
        (PORT d[3] (2503:2503:2503) (2965:2965:2965))
        (PORT d[4] (1917:1917:1917) (2292:2292:2292))
        (PORT d[5] (1786:1786:1786) (2113:2113:2113))
        (PORT d[6] (2016:2016:2016) (2362:2362:2362))
        (PORT d[7] (1639:1639:1639) (1905:1905:1905))
        (PORT d[8] (1289:1289:1289) (1527:1527:1527))
        (PORT d[9] (1408:1408:1408) (1680:1680:1680))
        (PORT d[10] (1368:1368:1368) (1620:1620:1620))
        (PORT d[11] (1421:1421:1421) (1674:1674:1674))
        (PORT d[12] (1478:1478:1478) (1742:1742:1742))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (1223:1223:1223) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1310:1310:1310))
        (PORT clk (1542:1542:1542) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1703:1703:1703))
        (PORT d[1] (1291:1291:1291) (1505:1505:1505))
        (PORT d[2] (1532:1532:1532) (1818:1818:1818))
        (PORT d[3] (1513:1513:1513) (1774:1774:1774))
        (PORT d[4] (1594:1594:1594) (1879:1879:1879))
        (PORT d[5] (1681:1681:1681) (1981:1981:1981))
        (PORT d[6] (1408:1408:1408) (1671:1671:1671))
        (PORT d[7] (1529:1529:1529) (1811:1811:1811))
        (PORT d[8] (1622:1622:1622) (1913:1913:1913))
        (PORT d[9] (1345:1345:1345) (1599:1599:1599))
        (PORT d[10] (1297:1297:1297) (1537:1537:1537))
        (PORT d[11] (1313:1313:1313) (1572:1572:1572))
        (PORT d[12] (1689:1689:1689) (1997:1997:1997))
        (PORT clk (1540:1540:1540) (1690:1690:1690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1555:1555:1555))
        (PORT clk (1540:1540:1540) (1690:1690:1690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1692:1692:1692))
        (PORT d[0] (1609:1609:1609) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (2044:2044:2044))
        (PORT d[1] (1695:1695:1695) (1963:1963:1963))
        (PORT d[2] (2314:2314:2314) (2746:2746:2746))
        (PORT d[3] (2014:2014:2014) (2373:2373:2373))
        (PORT d[4] (1494:1494:1494) (1767:1767:1767))
        (PORT d[5] (1436:1436:1436) (1676:1676:1676))
        (PORT d[6] (1912:1912:1912) (2231:2231:2231))
        (PORT d[7] (1325:1325:1325) (1546:1546:1546))
        (PORT d[8] (1123:1123:1123) (1323:1323:1323))
        (PORT d[9] (1744:1744:1744) (2056:2056:2056))
        (PORT d[10] (1251:1251:1251) (1458:1458:1458))
        (PORT d[11] (1211:1211:1211) (1434:1434:1434))
        (PORT d[12] (1171:1171:1171) (1366:1366:1366))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1236:1236:1236) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1510:1510:1510))
        (PORT clk (1944:1944:1944) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1921:1921:1921))
        (PORT d[1] (1902:1902:1902) (2233:2233:2233))
        (PORT d[2] (1663:1663:1663) (1969:1969:1969))
        (PORT d[3] (1415:1415:1415) (1661:1661:1661))
        (PORT d[4] (1647:1647:1647) (1955:1955:1955))
        (PORT d[5] (1881:1881:1881) (2192:2192:2192))
        (PORT d[6] (1778:1778:1778) (2119:2119:2119))
        (PORT d[7] (1510:1510:1510) (1782:1782:1782))
        (PORT d[8] (1263:1263:1263) (1515:1515:1515))
        (PORT d[9] (1945:1945:1945) (2305:2305:2305))
        (PORT d[10] (1702:1702:1702) (2005:2005:2005))
        (PORT d[11] (1721:1721:1721) (2047:2047:2047))
        (PORT d[12] (1931:1931:1931) (2292:2292:2292))
        (PORT clk (1942:1942:1942) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1467:1467:1467))
        (PORT clk (1942:1942:1942) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (2184:2184:2184))
        (PORT d[0] (1607:1607:1607) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (2185:2185:2185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1937:1937:1937))
        (PORT d[1] (1584:1584:1584) (1855:1855:1855))
        (PORT d[2] (1443:1443:1443) (1704:1704:1704))
        (PORT d[3] (2149:2149:2149) (2551:2551:2551))
        (PORT d[4] (1698:1698:1698) (2028:2028:2028))
        (PORT d[5] (1975:1975:1975) (2336:2336:2336))
        (PORT d[6] (2016:2016:2016) (2336:2336:2336))
        (PORT d[7] (1038:1038:1038) (1234:1234:1234))
        (PORT d[8] (994:994:994) (1189:1189:1189))
        (PORT d[9] (930:930:930) (1111:1111:1111))
        (PORT d[10] (1582:1582:1582) (1853:1853:1853))
        (PORT d[11] (1078:1078:1078) (1269:1269:1269))
        (PORT d[12] (1065:1065:1065) (1260:1260:1260))
        (PORT clk (1285:1285:1285) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (PORT d[0] (931:931:931) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1759:1759:1759))
        (PORT datab (1932:1932:1932) (2267:2267:2267))
        (PORT datac (2350:2350:2350) (2714:2714:2714))
        (PORT datad (350:350:350) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (429:429:429))
        (PORT datab (1093:1093:1093) (1221:1221:1221))
        (PORT datac (1915:1915:1915) (2249:2249:2249))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1796:1796:1796))
        (PORT clk (2037:2037:2037) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1658:1658:1658))
        (PORT d[1] (1873:1873:1873) (2200:2200:2200))
        (PORT d[2] (1627:1627:1627) (1933:1933:1933))
        (PORT d[3] (1477:1477:1477) (1743:1743:1743))
        (PORT d[4] (1597:1597:1597) (1887:1887:1887))
        (PORT d[5] (1867:1867:1867) (2175:2175:2175))
        (PORT d[6] (1853:1853:1853) (2209:2209:2209))
        (PORT d[7] (1532:1532:1532) (1802:1802:1802))
        (PORT d[8] (1217:1217:1217) (1462:1462:1462))
        (PORT d[9] (1786:1786:1786) (2123:2123:2123))
        (PORT d[10] (1534:1534:1534) (1819:1819:1819))
        (PORT d[11] (1580:1580:1580) (1895:1895:1895))
        (PORT d[12] (1716:1716:1716) (2032:2032:2032))
        (PORT clk (2035:2035:2035) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1525:1525:1525))
        (PORT clk (2035:2035:2035) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2289:2289:2289))
        (PORT d[0] (1654:1654:1654) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2275:2275:2275))
        (PORT d[1] (2186:2186:2186) (2558:2558:2558))
        (PORT d[2] (1590:1590:1590) (1879:1879:1879))
        (PORT d[3] (1958:1958:1958) (2330:2330:2330))
        (PORT d[4] (1906:1906:1906) (2273:2273:2273))
        (PORT d[5] (2006:2006:2006) (2376:2376:2376))
        (PORT d[6] (1927:1927:1927) (2251:2251:2251))
        (PORT d[7] (1188:1188:1188) (1393:1393:1393))
        (PORT d[8] (1427:1427:1427) (1689:1689:1689))
        (PORT d[9] (960:960:960) (1147:1147:1147))
        (PORT d[10] (1292:1292:1292) (1527:1527:1527))
        (PORT d[11] (1477:1477:1477) (1732:1732:1732))
        (PORT d[12] (1048:1048:1048) (1236:1236:1236))
        (PORT clk (1291:1291:1291) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (PORT d[0] (818:818:818) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1807:1807:1807))
        (PORT clk (2068:2068:2068) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2599:2599:2599))
        (PORT d[1] (1712:1712:1712) (2016:2016:2016))
        (PORT d[2] (1819:1819:1819) (2155:2155:2155))
        (PORT d[3] (1461:1461:1461) (1722:1722:1722))
        (PORT d[4] (1618:1618:1618) (1921:1921:1921))
        (PORT d[5] (1511:1511:1511) (1772:1772:1772))
        (PORT d[6] (2014:2014:2014) (2385:2385:2385))
        (PORT d[7] (1522:1522:1522) (1794:1794:1794))
        (PORT d[8] (1058:1058:1058) (1273:1273:1273))
        (PORT d[9] (1611:1611:1611) (1925:1925:1925))
        (PORT d[10] (1562:1562:1562) (1849:1849:1849))
        (PORT d[11] (1585:1585:1585) (1898:1898:1898))
        (PORT d[12] (1590:1590:1590) (1891:1891:1891))
        (PORT clk (2066:2066:2066) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1531:1531:1531))
        (PORT clk (2066:2066:2066) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2305:2305:2305))
        (PORT d[0] (1653:1653:1653) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2251:2251:2251))
        (PORT d[1] (1952:1952:1952) (2276:2276:2276))
        (PORT d[2] (1613:1613:1613) (1906:1906:1906))
        (PORT d[3] (1933:1933:1933) (2296:2296:2296))
        (PORT d[4] (1670:1670:1670) (2002:2002:2002))
        (PORT d[5] (1958:1958:1958) (2313:2313:2313))
        (PORT d[6] (1946:1946:1946) (2271:2271:2271))
        (PORT d[7] (1726:1726:1726) (2028:2028:2028))
        (PORT d[8] (1422:1422:1422) (1686:1686:1686))
        (PORT d[9] (1124:1124:1124) (1329:1329:1329))
        (PORT d[10] (1617:1617:1617) (1902:1902:1902))
        (PORT d[11] (1265:1265:1265) (1489:1489:1489))
        (PORT d[12] (1080:1080:1080) (1275:1275:1275))
        (PORT clk (1293:1293:1293) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (PORT d[0] (1073:1073:1073) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1878:1878:1878))
        (PORT clk (1829:1829:1829) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1402:1402:1402))
        (PORT d[1] (1492:1492:1492) (1750:1750:1750))
        (PORT d[2] (1266:1266:1266) (1506:1506:1506))
        (PORT d[3] (1437:1437:1437) (1696:1696:1696))
        (PORT d[4] (1252:1252:1252) (1483:1483:1483))
        (PORT d[5] (1478:1478:1478) (1711:1711:1711))
        (PORT d[6] (1824:1824:1824) (2173:2173:2173))
        (PORT d[7] (1290:1290:1290) (1537:1537:1537))
        (PORT d[8] (1067:1067:1067) (1277:1277:1277))
        (PORT d[9] (1300:1300:1300) (1540:1540:1540))
        (PORT d[10] (1503:1503:1503) (1787:1787:1787))
        (PORT d[11] (1454:1454:1454) (1727:1727:1727))
        (PORT d[12] (1462:1462:1462) (1729:1729:1729))
        (PORT clk (1827:1827:1827) (2042:2042:2042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1459:1459:1459))
        (PORT clk (1827:1827:1827) (2042:2042:2042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (2044:2044:2044))
        (PORT d[0] (1587:1587:1587) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1222:1222:1222))
        (PORT d[1] (1337:1337:1337) (1547:1547:1547))
        (PORT d[2] (1358:1358:1358) (1603:1603:1603))
        (PORT d[3] (1764:1764:1764) (2048:2048:2048))
        (PORT d[4] (1968:1968:1968) (2338:2338:2338))
        (PORT d[5] (1600:1600:1600) (1907:1907:1907))
        (PORT d[6] (1933:1933:1933) (2269:2269:2269))
        (PORT d[7] (1271:1271:1271) (1473:1473:1473))
        (PORT d[8] (1129:1129:1129) (1345:1345:1345))
        (PORT d[9] (1224:1224:1224) (1460:1460:1460))
        (PORT d[10] (747:747:747) (852:852:852))
        (PORT d[11] (789:789:789) (914:914:914))
        (PORT d[12] (1018:1018:1018) (1201:1201:1201))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (764:764:764) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2741:2741:2741))
        (PORT datab (359:359:359) (414:414:414))
        (PORT datac (1911:1911:1911) (2244:2244:2244))
        (PORT datad (683:683:683) (769:769:769))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2435:2435:2435))
        (PORT clk (2192:2192:2192) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1827:1827:1827))
        (PORT d[1] (1901:1901:1901) (2237:2237:2237))
        (PORT d[2] (1738:1738:1738) (2074:2074:2074))
        (PORT d[3] (1712:1712:1712) (2023:2023:2023))
        (PORT d[4] (1872:1872:1872) (2213:2213:2213))
        (PORT d[5] (1884:1884:1884) (2197:2197:2197))
        (PORT d[6] (2135:2135:2135) (2545:2545:2545))
        (PORT d[7] (2101:2101:2101) (2476:2476:2476))
        (PORT d[8] (1513:1513:1513) (1813:1813:1813))
        (PORT d[9] (2079:2079:2079) (2464:2464:2464))
        (PORT d[10] (1708:1708:1708) (2016:2016:2016))
        (PORT d[11] (2230:2230:2230) (2660:2660:2660))
        (PORT d[12] (1939:1939:1939) (2295:2295:2295))
        (PORT clk (2190:2190:2190) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1801:1801:1801))
        (PORT clk (2190:2190:2190) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2462:2462:2462))
        (PORT d[0] (1882:1882:1882) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1963:1963:1963))
        (PORT d[1] (1956:1956:1956) (2285:2285:2285))
        (PORT d[2] (2009:2009:2009) (2374:2374:2374))
        (PORT d[3] (2452:2452:2452) (2888:2888:2888))
        (PORT d[4] (1933:1933:1933) (2301:2301:2301))
        (PORT d[5] (1775:1775:1775) (2094:2094:2094))
        (PORT d[6] (2164:2164:2164) (2530:2530:2530))
        (PORT d[7] (1626:1626:1626) (1886:1886:1886))
        (PORT d[8] (1249:1249:1249) (1483:1483:1483))
        (PORT d[9] (1359:1359:1359) (1606:1606:1606))
        (PORT d[10] (1542:1542:1542) (1823:1823:1823))
        (PORT d[11] (1472:1472:1472) (1719:1719:1719))
        (PORT d[12] (1496:1496:1496) (1764:1764:1764))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (1164:1164:1164) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (418:418:418))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (2347:2347:2347) (2711:2711:2711))
        (PORT datad (845:845:845) (966:966:966))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (932:932:932) (1077:1077:1077))
        (PORT datac (1955:1955:1955) (2317:2317:2317))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2306:2306:2306) (2653:2653:2653))
        (PORT datab (1136:1136:1136) (1311:1311:1311))
        (PORT datac (693:693:693) (809:809:809))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (227:227:227))
        (PORT datad (329:329:329) (391:391:391))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (167:167:167) (219:219:219))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (796:796:796))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (366:366:366) (432:432:432))
        (PORT datac (538:538:538) (635:635:635))
        (PORT datad (183:183:183) (210:210:210))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (312:312:312))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (323:323:323) (394:394:394))
        (PORT datad (234:234:234) (287:287:287))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (287:287:287))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (322:322:322) (393:393:393))
        (PORT datad (322:322:322) (385:385:385))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (226:226:226))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (171:171:171) (225:225:225))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (241:241:241))
        (PORT datab (160:160:160) (209:209:209))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (220:220:220))
        (PORT datab (170:170:170) (225:225:225))
        (PORT datad (311:311:311) (367:367:367))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (225:225:225))
        (PORT datab (227:227:227) (279:279:279))
        (PORT datac (193:193:193) (247:247:247))
        (PORT datad (226:226:226) (275:275:275))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (419:419:419))
        (PORT datab (341:341:341) (409:409:409))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (179:179:179) (212:212:212))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (206:206:206))
        (PORT datab (167:167:167) (219:219:219))
        (PORT datac (151:151:151) (197:197:197))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (204:204:204))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (227:227:227) (286:286:286))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (344:344:344))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (160:160:160) (211:211:211))
        (PORT datac (229:229:229) (288:288:288))
        (PORT datad (218:218:218) (263:263:263))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (103:103:103) (123:123:123))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (310:310:310))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (276:276:276))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (145:145:145) (189:189:189))
        (PORT datad (235:235:235) (286:286:286))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (230:230:230))
        (PORT datad (292:292:292) (330:330:330))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (230:230:230))
        (PORT datab (168:168:168) (221:221:221))
        (PORT datac (196:196:196) (247:247:247))
        (PORT datad (304:304:304) (360:360:360))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT asdata (347:347:347) (379:379:379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (304:304:304))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (203:203:203) (249:249:249))
        (PORT datad (303:303:303) (360:360:360))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (196:196:196) (247:247:247))
        (PORT datad (159:159:159) (204:204:204))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (396:396:396))
        (PORT datab (341:341:341) (414:414:414))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (294:294:294))
        (PORT datab (161:161:161) (212:212:212))
        (PORT datac (232:232:232) (289:289:289))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (526:526:526))
        (PORT datab (354:354:354) (430:430:430))
        (PORT datac (150:150:150) (195:195:195))
        (PORT datad (174:174:174) (201:201:201))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (402:402:402))
        (PORT datad (278:278:278) (311:311:311))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (282:282:282))
        (PORT datab (203:203:203) (261:261:261))
        (PORT datac (298:298:298) (354:354:354))
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (299:299:299))
        (PORT datab (230:230:230) (292:292:292))
        (PORT datac (208:208:208) (259:259:259))
        (PORT datad (312:312:312) (365:365:365))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (224:224:224))
        (PORT datab (161:161:161) (212:212:212))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (215:215:215) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (283:283:283))
        (PORT datab (215:215:215) (271:271:271))
        (PORT datac (309:309:309) (368:368:368))
        (PORT datad (316:316:316) (361:361:361))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (219:219:219))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datab (334:334:334) (401:401:401))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (PORT datab (247:247:247) (304:304:304))
        (PORT datac (315:315:315) (377:377:377))
        (PORT datad (338:338:338) (402:402:402))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (427:427:427))
        (PORT datab (252:252:252) (312:312:312))
        (PORT datac (332:332:332) (389:389:389))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (224:224:224))
        (PORT datac (229:229:229) (284:284:284))
        (PORT datad (146:146:146) (184:184:184))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (427:427:427))
        (PORT datab (334:334:334) (408:408:408))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (419:419:419))
        (PORT datab (342:342:342) (410:410:410))
        (PORT datad (292:292:292) (332:332:332))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (411:411:411))
        (PORT datab (231:231:231) (289:289:289))
        (PORT datac (322:322:322) (388:388:388))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (388:388:388))
        (PORT datab (332:332:332) (394:394:394))
        (PORT datac (194:194:194) (230:230:230))
        (PORT datad (331:331:331) (385:385:385))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (221:221:221) (271:271:271))
        (PORT datad (319:319:319) (370:370:370))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (528:528:528))
        (PORT datab (232:232:232) (287:287:287))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datab (218:218:218) (281:281:281))
        (PORT datac (341:341:341) (407:407:407))
        (PORT datad (323:323:323) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (163:163:163) (214:214:214))
        (PORT datac (146:146:146) (189:189:189))
        (PORT datad (228:228:228) (280:280:280))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (321:321:321))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (222:222:222) (272:272:272))
        (PORT datad (304:304:304) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (207:207:207))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (328:328:328) (383:383:383))
        (PORT datad (209:209:209) (252:252:252))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datab (217:217:217) (280:280:280))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (213:213:213))
        (PORT datac (214:214:214) (266:266:266))
        (PORT datad (234:234:234) (285:285:285))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (213:213:213))
        (PORT datac (231:231:231) (290:290:290))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (324:324:324))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datad (344:344:344) (404:404:404))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (398:398:398))
        (PORT datab (198:198:198) (233:233:233))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (395:395:395))
        (PORT datab (341:341:341) (413:413:413))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (149:149:149) (196:196:196))
        (PORT datad (140:140:140) (183:183:183))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (341:341:341))
        (PORT datab (365:365:365) (432:432:432))
        (PORT datad (150:150:150) (190:190:190))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (308:308:308))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2720:2720:2720))
        (PORT datab (363:363:363) (434:434:434))
        (PORT datac (625:625:625) (713:713:713))
        (PORT datad (586:586:586) (658:658:658))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2465:2465:2465))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1405:1405:1405) (1536:1536:1536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (723:723:723) (836:836:836))
        (PORT clk (1523:1523:1523) (1690:1690:1690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (477:477:477) (556:556:556))
        (PORT d[1] (604:604:604) (698:698:698))
        (PORT d[2] (1289:1289:1289) (1532:1532:1532))
        (PORT d[3] (962:962:962) (1142:1142:1142))
        (PORT d[4] (668:668:668) (765:765:765))
        (PORT d[5] (1308:1308:1308) (1516:1516:1516))
        (PORT d[6] (1156:1156:1156) (1374:1374:1374))
        (PORT d[7] (1590:1590:1590) (1853:1853:1853))
        (PORT d[8] (1722:1722:1722) (2052:2052:2052))
        (PORT d[9] (918:918:918) (1057:1057:1057))
        (PORT d[10] (929:929:929) (1106:1106:1106))
        (PORT d[11] (996:996:996) (1190:1190:1190))
        (PORT d[12] (1390:1390:1390) (1597:1597:1597))
        (PORT clk (1521:1521:1521) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (937:937:937))
        (PORT clk (1521:1521:1521) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1690:1690:1690))
        (PORT d[0] (1170:1170:1170) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1960:1960:1960))
        (PORT d[1] (1110:1110:1110) (1275:1275:1275))
        (PORT d[2] (1108:1108:1108) (1287:1287:1287))
        (PORT d[3] (1997:1997:1997) (2277:2277:2277))
        (PORT d[4] (1025:1025:1025) (1217:1217:1217))
        (PORT d[5] (1060:1060:1060) (1246:1246:1246))
        (PORT d[6] (1232:1232:1232) (1403:1403:1403))
        (PORT d[7] (1620:1620:1620) (1881:1881:1881))
        (PORT d[8] (1078:1078:1078) (1270:1270:1270))
        (PORT d[9] (1636:1636:1636) (1929:1929:1929))
        (PORT d[10] (1477:1477:1477) (1728:1728:1728))
        (PORT d[11] (1081:1081:1081) (1269:1269:1269))
        (PORT d[12] (1104:1104:1104) (1293:1293:1293))
        (PORT clk (1279:1279:1279) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT d[0] (788:788:788) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1295:1295:1295))
        (PORT clk (1537:1537:1537) (1694:1694:1694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (2041:2041:2041))
        (PORT d[1] (1163:1163:1163) (1354:1354:1354))
        (PORT d[2] (1437:1437:1437) (1711:1711:1711))
        (PORT d[3] (1322:1322:1322) (1556:1556:1556))
        (PORT d[4] (1328:1328:1328) (1560:1560:1560))
        (PORT d[5] (1677:1677:1677) (1976:1976:1976))
        (PORT d[6] (1413:1413:1413) (1678:1678:1678))
        (PORT d[7] (1521:1521:1521) (1796:1796:1796))
        (PORT d[8] (1462:1462:1462) (1739:1739:1739))
        (PORT d[9] (1539:1539:1539) (1806:1806:1806))
        (PORT d[10] (1109:1109:1109) (1311:1311:1311))
        (PORT d[11] (1483:1483:1483) (1767:1767:1767))
        (PORT d[12] (1999:1999:1999) (2346:2346:2346))
        (PORT clk (1535:1535:1535) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1393:1393:1393))
        (PORT clk (1535:1535:1535) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1694:1694:1694))
        (PORT d[0] (1543:1543:1543) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1600:1600:1600))
        (PORT d[1] (1860:1860:1860) (2146:2146:2146))
        (PORT d[2] (2456:2456:2456) (2900:2900:2900))
        (PORT d[3] (1674:1674:1674) (1983:1983:1983))
        (PORT d[4] (1079:1079:1079) (1288:1288:1288))
        (PORT d[5] (1273:1273:1273) (1498:1498:1498))
        (PORT d[6] (2074:2074:2074) (2415:2415:2415))
        (PORT d[7] (1505:1505:1505) (1748:1748:1748))
        (PORT d[8] (1116:1116:1116) (1316:1316:1316))
        (PORT d[9] (1730:1730:1730) (2053:2053:2053))
        (PORT d[10] (1626:1626:1626) (1904:1904:1904))
        (PORT d[11] (1302:1302:1302) (1531:1531:1531))
        (PORT d[12] (1158:1158:1158) (1354:1354:1354))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT d[0] (1077:1077:1077) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (731:731:731) (845:845:845))
        (PORT clk (1529:1529:1529) (1686:1686:1686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (615:615:615) (713:713:713))
        (PORT d[1] (865:865:865) (986:986:986))
        (PORT d[2] (980:980:980) (1129:1129:1129))
        (PORT d[3] (969:969:969) (1140:1140:1140))
        (PORT d[4] (965:965:965) (1102:1102:1102))
        (PORT d[5] (1322:1322:1322) (1534:1534:1534))
        (PORT d[6] (1024:1024:1024) (1229:1229:1229))
        (PORT d[7] (1581:1581:1581) (1841:1841:1841))
        (PORT d[8] (1721:1721:1721) (2051:2051:2051))
        (PORT d[9] (930:930:930) (1071:1071:1071))
        (PORT d[10] (893:893:893) (1058:1058:1058))
        (PORT d[11] (1261:1261:1261) (1489:1489:1489))
        (PORT d[12] (1240:1240:1240) (1435:1435:1435))
        (PORT clk (1527:1527:1527) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1085:1085:1085))
        (PORT clk (1527:1527:1527) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1686:1686:1686))
        (PORT d[0] (1137:1137:1137) (1195:1195:1195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (2143:2143:2143))
        (PORT d[1] (1093:1093:1093) (1253:1253:1253))
        (PORT d[2] (1272:1272:1272) (1474:1474:1474))
        (PORT d[3] (1716:1716:1716) (2010:2010:2010))
        (PORT d[4] (1732:1732:1732) (2006:2006:2006))
        (PORT d[5] (946:946:946) (1123:1123:1123))
        (PORT d[6] (1246:1246:1246) (1420:1420:1420))
        (PORT d[7] (1325:1325:1325) (1545:1545:1545))
        (PORT d[8] (1088:1088:1088) (1283:1283:1283))
        (PORT d[9] (1492:1492:1492) (1764:1764:1764))
        (PORT d[10] (1404:1404:1404) (1623:1623:1623))
        (PORT d[11] (1234:1234:1234) (1463:1463:1463))
        (PORT d[12] (1115:1115:1115) (1303:1303:1303))
        (PORT clk (1283:1283:1283) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (PORT d[0] (951:951:951) (1064:1064:1064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (2107:2107:2107))
        (PORT datab (1174:1174:1174) (1359:1359:1359))
        (PORT datac (672:672:672) (763:763:763))
        (PORT datad (2549:2549:2549) (2993:2993:2993))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1347:1347:1347))
        (PORT clk (1551:1551:1551) (1709:1709:1709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1872:1872:1872))
        (PORT d[1] (1438:1438:1438) (1669:1669:1669))
        (PORT d[2] (1522:1522:1522) (1808:1808:1808))
        (PORT d[3] (1357:1357:1357) (1595:1595:1595))
        (PORT d[4] (1194:1194:1194) (1422:1422:1422))
        (PORT d[5] (1700:1700:1700) (2007:2007:2007))
        (PORT d[6] (1392:1392:1392) (1653:1653:1653))
        (PORT d[7] (1596:1596:1596) (1871:1871:1871))
        (PORT d[8] (1660:1660:1660) (1962:1962:1962))
        (PORT d[9] (1452:1452:1452) (1707:1707:1707))
        (PORT d[10] (1115:1115:1115) (1318:1318:1318))
        (PORT d[11] (1471:1471:1471) (1737:1737:1737))
        (PORT d[12] (1696:1696:1696) (2004:2004:2004))
        (PORT clk (1549:1549:1549) (1707:1707:1707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1462:1462:1462))
        (PORT clk (1549:1549:1549) (1707:1707:1707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1709:1709:1709))
        (PORT d[0] (1610:1610:1610) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1599:1599:1599))
        (PORT d[1] (1864:1864:1864) (2152:2152:2152))
        (PORT d[2] (2304:2304:2304) (2731:2731:2731))
        (PORT d[3] (1691:1691:1691) (2008:2008:2008))
        (PORT d[4] (1475:1475:1475) (1757:1757:1757))
        (PORT d[5] (1171:1171:1171) (1389:1389:1389))
        (PORT d[6] (2065:2065:2065) (2410:2410:2410))
        (PORT d[7] (1349:1349:1349) (1572:1572:1572))
        (PORT d[8] (1216:1216:1216) (1421:1421:1421))
        (PORT d[9] (1748:1748:1748) (2064:2064:2064))
        (PORT d[10] (1419:1419:1419) (1644:1644:1644))
        (PORT d[11] (1120:1120:1120) (1324:1324:1324))
        (PORT d[12] (1153:1153:1153) (1347:1347:1347))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1152:1152:1152) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (755:755:755))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (947:947:947) (1091:1091:1091))
        (PORT datad (2547:2547:2547) (2990:2990:2990))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (921:921:921) (1065:1065:1065))
        (PORT clk (1551:1551:1551) (1721:1721:1721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1605:1605:1605))
        (PORT d[1] (1383:1383:1383) (1621:1621:1621))
        (PORT d[2] (1142:1142:1142) (1326:1326:1326))
        (PORT d[3] (1326:1326:1326) (1567:1567:1567))
        (PORT d[4] (1137:1137:1137) (1346:1346:1346))
        (PORT d[5] (1357:1357:1357) (1585:1585:1585))
        (PORT d[6] (1202:1202:1202) (1429:1429:1429))
        (PORT d[7] (1400:1400:1400) (1654:1654:1654))
        (PORT d[8] (1536:1536:1536) (1848:1848:1848))
        (PORT d[9] (1358:1358:1358) (1580:1580:1580))
        (PORT d[10] (1570:1570:1570) (1870:1870:1870))
        (PORT d[11] (1098:1098:1098) (1311:1311:1311))
        (PORT d[12] (1494:1494:1494) (1764:1764:1764))
        (PORT clk (1549:1549:1549) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1181:1181:1181))
        (PORT clk (1549:1549:1549) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1721:1721:1721))
        (PORT d[0] (1394:1394:1394) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1331:1331:1331))
        (PORT d[1] (1222:1222:1222) (1385:1385:1385))
        (PORT d[2] (1311:1311:1311) (1520:1520:1520))
        (PORT d[3] (1792:1792:1792) (2047:2047:2047))
        (PORT d[4] (851:851:851) (1023:1023:1023))
        (PORT d[5] (1124:1124:1124) (1326:1326:1326))
        (PORT d[6] (1439:1439:1439) (1644:1644:1644))
        (PORT d[7] (1257:1257:1257) (1471:1471:1471))
        (PORT d[8] (1010:1010:1010) (1191:1191:1191))
        (PORT d[9] (1511:1511:1511) (1790:1790:1790))
        (PORT d[10] (1279:1279:1279) (1506:1506:1506))
        (PORT d[11] (915:915:915) (1087:1087:1087))
        (PORT d[12] (876:876:876) (1024:1024:1024))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (PORT d[0] (789:789:789) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1472:1472:1472))
        (PORT clk (1272:1272:1272) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1663:1663:1663))
        (PORT d[1] (1202:1202:1202) (1401:1401:1401))
        (PORT d[2] (1563:1563:1563) (1865:1865:1865))
        (PORT d[3] (1210:1210:1210) (1435:1435:1435))
        (PORT d[4] (1119:1119:1119) (1316:1316:1316))
        (PORT d[5] (1680:1680:1680) (1974:1974:1974))
        (PORT d[6] (1427:1427:1427) (1692:1692:1692))
        (PORT d[7] (1502:1502:1502) (1782:1782:1782))
        (PORT d[8] (1622:1622:1622) (1910:1910:1910))
        (PORT d[9] (1557:1557:1557) (1820:1820:1820))
        (PORT d[10] (1611:1611:1611) (1903:1903:1903))
        (PORT d[11] (1370:1370:1370) (1632:1632:1632))
        (PORT d[12] (1433:1433:1433) (1673:1673:1673))
        (PORT clk (1270:1270:1270) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1458:1458:1458))
        (PORT clk (1270:1270:1270) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1367:1367:1367))
        (PORT d[0] (1584:1584:1584) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (2129:2129:2129))
        (PORT d[1] (1686:1686:1686) (1942:1942:1942))
        (PORT d[2] (2069:2069:2069) (2454:2454:2454))
        (PORT d[3] (1814:1814:1814) (2145:2145:2145))
        (PORT d[4] (1464:1464:1464) (1732:1732:1732))
        (PORT d[5] (1552:1552:1552) (1827:1827:1827))
        (PORT d[6] (2342:2342:2342) (2713:2713:2713))
        (PORT d[7] (1933:1933:1933) (2258:2258:2258))
        (PORT d[8] (1527:1527:1527) (1798:1798:1798))
        (PORT d[9] (1892:1892:1892) (2222:2222:2222))
        (PORT d[10] (1685:1685:1685) (1980:1980:1980))
        (PORT d[11] (1776:1776:1776) (2100:2100:2100))
        (PORT d[12] (1442:1442:1442) (1686:1686:1686))
        (PORT clk (1288:1288:1288) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (PORT d[0] (1241:1241:1241) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (861:861:861))
        (PORT clk (1539:1539:1539) (1703:1703:1703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (647:647:647) (756:756:756))
        (PORT d[1] (1404:1404:1404) (1644:1644:1644))
        (PORT d[2] (964:964:964) (1118:1118:1118))
        (PORT d[3] (1079:1079:1079) (1270:1270:1270))
        (PORT d[4] (1165:1165:1165) (1382:1382:1382))
        (PORT d[5] (962:962:962) (1105:1105:1105))
        (PORT d[6] (1170:1170:1170) (1390:1390:1390))
        (PORT d[7] (1540:1540:1540) (1828:1828:1828))
        (PORT d[8] (1502:1502:1502) (1800:1800:1800))
        (PORT d[9] (1198:1198:1198) (1408:1408:1408))
        (PORT d[10] (1563:1563:1563) (1857:1857:1857))
        (PORT d[11] (1002:1002:1002) (1197:1197:1197))
        (PORT d[12] (1071:1071:1071) (1240:1240:1240))
        (PORT clk (1537:1537:1537) (1701:1701:1701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (939:939:939))
        (PORT clk (1537:1537:1537) (1701:1701:1701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1703:1703:1703))
        (PORT d[0] (1173:1173:1173) (1232:1232:1232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2179:2179:2179))
        (PORT d[1] (1080:1080:1080) (1237:1237:1237))
        (PORT d[2] (1105:1105:1105) (1280:1280:1280))
        (PORT d[3] (1738:1738:1738) (2039:2039:2039))
        (PORT d[4] (1744:1744:1744) (2023:2023:2023))
        (PORT d[5] (1220:1220:1220) (1417:1417:1417))
        (PORT d[6] (1267:1267:1267) (1449:1449:1449))
        (PORT d[7] (1340:1340:1340) (1565:1565:1565))
        (PORT d[8] (917:917:917) (1085:1085:1085))
        (PORT d[9] (1469:1469:1469) (1736:1736:1736))
        (PORT d[10] (1481:1481:1481) (1731:1731:1731))
        (PORT d[11] (923:923:923) (1092:1092:1092))
        (PORT d[12] (1083:1083:1083) (1261:1261:1261))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (PORT d[0] (789:789:789) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (2194:2194:2194))
        (PORT datab (2563:2563:2563) (3013:3013:3013))
        (PORT datac (525:525:525) (604:604:604))
        (PORT datad (1747:1747:1747) (2080:2080:2080))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1573:1573:1573))
        (PORT clk (1302:1302:1302) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1685:1685:1685))
        (PORT d[1] (1210:1210:1210) (1417:1417:1417))
        (PORT d[2] (1712:1712:1712) (2017:2017:2017))
        (PORT d[3] (1390:1390:1390) (1645:1645:1645))
        (PORT d[4] (1375:1375:1375) (1615:1615:1615))
        (PORT d[5] (1676:1676:1676) (1973:1973:1973))
        (PORT d[6] (1425:1425:1425) (1695:1695:1695))
        (PORT d[7] (1624:1624:1624) (1915:1915:1915))
        (PORT d[8] (1775:1775:1775) (2079:2079:2079))
        (PORT d[9] (1586:1586:1586) (1856:1856:1856))
        (PORT d[10] (1707:1707:1707) (2020:2020:2020))
        (PORT d[11] (1543:1543:1543) (1832:1832:1832))
        (PORT d[12] (1408:1408:1408) (1648:1648:1648))
        (PORT clk (1300:1300:1300) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1439:1439:1439))
        (PORT clk (1300:1300:1300) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1415:1415:1415))
        (PORT d[0] (1566:1566:1566) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2246:2246:2246))
        (PORT d[1] (1663:1663:1663) (1922:1922:1922))
        (PORT d[2] (2249:2249:2249) (2657:2657:2657))
        (PORT d[3] (1819:1819:1819) (2142:2142:2142))
        (PORT d[4] (1457:1457:1457) (1725:1725:1725))
        (PORT d[5] (1361:1361:1361) (1618:1618:1618))
        (PORT d[6] (2106:2106:2106) (2452:2452:2452))
        (PORT d[7] (1734:1734:1734) (2028:2028:2028))
        (PORT d[8] (1473:1473:1473) (1723:1723:1723))
        (PORT d[9] (1912:1912:1912) (2248:2248:2248))
        (PORT d[10] (1676:1676:1676) (1967:1967:1967))
        (PORT d[11] (1623:1623:1623) (1920:1920:1920))
        (PORT d[12] (1543:1543:1543) (1797:1797:1797))
        (PORT clk (1279:1279:1279) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT d[0] (1237:1237:1237) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (443:443:443))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1975:1975:1975) (2249:2249:2249))
        (PORT datad (2543:2543:2543) (2986:2986:2986))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1119:1119:1119))
        (PORT clk (1663:1663:1663) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1952:1952:1952))
        (PORT d[1] (1480:1480:1480) (1724:1724:1724))
        (PORT d[2] (1527:1527:1527) (1804:1804:1804))
        (PORT d[3] (1398:1398:1398) (1665:1665:1665))
        (PORT d[4] (1758:1758:1758) (2066:2066:2066))
        (PORT d[5] (1684:1684:1684) (1980:1980:1980))
        (PORT d[6] (1612:1612:1612) (1917:1917:1917))
        (PORT d[7] (1720:1720:1720) (2032:2032:2032))
        (PORT d[8] (1816:1816:1816) (2139:2139:2139))
        (PORT d[9] (1355:1355:1355) (1608:1608:1608))
        (PORT d[10] (1559:1559:1559) (1820:1820:1820))
        (PORT d[11] (1630:1630:1630) (1916:1916:1916))
        (PORT d[12] (1517:1517:1517) (1802:1802:1802))
        (PORT clk (1661:1661:1661) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1544:1544:1544))
        (PORT clk (1661:1661:1661) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1833:1833:1833))
        (PORT d[0] (1665:1665:1665) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1848:1848:1848))
        (PORT d[1] (1534:1534:1534) (1778:1778:1778))
        (PORT d[2] (2497:2497:2497) (2953:2953:2953))
        (PORT d[3] (1860:1860:1860) (2199:2199:2199))
        (PORT d[4] (1481:1481:1481) (1766:1766:1766))
        (PORT d[5] (1578:1578:1578) (1861:1861:1861))
        (PORT d[6] (1740:1740:1740) (2032:2032:2032))
        (PORT d[7] (1554:1554:1554) (1818:1818:1818))
        (PORT d[8] (1290:1290:1290) (1513:1513:1513))
        (PORT d[9] (1548:1548:1548) (1831:1831:1831))
        (PORT d[10] (1300:1300:1300) (1536:1536:1536))
        (PORT d[11] (1249:1249:1249) (1485:1485:1485))
        (PORT d[12] (1377:1377:1377) (1618:1618:1618))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1098:1098:1098) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1352:1352:1352))
        (PORT clk (1265:1265:1265) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1659:1659:1659))
        (PORT d[1] (1571:1571:1571) (1846:1846:1846))
        (PORT d[2] (1655:1655:1655) (1959:1959:1959))
        (PORT d[3] (1338:1338:1338) (1578:1578:1578))
        (PORT d[4] (1346:1346:1346) (1586:1586:1586))
        (PORT d[5] (1648:1648:1648) (1936:1936:1936))
        (PORT d[6] (1621:1621:1621) (1922:1922:1922))
        (PORT d[7] (1519:1519:1519) (1800:1800:1800))
        (PORT d[8] (1638:1638:1638) (1929:1929:1929))
        (PORT d[9] (1764:1764:1764) (2055:2055:2055))
        (PORT d[10] (1699:1699:1699) (2000:2000:2000))
        (PORT d[11] (1530:1530:1530) (1814:1814:1814))
        (PORT d[12] (1601:1601:1601) (1870:1870:1870))
        (PORT clk (1263:1263:1263) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1518:1518:1518))
        (PORT clk (1263:1263:1263) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1357:1357:1357))
        (PORT d[0] (1641:1641:1641) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2087:2087:2087))
        (PORT d[1] (1736:1736:1736) (2009:2009:2009))
        (PORT d[2] (1869:1869:1869) (2207:2207:2207))
        (PORT d[3] (1796:1796:1796) (2114:2114:2114))
        (PORT d[4] (1651:1651:1651) (1955:1955:1955))
        (PORT d[5] (1534:1534:1534) (1806:1806:1806))
        (PORT d[6] (2489:2489:2489) (2906:2906:2906))
        (PORT d[7] (1826:1826:1826) (2124:2124:2124))
        (PORT d[8] (1684:1684:1684) (1971:1971:1971))
        (PORT d[9] (1702:1702:1702) (2002:2002:2002))
        (PORT d[10] (1812:1812:1812) (2118:2118:2118))
        (PORT d[11] (1891:1891:1891) (2211:2211:2211))
        (PORT d[12] (1722:1722:1722) (2012:2012:2012))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1306:1306:1306) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1454:1454:1454))
        (PORT clk (1336:1336:1336) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1670:1670:1670))
        (PORT d[1] (1340:1340:1340) (1556:1556:1556))
        (PORT d[2] (1527:1527:1527) (1824:1824:1824))
        (PORT d[3] (1194:1194:1194) (1421:1421:1421))
        (PORT d[4] (1190:1190:1190) (1412:1412:1412))
        (PORT d[5] (1321:1321:1321) (1560:1560:1560))
        (PORT d[6] (1393:1393:1393) (1654:1654:1654))
        (PORT d[7] (1462:1462:1462) (1716:1716:1716))
        (PORT d[8] (1600:1600:1600) (1882:1882:1882))
        (PORT d[9] (1561:1561:1561) (1829:1829:1829))
        (PORT d[10] (1394:1394:1394) (1648:1648:1648))
        (PORT d[11] (1309:1309:1309) (1555:1555:1555))
        (PORT d[12] (1589:1589:1589) (1850:1850:1850))
        (PORT clk (1334:1334:1334) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1402:1402:1402))
        (PORT clk (1334:1334:1334) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1450:1450:1450))
        (PORT d[0] (1543:1543:1543) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1887:1887:1887))
        (PORT d[1] (1531:1531:1531) (1777:1777:1777))
        (PORT d[2] (2090:2090:2090) (2480:2480:2480))
        (PORT d[3] (1655:1655:1655) (1960:1960:1960))
        (PORT d[4] (1304:1304:1304) (1545:1545:1545))
        (PORT d[5] (1370:1370:1370) (1621:1621:1621))
        (PORT d[6] (2152:2152:2152) (2510:2510:2510))
        (PORT d[7] (1703:1703:1703) (1988:1988:1988))
        (PORT d[8] (1310:1310:1310) (1533:1533:1533))
        (PORT d[9] (1515:1515:1515) (1791:1791:1791))
        (PORT d[10] (1643:1643:1643) (1918:1918:1918))
        (PORT d[11] (1428:1428:1428) (1672:1672:1672))
        (PORT d[12] (1558:1558:1558) (1815:1815:1815))
        (PORT clk (1256:1256:1256) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1279:1279:1279))
        (PORT d[0] (1217:1217:1217) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1278:1278:1278))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1477:1477:1477))
        (PORT clk (1340:1340:1340) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1833:1833:1833))
        (PORT d[1] (1190:1190:1190) (1385:1385:1385))
        (PORT d[2] (1499:1499:1499) (1782:1782:1782))
        (PORT d[3] (1367:1367:1367) (1614:1614:1614))
        (PORT d[4] (1194:1194:1194) (1406:1406:1406))
        (PORT d[5] (1569:1569:1569) (1837:1837:1837))
        (PORT d[6] (1361:1361:1361) (1616:1616:1616))
        (PORT d[7] (1466:1466:1466) (1723:1723:1723))
        (PORT d[8] (1619:1619:1619) (1901:1901:1901))
        (PORT d[9] (1554:1554:1554) (1817:1817:1817))
        (PORT d[10] (1499:1499:1499) (1774:1774:1774))
        (PORT d[11] (1312:1312:1312) (1549:1549:1549))
        (PORT d[12] (1430:1430:1430) (1669:1669:1669))
        (PORT clk (1338:1338:1338) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1470:1470:1470))
        (PORT clk (1338:1338:1338) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1460:1460:1460))
        (PORT d[0] (1608:1608:1608) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1878:1878:1878))
        (PORT d[1] (1535:1535:1535) (1783:1783:1783))
        (PORT d[2] (2077:2077:2077) (2461:2461:2461))
        (PORT d[3] (1649:1649:1649) (1957:1957:1957))
        (PORT d[4] (1439:1439:1439) (1706:1706:1706))
        (PORT d[5] (1369:1369:1369) (1617:1617:1617))
        (PORT d[6] (2134:2134:2134) (2488:2488:2488))
        (PORT d[7] (1748:1748:1748) (2045:2045:2045))
        (PORT d[8] (1467:1467:1467) (1723:1723:1723))
        (PORT d[9] (1900:1900:1900) (2235:2235:2235))
        (PORT d[10] (1709:1709:1709) (2007:2007:2007))
        (PORT d[11] (1596:1596:1596) (1880:1880:1880))
        (PORT d[12] (1373:1373:1373) (1609:1609:1609))
        (PORT clk (1263:1263:1263) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1286:1286:1286))
        (PORT d[0] (1194:1194:1194) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1285:1285:1285))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (2110:2110:2110))
        (PORT datab (1418:1418:1418) (1632:1632:1632))
        (PORT datac (1320:1320:1320) (1526:1526:1526))
        (PORT datad (2545:2545:2545) (2988:2988:2988))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (2109:2109:2109))
        (PORT datab (1072:1072:1072) (1250:1250:1250))
        (PORT datac (2327:2327:2327) (2644:2644:2644))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2464:2464:2464) (2861:2861:2861))
        (PORT datad (3351:3351:3351) (3880:3880:3880))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1229:1229:1229))
        (PORT clk (1450:1450:1450) (1575:1575:1575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1667:1667:1667))
        (PORT d[1] (1143:1143:1143) (1325:1325:1325))
        (PORT d[2] (1503:1503:1503) (1776:1776:1776))
        (PORT d[3] (1027:1027:1027) (1234:1234:1234))
        (PORT d[4] (1538:1538:1538) (1806:1806:1806))
        (PORT d[5] (1485:1485:1485) (1746:1746:1746))
        (PORT d[6] (1214:1214:1214) (1448:1448:1448))
        (PORT d[7] (1655:1655:1655) (1951:1951:1951))
        (PORT d[8] (1600:1600:1600) (1884:1884:1884))
        (PORT d[9] (1337:1337:1337) (1562:1562:1562))
        (PORT d[10] (1387:1387:1387) (1630:1630:1630))
        (PORT d[11] (1181:1181:1181) (1393:1393:1393))
        (PORT d[12] (1863:1863:1863) (2193:2193:2193))
        (PORT clk (1448:1448:1448) (1573:1573:1573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1402:1402:1402))
        (PORT clk (1448:1448:1448) (1573:1573:1573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1575:1575:1575))
        (PORT d[0] (1548:1548:1548) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1871:1871:1871))
        (PORT d[1] (1674:1674:1674) (1938:1938:1938))
        (PORT d[2] (2462:2462:2462) (2906:2906:2906))
        (PORT d[3] (2000:2000:2000) (2354:2354:2354))
        (PORT d[4] (1268:1268:1268) (1512:1512:1512))
        (PORT d[5] (1362:1362:1362) (1613:1613:1613))
        (PORT d[6] (2126:2126:2126) (2489:2489:2489))
        (PORT d[7] (1578:1578:1578) (1847:1847:1847))
        (PORT d[8] (1295:1295:1295) (1527:1527:1527))
        (PORT d[9] (1721:1721:1721) (2025:2025:2025))
        (PORT d[10] (1521:1521:1521) (1801:1801:1801))
        (PORT d[11] (1423:1423:1423) (1683:1683:1683))
        (PORT d[12] (1359:1359:1359) (1584:1584:1584))
        (PORT clk (1279:1279:1279) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT d[0] (1107:1107:1107) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1416:1416:1416))
        (PORT clk (1278:1278:1278) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1642:1642:1642))
        (PORT d[1] (1774:1774:1774) (2080:2080:2080))
        (PORT d[2] (1736:1736:1736) (2059:2059:2059))
        (PORT d[3] (1364:1364:1364) (1614:1614:1614))
        (PORT d[4] (1194:1194:1194) (1407:1407:1407))
        (PORT d[5] (1818:1818:1818) (2133:2133:2133))
        (PORT d[6] (1396:1396:1396) (1659:1659:1659))
        (PORT d[7] (1456:1456:1456) (1710:1710:1710))
        (PORT d[8] (1451:1451:1451) (1718:1718:1718))
        (PORT d[9] (1545:1545:1545) (1806:1806:1806))
        (PORT d[10] (1510:1510:1510) (1788:1788:1788))
        (PORT d[11] (1484:1484:1484) (1744:1744:1744))
        (PORT d[12] (1576:1576:1576) (1834:1834:1834))
        (PORT clk (1276:1276:1276) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1496:1496:1496))
        (PORT clk (1276:1276:1276) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1385:1385:1385))
        (PORT d[0] (1598:1598:1598) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1893:1893:1893))
        (PORT d[1] (1675:1675:1675) (1941:1941:1941))
        (PORT d[2] (2257:2257:2257) (2665:2665:2665))
        (PORT d[3] (1801:1801:1801) (2125:2125:2125))
        (PORT d[4] (1312:1312:1312) (1567:1567:1567))
        (PORT d[5] (1388:1388:1388) (1643:1643:1643))
        (PORT d[6] (2118:2118:2118) (2467:2467:2467))
        (PORT d[7] (1881:1881:1881) (2196:2196:2196))
        (PORT d[8] (1309:1309:1309) (1536:1536:1536))
        (PORT d[9] (1911:1911:1911) (2249:2249:2249))
        (PORT d[10] (1708:1708:1708) (2006:2006:2006))
        (PORT d[11] (1619:1619:1619) (1921:1921:1921))
        (PORT d[12] (1542:1542:1542) (1799:1799:1799))
        (PORT clk (1269:1269:1269) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (PORT d[0] (1081:1081:1081) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1730:1730:1730))
        (PORT clk (2163:2163:2163) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2241:2241:2241))
        (PORT d[1] (1407:1407:1407) (1674:1674:1674))
        (PORT d[2] (1730:1730:1730) (2066:2066:2066))
        (PORT d[3] (1521:1521:1521) (1808:1808:1808))
        (PORT d[4] (1698:1698:1698) (2015:2015:2015))
        (PORT d[5] (2050:2050:2050) (2396:2396:2396))
        (PORT d[6] (1917:1917:1917) (2288:2288:2288))
        (PORT d[7] (1930:1930:1930) (2283:2283:2283))
        (PORT d[8] (1673:1673:1673) (1988:1988:1988))
        (PORT d[9] (2238:2238:2238) (2640:2640:2640))
        (PORT d[10] (1892:1892:1892) (2225:2225:2225))
        (PORT d[11] (2140:2140:2140) (2537:2537:2537))
        (PORT d[12] (2118:2118:2118) (2499:2499:2499))
        (PORT clk (2161:2161:2161) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1976:1976:1976))
        (PORT clk (2161:2161:2161) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2434:2434:2434))
        (PORT d[0] (2130:2130:2130) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1576:1576:1576))
        (PORT d[1] (1985:1985:1985) (2321:2321:2321))
        (PORT d[2] (1986:1986:1986) (2348:2348:2348))
        (PORT d[3] (2130:2130:2130) (2525:2525:2525))
        (PORT d[4] (2083:2083:2083) (2471:2471:2471))
        (PORT d[5] (2295:2295:2295) (2692:2692:2692))
        (PORT d[6] (2180:2180:2180) (2548:2548:2548))
        (PORT d[7] (1401:1401:1401) (1631:1631:1631))
        (PORT d[8] (1242:1242:1242) (1475:1475:1475))
        (PORT d[9] (1193:1193:1193) (1420:1420:1420))
        (PORT d[10] (1548:1548:1548) (1826:1826:1826))
        (PORT d[11] (1421:1421:1421) (1666:1666:1666))
        (PORT d[12] (1503:1503:1503) (1773:1773:1773))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1126:1126:1126) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (2108:2108:2108))
        (PORT datab (1900:1900:1900) (2152:2152:2152))
        (PORT datac (2048:2048:2048) (2294:2294:2294))
        (PORT datad (2549:2549:2549) (2992:2992:2992))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1112:1112:1112))
        (PORT clk (1489:1489:1489) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1987:1987:1987))
        (PORT d[1] (1154:1154:1154) (1331:1331:1331))
        (PORT d[2] (1536:1536:1536) (1833:1833:1833))
        (PORT d[3] (1316:1316:1316) (1551:1551:1551))
        (PORT d[4] (1350:1350:1350) (1584:1584:1584))
        (PORT d[5] (1687:1687:1687) (1987:1987:1987))
        (PORT d[6] (1414:1414:1414) (1676:1676:1676))
        (PORT d[7] (1527:1527:1527) (1803:1803:1803))
        (PORT d[8] (1635:1635:1635) (1927:1927:1927))
        (PORT d[9] (1525:1525:1525) (1797:1797:1797))
        (PORT d[10] (1097:1097:1097) (1299:1299:1299))
        (PORT d[11] (1450:1450:1450) (1713:1713:1713))
        (PORT d[12] (1833:1833:1833) (2159:2159:2159))
        (PORT clk (1487:1487:1487) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1384:1384:1384))
        (PORT clk (1487:1487:1487) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1634:1634:1634))
        (PORT d[0] (1451:1451:1451) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1635:1635:1635))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1853:1853:1853))
        (PORT d[1] (1259:1259:1259) (1447:1447:1447))
        (PORT d[2] (2299:2299:2299) (2715:2715:2715))
        (PORT d[3] (1831:1831:1831) (2171:2171:2171))
        (PORT d[4] (1109:1109:1109) (1335:1335:1335))
        (PORT d[5] (1251:1251:1251) (1472:1472:1472))
        (PORT d[6] (2304:2304:2304) (2685:2685:2685))
        (PORT d[7] (1544:1544:1544) (1810:1810:1810))
        (PORT d[8] (1137:1137:1137) (1343:1343:1343))
        (PORT d[9] (1740:1740:1740) (2054:2054:2054))
        (PORT d[10] (1576:1576:1576) (1819:1819:1819))
        (PORT d[11] (1320:1320:1320) (1553:1553:1553))
        (PORT d[12] (1171:1171:1171) (1369:1369:1369))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1070:1070:1070) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1464:1464:1464))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (968:968:968) (1112:1112:1112))
        (PORT datad (1746:1746:1746) (2079:2079:2079))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2464:2464:2464) (2861:2861:2861))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1323:1323:1323))
        (PORT clk (1534:1534:1534) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1873:1873:1873))
        (PORT d[1] (1444:1444:1444) (1675:1675:1675))
        (PORT d[2] (1436:1436:1436) (1716:1716:1716))
        (PORT d[3] (1367:1367:1367) (1606:1606:1606))
        (PORT d[4] (1358:1358:1358) (1609:1609:1609))
        (PORT d[5] (1714:1714:1714) (2019:2019:2019))
        (PORT d[6] (1409:1409:1409) (1669:1669:1669))
        (PORT d[7] (1509:1509:1509) (1784:1784:1784))
        (PORT d[8] (1647:1647:1647) (1944:1944:1944))
        (PORT d[9] (1364:1364:1364) (1621:1621:1621))
        (PORT d[10] (1449:1449:1449) (1706:1706:1706))
        (PORT d[11] (1495:1495:1495) (1785:1785:1785))
        (PORT d[12] (1692:1692:1692) (2006:2006:2006))
        (PORT clk (1532:1532:1532) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1392:1392:1392))
        (PORT clk (1532:1532:1532) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1681:1681:1681))
        (PORT d[0] (1516:1516:1516) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1598:1598:1598))
        (PORT d[1] (1870:1870:1870) (2159:2159:2159))
        (PORT d[2] (2290:2290:2290) (2712:2712:2712))
        (PORT d[3] (1822:1822:1822) (2147:2147:2147))
        (PORT d[4] (1645:1645:1645) (1938:1938:1938))
        (PORT d[5] (1269:1269:1269) (1491:1491:1491))
        (PORT d[6] (2062:2062:2062) (2403:2403:2403))
        (PORT d[7] (1350:1350:1350) (1573:1573:1573))
        (PORT d[8] (1260:1260:1260) (1478:1478:1478))
        (PORT d[9] (1726:1726:1726) (2038:2038:2038))
        (PORT d[10] (1426:1426:1426) (1651:1651:1651))
        (PORT d[11] (1276:1276:1276) (1496:1496:1496))
        (PORT d[12] (1115:1115:1115) (1303:1303:1303))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (977:977:977) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1744:1744:1744))
        (PORT clk (2169:2169:2169) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1888:1888:1888))
        (PORT d[1] (2055:2055:2055) (2402:2402:2402))
        (PORT d[2] (1714:1714:1714) (2042:2042:2042))
        (PORT d[3] (1526:1526:1526) (1804:1804:1804))
        (PORT d[4] (1822:1822:1822) (2153:2153:2153))
        (PORT d[5] (2050:2050:2050) (2398:2398:2398))
        (PORT d[6] (1911:1911:1911) (2277:2277:2277))
        (PORT d[7] (1943:1943:1943) (2304:2304:2304))
        (PORT d[8] (1661:1661:1661) (1976:1976:1976))
        (PORT d[9] (2064:2064:2064) (2440:2440:2440))
        (PORT d[10] (1888:1888:1888) (2223:2223:2223))
        (PORT d[11] (2211:2211:2211) (2627:2627:2627))
        (PORT d[12] (2108:2108:2108) (2485:2485:2485))
        (PORT clk (2167:2167:2167) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1826:1826:1826))
        (PORT clk (2167:2167:2167) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2455:2455:2455))
        (PORT d[0] (1900:1900:1900) (2119:2119:2119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1904:1904:1904))
        (PORT d[1] (1944:1944:1944) (2261:2261:2261))
        (PORT d[2] (2141:2141:2141) (2521:2521:2521))
        (PORT d[3] (2300:2300:2300) (2725:2725:2725))
        (PORT d[4] (2090:2090:2090) (2478:2478:2478))
        (PORT d[5] (1782:1782:1782) (2102:2102:2102))
        (PORT d[6] (2378:2378:2378) (2753:2753:2753))
        (PORT d[7] (1416:1416:1416) (1647:1647:1647))
        (PORT d[8] (1274:1274:1274) (1513:1513:1513))
        (PORT d[9] (1213:1213:1213) (1448:1448:1448))
        (PORT d[10] (1542:1542:1542) (1822:1822:1822))
        (PORT d[11] (1469:1469:1469) (1720:1720:1720))
        (PORT d[12] (1269:1269:1269) (1501:1501:1501))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1143:1143:1143) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1390:1390:1390))
        (PORT clk (1826:1826:1826) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1423:1423:1423))
        (PORT d[1] (1676:1676:1676) (1959:1959:1959))
        (PORT d[2] (1282:1282:1282) (1527:1527:1527))
        (PORT d[3] (1233:1233:1233) (1476:1476:1476))
        (PORT d[4] (1430:1430:1430) (1684:1684:1684))
        (PORT d[5] (1172:1172:1172) (1361:1361:1361))
        (PORT d[6] (1568:1568:1568) (1810:1810:1810))
        (PORT d[7] (1468:1468:1468) (1742:1742:1742))
        (PORT d[8] (1085:1085:1085) (1299:1299:1299))
        (PORT d[9] (1281:1281:1281) (1509:1509:1509))
        (PORT d[10] (1523:1523:1523) (1810:1810:1810))
        (PORT d[11] (1435:1435:1435) (1709:1709:1709))
        (PORT d[12] (1597:1597:1597) (1879:1879:1879))
        (PORT clk (1824:1824:1824) (2042:2042:2042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1223:1223:1223))
        (PORT clk (1824:1824:1824) (2042:2042:2042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (2044:2044:2044))
        (PORT d[0] (1374:1374:1374) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1200:1200:1200))
        (PORT d[1] (1143:1143:1143) (1322:1322:1322))
        (PORT d[2] (1163:1163:1163) (1386:1386:1386))
        (PORT d[3] (1958:1958:1958) (2273:2273:2273))
        (PORT d[4] (1630:1630:1630) (1929:1929:1929))
        (PORT d[5] (1722:1722:1722) (2039:2039:2039))
        (PORT d[6] (1580:1580:1580) (1833:1833:1833))
        (PORT d[7] (1082:1082:1082) (1257:1257:1257))
        (PORT d[8] (1169:1169:1169) (1378:1378:1378))
        (PORT d[9] (957:957:957) (1110:1110:1110))
        (PORT d[10] (731:731:731) (830:830:830))
        (PORT d[11] (897:897:897) (1020:1020:1020))
        (PORT d[12] (737:737:737) (847:847:847))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT d[0] (735:735:735) (809:809:809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1778:1778:1778))
        (PORT clk (2278:2278:2278) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1926:1926:1926))
        (PORT d[1] (1846:1846:1846) (2162:2162:2162))
        (PORT d[2] (1770:1770:1770) (2117:2117:2117))
        (PORT d[3] (1703:1703:1703) (2018:2018:2018))
        (PORT d[4] (1703:1703:1703) (2023:2023:2023))
        (PORT d[5] (1726:1726:1726) (2023:2023:2023))
        (PORT d[6] (2007:2007:2007) (2392:2392:2392))
        (PORT d[7] (2160:2160:2160) (2558:2558:2558))
        (PORT d[8] (1694:1694:1694) (2020:2020:2020))
        (PORT d[9] (2206:2206:2206) (2610:2610:2610))
        (PORT d[10] (1616:1616:1616) (1918:1918:1918))
        (PORT d[11] (2249:2249:2249) (2676:2676:2676))
        (PORT d[12] (1707:1707:1707) (2019:2019:2019))
        (PORT clk (2276:2276:2276) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1728:1728:1728))
        (PORT clk (2276:2276:2276) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2578:2578:2578))
        (PORT d[0] (1816:1816:1816) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1781:1781:1781))
        (PORT d[1] (1973:1973:1973) (2308:2308:2308))
        (PORT d[2] (1822:1822:1822) (2163:2163:2163))
        (PORT d[3] (2326:2326:2326) (2758:2758:2758))
        (PORT d[4] (2268:2268:2268) (2680:2680:2680))
        (PORT d[5] (1782:1782:1782) (2107:2107:2107))
        (PORT d[6] (2559:2559:2559) (2986:2986:2986))
        (PORT d[7] (1600:1600:1600) (1861:1861:1861))
        (PORT d[8] (1280:1280:1280) (1518:1518:1518))
        (PORT d[9] (1383:1383:1383) (1653:1653:1653))
        (PORT d[10] (1511:1511:1511) (1789:1789:1789))
        (PORT d[11] (1562:1562:1562) (1839:1839:1839))
        (PORT d[12] (1330:1330:1330) (1561:1561:1561))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1233:1233:1233) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (713:713:713))
        (PORT datab (1271:1271:1271) (1449:1449:1449))
        (PORT datac (2355:2355:2355) (2720:2720:2720))
        (PORT datad (1514:1514:1514) (1770:1770:1770))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1623:1623:1623))
        (PORT datab (1165:1165:1165) (1286:1286:1286))
        (PORT datac (2355:2355:2355) (2721:2721:2721))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1697:1697:1697))
        (PORT clk (2230:2230:2230) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1915:1915:1915))
        (PORT d[1] (1862:1862:1862) (2181:2181:2181))
        (PORT d[2] (1767:1767:1767) (2115:2115:2115))
        (PORT d[3] (1707:1707:1707) (2006:2006:2006))
        (PORT d[4] (1692:1692:1692) (2011:2011:2011))
        (PORT d[5] (1718:1718:1718) (2014:2014:2014))
        (PORT d[6] (1939:1939:1939) (2314:2314:2314))
        (PORT d[7] (2028:2028:2028) (2411:2411:2411))
        (PORT d[8] (1481:1481:1481) (1771:1771:1771))
        (PORT d[9] (1899:1899:1899) (2250:2250:2250))
        (PORT d[10] (1582:1582:1582) (1882:1882:1882))
        (PORT d[11] (2362:2362:2362) (2810:2810:2810))
        (PORT d[12] (1915:1915:1915) (2268:2268:2268))
        (PORT clk (2228:2228:2228) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1835:1835:1835))
        (PORT clk (2228:2228:2228) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2512:2512:2512))
        (PORT d[0] (1915:1915:1915) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2158:2158:2158))
        (PORT d[1] (1965:1965:1965) (2294:2294:2294))
        (PORT d[2] (1959:1959:1959) (2305:2305:2305))
        (PORT d[3] (2503:2503:2503) (2968:2968:2968))
        (PORT d[4] (1904:1904:1904) (2283:2283:2283))
        (PORT d[5] (1763:1763:1763) (2074:2074:2074))
        (PORT d[6] (2734:2734:2734) (3185:3185:3185))
        (PORT d[7] (1607:1607:1607) (1864:1864:1864))
        (PORT d[8] (1266:1266:1266) (1507:1507:1507))
        (PORT d[9] (1386:1386:1386) (1649:1649:1649))
        (PORT d[10] (1522:1522:1522) (1804:1804:1804))
        (PORT d[11] (1560:1560:1560) (1836:1836:1836))
        (PORT d[12] (1480:1480:1480) (1732:1732:1732))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (1238:1238:1238) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1740:1740:1740))
        (PORT clk (2134:2134:2134) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2227:2227:2227))
        (PORT d[1] (1557:1557:1557) (1843:1843:1843))
        (PORT d[2] (1726:1726:1726) (2052:2052:2052))
        (PORT d[3] (1704:1704:1704) (2019:2019:2019))
        (PORT d[4] (1845:1845:1845) (2183:2183:2183))
        (PORT d[5] (2059:2059:2059) (2407:2407:2407))
        (PORT d[6] (2108:2108:2108) (2508:2508:2508))
        (PORT d[7] (1909:1909:1909) (2259:2259:2259))
        (PORT d[8] (1693:1693:1693) (2015:2015:2015))
        (PORT d[9] (2260:2260:2260) (2668:2668:2668))
        (PORT d[10] (1892:1892:1892) (2226:2226:2226))
        (PORT d[11] (2143:2143:2143) (2541:2541:2541))
        (PORT d[12] (2263:2263:2263) (2657:2657:2657))
        (PORT clk (2132:2132:2132) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1609:1609:1609))
        (PORT clk (2132:2132:2132) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2401:2401:2401))
        (PORT d[0] (1720:1720:1720) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1696:1696:1696))
        (PORT d[1] (1975:1975:1975) (2307:2307:2307))
        (PORT d[2] (1804:1804:1804) (2145:2145:2145))
        (PORT d[3] (2118:2118:2118) (2517:2517:2517))
        (PORT d[4] (2082:2082:2082) (2472:2472:2472))
        (PORT d[5] (2271:2271:2271) (2658:2658:2658))
        (PORT d[6] (2361:2361:2361) (2734:2734:2734))
        (PORT d[7] (1256:1256:1256) (1474:1474:1474))
        (PORT d[8] (1213:1213:1213) (1442:1442:1442))
        (PORT d[9] (1193:1193:1193) (1424:1424:1424))
        (PORT d[10] (1720:1720:1720) (2020:2020:2020))
        (PORT d[11] (1322:1322:1322) (1557:1557:1557))
        (PORT d[12] (1420:1420:1420) (1662:1662:1662))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1087:1087:1087) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1384:1384:1384))
        (PORT clk (1803:1803:1803) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1432:1432:1432))
        (PORT d[1] (1164:1164:1164) (1397:1397:1397))
        (PORT d[2] (1283:1283:1283) (1531:1531:1531))
        (PORT d[3] (1269:1269:1269) (1511:1511:1511))
        (PORT d[4] (1251:1251:1251) (1477:1477:1477))
        (PORT d[5] (1154:1154:1154) (1338:1338:1338))
        (PORT d[6] (1570:1570:1570) (1815:1815:1815))
        (PORT d[7] (1467:1467:1467) (1737:1737:1737))
        (PORT d[8] (1237:1237:1237) (1472:1472:1472))
        (PORT d[9] (1277:1277:1277) (1524:1524:1524))
        (PORT d[10] (1473:1473:1473) (1740:1740:1740))
        (PORT d[11] (1349:1349:1349) (1627:1627:1627))
        (PORT d[12] (1613:1613:1613) (1899:1899:1899))
        (PORT clk (1801:1801:1801) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1332:1332:1332))
        (PORT clk (1801:1801:1801) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (2019:2019:2019))
        (PORT d[0] (1463:1463:1463) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (1008:1008:1008))
        (PORT d[1] (1145:1145:1145) (1326:1326:1326))
        (PORT d[2] (1320:1320:1320) (1561:1561:1561))
        (PORT d[3] (1966:1966:1966) (2285:2285:2285))
        (PORT d[4] (1725:1725:1725) (2028:2028:2028))
        (PORT d[5] (1742:1742:1742) (2067:2067:2067))
        (PORT d[6] (2098:2098:2098) (2453:2453:2453))
        (PORT d[7] (729:729:729) (830:830:830))
        (PORT d[8] (1159:1159:1159) (1370:1370:1370))
        (PORT d[9] (954:954:954) (1092:1092:1092))
        (PORT d[10] (733:733:733) (832:832:832))
        (PORT d[11] (968:968:968) (1120:1120:1120))
        (PORT d[12] (726:726:726) (826:826:826))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (825:825:825) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1722:1722:1722))
        (PORT clk (2181:2181:2181) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (2031:2031:2031))
        (PORT d[1] (1582:1582:1582) (1874:1874:1874))
        (PORT d[2] (1757:1757:1757) (2099:2099:2099))
        (PORT d[3] (1877:1877:1877) (2204:2204:2204))
        (PORT d[4] (1846:1846:1846) (2179:2179:2179))
        (PORT d[5] (1979:1979:1979) (2295:2295:2295))
        (PORT d[6] (2117:2117:2117) (2518:2518:2518))
        (PORT d[7] (1918:1918:1918) (2272:2272:2272))
        (PORT d[8] (1693:1693:1693) (2016:2016:2016))
        (PORT d[9] (2243:2243:2243) (2642:2642:2642))
        (PORT d[10] (1599:1599:1599) (1896:1896:1896))
        (PORT d[11] (1968:1968:1968) (2345:2345:2345))
        (PORT d[12] (2274:2274:2274) (2670:2670:2670))
        (PORT clk (2179:2179:2179) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1813:1813:1813))
        (PORT clk (2179:2179:2179) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2455:2455:2455))
        (PORT d[0] (1747:1747:1747) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1745:1745:1745))
        (PORT d[1] (1929:1929:1929) (2242:2242:2242))
        (PORT d[2] (1574:1574:1574) (1865:1865:1865))
        (PORT d[3] (2111:2111:2111) (2511:2511:2511))
        (PORT d[4] (1910:1910:1910) (2274:2274:2274))
        (PORT d[5] (2274:2274:2274) (2664:2664:2664))
        (PORT d[6] (2204:2204:2204) (2560:2560:2560))
        (PORT d[7] (1384:1384:1384) (1626:1626:1626))
        (PORT d[8] (1212:1212:1212) (1442:1442:1442))
        (PORT d[9] (1173:1173:1173) (1394:1394:1394))
        (PORT d[10] (1721:1721:1721) (2019:2019:2019))
        (PORT d[11] (1294:1294:1294) (1523:1523:1523))
        (PORT d[12] (1386:1386:1386) (1629:1629:1629))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (1071:1071:1071) (1218:1218:1218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (653:653:653))
        (PORT datab (1017:1017:1017) (1158:1158:1158))
        (PORT datac (2359:2359:2359) (2724:2724:2724))
        (PORT datad (1519:1519:1519) (1776:1776:1776))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1106:1106:1106))
        (PORT datab (1884:1884:1884) (2200:2200:2200))
        (PORT datac (893:893:893) (1020:1020:1020))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1008:1008:1008) (1195:1195:1195))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (2198:2198:2198))
        (PORT datab (156:156:156) (201:201:201))
        (PORT datac (1087:1087:1087) (1231:1231:1231))
        (PORT datad (124:124:124) (148:148:148))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (811:811:811))
        (PORT datab (382:382:382) (453:453:453))
        (PORT datac (630:630:630) (718:718:718))
        (PORT datad (2189:2189:2189) (2496:2496:2496))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2465:2465:2465))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1405:1405:1405) (1536:1536:1536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (2007:2007:2007))
        (PORT clk (2389:2389:2389) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2405:2405:2405))
        (PORT d[1] (1798:1798:1798) (2122:2122:2122))
        (PORT d[2] (1669:1669:1669) (1993:1993:1993))
        (PORT d[3] (2094:2094:2094) (2492:2492:2492))
        (PORT d[4] (1660:1660:1660) (1965:1965:1965))
        (PORT d[5] (2041:2041:2041) (2391:2391:2391))
        (PORT d[6] (2212:2212:2212) (2625:2625:2625))
        (PORT d[7] (2401:2401:2401) (2839:2839:2839))
        (PORT d[8] (1862:1862:1862) (2207:2207:2207))
        (PORT d[9] (1922:1922:1922) (2283:2283:2283))
        (PORT d[10] (2050:2050:2050) (2420:2420:2420))
        (PORT d[11] (2283:2283:2283) (2710:2710:2710))
        (PORT d[12] (1622:1622:1622) (1922:1922:1922))
        (PORT clk (2387:2387:2387) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2038:2038:2038))
        (PORT clk (2387:2387:2387) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2698:2698:2698))
        (PORT d[0] (2095:2095:2095) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2699:2699:2699))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2699:2699:2699))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2699:2699:2699))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2327:2327:2327))
        (PORT d[1] (2579:2579:2579) (3012:3012:3012))
        (PORT d[2] (1881:1881:1881) (2231:2231:2231))
        (PORT d[3] (2370:2370:2370) (2812:2812:2812))
        (PORT d[4] (1881:1881:1881) (2223:2223:2223))
        (PORT d[5] (2161:2161:2161) (2558:2558:2558))
        (PORT d[6] (2179:2179:2179) (2551:2551:2551))
        (PORT d[7] (1836:1836:1836) (2147:2147:2147))
        (PORT d[8] (1743:1743:1743) (2080:2080:2080))
        (PORT d[9] (1376:1376:1376) (1633:1633:1633))
        (PORT d[10] (1357:1357:1357) (1602:1602:1602))
        (PORT d[11] (1537:1537:1537) (1814:1814:1814))
        (PORT d[12] (1534:1534:1534) (1795:1795:1795))
        (PORT clk (1267:1267:1267) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1289:1289:1289))
        (PORT d[0] (1323:1323:1323) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1878:1878:1878))
        (PORT clk (2226:2226:2226) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1912:1912:1912))
        (PORT d[1] (1929:1929:1929) (2265:2265:2265))
        (PORT d[2] (1605:1605:1605) (1909:1909:1909))
        (PORT d[3] (1669:1669:1669) (1983:1983:1983))
        (PORT d[4] (1635:1635:1635) (1934:1934:1934))
        (PORT d[5] (1943:1943:1943) (2274:2274:2274))
        (PORT d[6] (1826:1826:1826) (2160:2160:2160))
        (PORT d[7] (2528:2528:2528) (2978:2978:2978))
        (PORT d[8] (1809:1809:1809) (2166:2166:2166))
        (PORT d[9] (1702:1702:1702) (2019:2019:2019))
        (PORT d[10] (2034:2034:2034) (2388:2388:2388))
        (PORT d[11] (2393:2393:2393) (2842:2842:2842))
        (PORT d[12] (1554:1554:1554) (1848:1848:1848))
        (PORT clk (2224:2224:2224) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1691:1691:1691))
        (PORT clk (2224:2224:2224) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2507:2507:2507))
        (PORT d[0] (1645:1645:1645) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1797:1797:1797))
        (PORT d[1] (2535:2535:2535) (2951:2951:2951))
        (PORT d[2] (2111:2111:2111) (2507:2507:2507))
        (PORT d[3] (2459:2459:2459) (2841:2841:2841))
        (PORT d[4] (1877:1877:1877) (2220:2220:2220))
        (PORT d[5] (1961:1961:1961) (2308:2308:2308))
        (PORT d[6] (1980:1980:1980) (2316:2316:2316))
        (PORT d[7] (1366:1366:1366) (1589:1589:1589))
        (PORT d[8] (1571:1571:1571) (1864:1864:1864))
        (PORT d[9] (1575:1575:1575) (1870:1870:1870))
        (PORT d[10] (1520:1520:1520) (1776:1776:1776))
        (PORT d[11] (1441:1441:1441) (1698:1698:1698))
        (PORT d[12] (1503:1503:1503) (1763:1763:1763))
        (PORT clk (1285:1285:1285) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1307:1307:1307))
        (PORT d[0] (1227:1227:1227) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1714:1714:1714))
        (PORT clk (2179:2179:2179) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1837:1837:1837))
        (PORT d[1] (1529:1529:1529) (1798:1798:1798))
        (PORT d[2] (1588:1588:1588) (1889:1889:1889))
        (PORT d[3] (1459:1459:1459) (1732:1732:1732))
        (PORT d[4] (1242:1242:1242) (1465:1465:1465))
        (PORT d[5] (1702:1702:1702) (1990:1990:1990))
        (PORT d[6] (1803:1803:1803) (2145:2145:2145))
        (PORT d[7] (1915:1915:1915) (2251:2251:2251))
        (PORT d[8] (1709:1709:1709) (2037:2037:2037))
        (PORT d[9] (1722:1722:1722) (2049:2049:2049))
        (PORT d[10] (1883:1883:1883) (2223:2223:2223))
        (PORT d[11] (1846:1846:1846) (2197:2197:2197))
        (PORT d[12] (1788:1788:1788) (2104:2104:2104))
        (PORT clk (2177:2177:2177) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1669:1669:1669))
        (PORT clk (2177:2177:2177) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2439:2439:2439))
        (PORT d[0] (1758:1758:1758) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1753:1753:1753))
        (PORT d[1] (2578:2578:2578) (3005:3005:3005))
        (PORT d[2] (1525:1525:1525) (1794:1794:1794))
        (PORT d[3] (2050:2050:2050) (2361:2361:2361))
        (PORT d[4] (2084:2084:2084) (2460:2460:2460))
        (PORT d[5] (1735:1735:1735) (2049:2049:2049))
        (PORT d[6] (1693:1693:1693) (1993:1993:1993))
        (PORT d[7] (1496:1496:1496) (1766:1766:1766))
        (PORT d[8] (1392:1392:1392) (1654:1654:1654))
        (PORT d[9] (1436:1436:1436) (1686:1686:1686))
        (PORT d[10] (1336:1336:1336) (1586:1586:1586))
        (PORT d[11] (1298:1298:1298) (1523:1523:1523))
        (PORT d[12] (1312:1312:1312) (1528:1528:1528))
        (PORT clk (1248:1248:1248) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (PORT d[0] (1063:1063:1063) (1195:1195:1195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1751:1751:1751))
        (PORT datab (692:692:692) (796:796:796))
        (PORT datac (1923:1923:1923) (2198:2198:2198))
        (PORT datad (342:342:342) (391:391:391))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1697:1697:1697))
        (PORT clk (2020:2020:2020) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1680:1680:1680))
        (PORT d[1] (1382:1382:1382) (1634:1634:1634))
        (PORT d[2] (1269:1269:1269) (1541:1541:1541))
        (PORT d[3] (1486:1486:1486) (1778:1778:1778))
        (PORT d[4] (1256:1256:1256) (1490:1490:1490))
        (PORT d[5] (1890:1890:1890) (2202:2202:2202))
        (PORT d[6] (1772:1772:1772) (2115:2115:2115))
        (PORT d[7] (1583:1583:1583) (1870:1870:1870))
        (PORT d[8] (1552:1552:1552) (1859:1859:1859))
        (PORT d[9] (1521:1521:1521) (1800:1800:1800))
        (PORT d[10] (1617:1617:1617) (1904:1904:1904))
        (PORT d[11] (2059:2059:2059) (2453:2453:2453))
        (PORT d[12] (1645:1645:1645) (1952:1952:1952))
        (PORT clk (2018:2018:2018) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1649:1649:1649))
        (PORT clk (2018:2018:2018) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2267:2267:2267))
        (PORT d[0] (1754:1754:1754) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1718:1718:1718))
        (PORT d[1] (2371:2371:2371) (2771:2771:2771))
        (PORT d[2] (1900:1900:1900) (2249:2249:2249))
        (PORT d[3] (1894:1894:1894) (2186:2186:2186))
        (PORT d[4] (2257:2257:2257) (2656:2656:2656))
        (PORT d[5] (1735:1735:1735) (2037:2037:2037))
        (PORT d[6] (1695:1695:1695) (1999:1999:1999))
        (PORT d[7] (1516:1516:1516) (1789:1789:1789))
        (PORT d[8] (1205:1205:1205) (1439:1439:1439))
        (PORT d[9] (1443:1443:1443) (1713:1713:1713))
        (PORT d[10] (1209:1209:1209) (1427:1427:1427))
        (PORT d[11] (1463:1463:1463) (1714:1714:1714))
        (PORT d[12] (1152:1152:1152) (1345:1345:1345))
        (PORT clk (1276:1276:1276) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (PORT d[0] (1093:1093:1093) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1298:1298:1298))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1179:1179:1179))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1465:1465:1465) (1707:1707:1707))
        (PORT datad (499:499:499) (565:565:565))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1755:1755:1755))
        (PORT clk (2140:2140:2140) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1984:1984:1984))
        (PORT d[1] (1902:1902:1902) (2236:2236:2236))
        (PORT d[2] (1501:1501:1501) (1800:1800:1800))
        (PORT d[3] (1680:1680:1680) (1981:1981:1981))
        (PORT d[4] (1311:1311:1311) (1561:1561:1561))
        (PORT d[5] (1725:1725:1725) (2029:2029:2029))
        (PORT d[6] (1839:1839:1839) (2191:2191:2191))
        (PORT d[7] (1739:1739:1739) (2054:2054:2054))
        (PORT d[8] (1500:1500:1500) (1800:1800:1800))
        (PORT d[9] (1587:1587:1587) (1888:1888:1888))
        (PORT d[10] (1767:1767:1767) (2090:2090:2090))
        (PORT d[11] (2107:2107:2107) (2508:2508:2508))
        (PORT d[12] (1740:1740:1740) (2073:2073:2073))
        (PORT clk (2138:2138:2138) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1778:1778:1778))
        (PORT clk (2138:2138:2138) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2407:2407:2407))
        (PORT d[0] (1858:1858:1858) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2510:2510:2510))
        (PORT d[1] (2330:2330:2330) (2722:2722:2722))
        (PORT d[2] (1664:1664:1664) (1970:1970:1970))
        (PORT d[3] (2184:2184:2184) (2590:2590:2590))
        (PORT d[4] (1564:1564:1564) (1886:1886:1886))
        (PORT d[5] (1944:1944:1944) (2291:2291:2291))
        (PORT d[6] (1987:1987:1987) (2332:2332:2332))
        (PORT d[7] (1601:1601:1601) (1868:1868:1868))
        (PORT d[8] (1416:1416:1416) (1673:1673:1673))
        (PORT d[9] (1194:1194:1194) (1421:1421:1421))
        (PORT d[10] (1452:1452:1452) (1707:1707:1707))
        (PORT d[11] (1137:1137:1137) (1346:1346:1346))
        (PORT d[12] (1251:1251:1251) (1463:1463:1463))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (PORT d[0] (1042:1042:1042) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1715:1715:1715))
        (PORT clk (2131:2131:2131) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1680:1680:1680))
        (PORT d[1] (1387:1387:1387) (1630:1630:1630))
        (PORT d[2] (1752:1752:1752) (2073:2073:2073))
        (PORT d[3] (1487:1487:1487) (1779:1779:1779))
        (PORT d[4] (1421:1421:1421) (1669:1669:1669))
        (PORT d[5] (1871:1871:1871) (2174:2174:2174))
        (PORT d[6] (1595:1595:1595) (1908:1908:1908))
        (PORT d[7] (2119:2119:2119) (2515:2515:2515))
        (PORT d[8] (1752:1752:1752) (2091:2091:2091))
        (PORT d[9] (1702:1702:1702) (2023:2023:2023))
        (PORT d[10] (1878:1878:1878) (2212:2212:2212))
        (PORT d[11] (1813:1813:1813) (2154:2154:2154))
        (PORT d[12] (2024:2024:2024) (2368:2368:2368))
        (PORT clk (2129:2129:2129) (2389:2389:2389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1681:1681:1681))
        (PORT clk (2129:2129:2129) (2389:2389:2389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2391:2391:2391))
        (PORT d[0] (1773:1773:1773) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1953:1953:1953))
        (PORT d[1] (2394:2394:2394) (2796:2796:2796))
        (PORT d[2] (1546:1546:1546) (1822:1822:1822))
        (PORT d[3] (2077:2077:2077) (2397:2397:2397))
        (PORT d[4] (2063:2063:2063) (2437:2437:2437))
        (PORT d[5] (1742:1742:1742) (2057:2057:2057))
        (PORT d[6] (1869:1869:1869) (2192:2192:2192))
        (PORT d[7] (1538:1538:1538) (1805:1805:1805))
        (PORT d[8] (1212:1212:1212) (1446:1446:1446))
        (PORT d[9] (1751:1751:1751) (2064:2064:2064))
        (PORT d[10] (1317:1317:1317) (1555:1555:1555))
        (PORT d[11] (1412:1412:1412) (1662:1662:1662))
        (PORT d[12] (1374:1374:1374) (1611:1611:1611))
        (PORT clk (1248:1248:1248) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (PORT d[0] (1122:1122:1122) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1861:1861:1861))
        (PORT clk (2207:2207:2207) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (2082:2082:2082))
        (PORT d[1] (1564:1564:1564) (1840:1840:1840))
        (PORT d[2] (1655:1655:1655) (1985:1985:1985))
        (PORT d[3] (1508:1508:1508) (1806:1806:1806))
        (PORT d[4] (1414:1414:1414) (1665:1665:1665))
        (PORT d[5] (1852:1852:1852) (2152:2152:2152))
        (PORT d[6] (1735:1735:1735) (2053:2053:2053))
        (PORT d[7] (2118:2118:2118) (2488:2488:2488))
        (PORT d[8] (1984:1984:1984) (2363:2363:2363))
        (PORT d[9] (1390:1390:1390) (1652:1652:1652))
        (PORT d[10] (2051:2051:2051) (2408:2408:2408))
        (PORT d[11] (2001:2001:2001) (2365:2365:2365))
        (PORT d[12] (1855:1855:1855) (2182:2182:2182))
        (PORT clk (2205:2205:2205) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1557:1557:1557))
        (PORT clk (2205:2205:2205) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2474:2474:2474))
        (PORT d[0] (1668:1668:1668) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1917:1917:1917))
        (PORT d[1] (2378:2378:2378) (2777:2777:2777))
        (PORT d[2] (2106:2106:2106) (2496:2496:2496))
        (PORT d[3] (2285:2285:2285) (2646:2646:2646))
        (PORT d[4] (2057:2057:2057) (2425:2425:2425))
        (PORT d[5] (2168:2168:2168) (2547:2547:2547))
        (PORT d[6] (1750:1750:1750) (2049:2049:2049))
        (PORT d[7] (1516:1516:1516) (1789:1789:1789))
        (PORT d[8] (1374:1374:1374) (1633:1633:1633))
        (PORT d[9] (1610:1610:1610) (1882:1882:1882))
        (PORT d[10] (1330:1330:1330) (1578:1578:1578))
        (PORT d[11] (1434:1434:1434) (1688:1688:1688))
        (PORT d[12] (1373:1373:1373) (1607:1607:1607))
        (PORT clk (1263:1263:1263) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1285:1285:1285))
        (PORT d[0] (1009:1009:1009) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1284:1284:1284))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1747:1747:1747))
        (PORT datab (507:507:507) (585:585:585))
        (PORT datac (520:520:520) (595:595:595))
        (PORT datad (1904:1904:1904) (2174:2174:2174))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2067:2067:2067))
        (PORT clk (2231:2231:2231) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (2129:2129:2129))
        (PORT d[1] (1588:1588:1588) (1863:1863:1863))
        (PORT d[2] (1547:1547:1547) (1833:1833:1833))
        (PORT d[3] (1719:1719:1719) (2058:2058:2058))
        (PORT d[4] (1439:1439:1439) (1719:1719:1719))
        (PORT d[5] (1940:1940:1940) (2281:2281:2281))
        (PORT d[6] (2013:2013:2013) (2391:2391:2391))
        (PORT d[7] (2528:2528:2528) (2980:2980:2980))
        (PORT d[8] (1778:1778:1778) (2121:2121:2121))
        (PORT d[9] (1712:1712:1712) (2025:2025:2025))
        (PORT d[10] (2072:2072:2072) (2429:2429:2429))
        (PORT d[11] (2098:2098:2098) (2507:2507:2507))
        (PORT d[12] (1843:1843:1843) (2166:2166:2166))
        (PORT clk (2229:2229:2229) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1833:1833:1833))
        (PORT clk (2229:2229:2229) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2516:2516:2516))
        (PORT d[0] (1907:1907:1907) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2283:2283:2283))
        (PORT d[1] (2545:2545:2545) (2973:2973:2973))
        (PORT d[2] (2116:2116:2116) (2504:2504:2504))
        (PORT d[3] (2554:2554:2554) (2950:2950:2950))
        (PORT d[4] (2059:2059:2059) (2431:2431:2431))
        (PORT d[5] (2194:2194:2194) (2585:2585:2585))
        (PORT d[6] (2105:2105:2105) (2446:2446:2446))
        (PORT d[7] (1687:1687:1687) (1951:1951:1951))
        (PORT d[8] (1601:1601:1601) (1907:1907:1907))
        (PORT d[9] (1553:1553:1553) (1836:1836:1836))
        (PORT d[10] (1545:1545:1545) (1801:1801:1801))
        (PORT d[11] (1444:1444:1444) (1688:1688:1688))
        (PORT d[12] (1504:1504:1504) (1763:1763:1763))
        (PORT clk (1305:1305:1305) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1327:1327:1327))
        (PORT d[0] (1228:1228:1228) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1326:1326:1326))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (1010:1010:1010))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1921:1921:1921) (2197:2197:2197))
        (PORT datad (886:886:886) (1026:1026:1026))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (2231:2231:2231))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1573:1573:1573))
        (PORT clk (1698:1698:1698) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1830:1830:1830))
        (PORT d[1] (1162:1162:1162) (1379:1379:1379))
        (PORT d[2] (1087:1087:1087) (1303:1303:1303))
        (PORT d[3] (1599:1599:1599) (1902:1902:1902))
        (PORT d[4] (1768:1768:1768) (2064:2064:2064))
        (PORT d[5] (972:972:972) (1125:1125:1125))
        (PORT d[6] (1372:1372:1372) (1584:1584:1584))
        (PORT d[7] (1139:1139:1139) (1355:1355:1355))
        (PORT d[8] (1407:1407:1407) (1671:1671:1671))
        (PORT d[9] (1420:1420:1420) (1669:1669:1669))
        (PORT d[10] (1147:1147:1147) (1378:1378:1378))
        (PORT d[11] (1559:1559:1559) (1856:1856:1856))
        (PORT d[12] (1766:1766:1766) (2070:2070:2070))
        (PORT clk (1696:1696:1696) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1160:1160:1160))
        (PORT clk (1696:1696:1696) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1883:1883:1883))
        (PORT d[0] (1335:1335:1335) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1802:1802:1802))
        (PORT d[1] (1344:1344:1344) (1560:1560:1560))
        (PORT d[2] (1508:1508:1508) (1769:1769:1769))
        (PORT d[3] (2416:2416:2416) (2831:2831:2831))
        (PORT d[4] (1246:1246:1246) (1492:1492:1492))
        (PORT d[5] (1456:1456:1456) (1702:1702:1702))
        (PORT d[6] (1687:1687:1687) (1947:1947:1947))
        (PORT d[7] (1433:1433:1433) (1665:1665:1665))
        (PORT d[8] (1136:1136:1136) (1354:1354:1354))
        (PORT d[9] (1145:1145:1145) (1334:1334:1334))
        (PORT d[10] (1289:1289:1289) (1524:1524:1524))
        (PORT d[11] (1128:1128:1128) (1304:1304:1304))
        (PORT d[12] (1160:1160:1160) (1339:1339:1339))
        (PORT clk (1272:1272:1272) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (PORT d[0] (895:895:895) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1538:1538:1538))
        (PORT clk (1576:1576:1576) (1744:1744:1744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (801:801:801))
        (PORT d[1] (604:604:604) (718:718:718))
        (PORT d[2] (590:590:590) (704:704:704))
        (PORT d[3] (600:600:600) (716:716:716))
        (PORT d[4] (564:564:564) (663:663:663))
        (PORT d[5] (558:558:558) (659:659:659))
        (PORT d[6] (865:865:865) (1014:1014:1014))
        (PORT d[7] (715:715:715) (845:845:845))
        (PORT d[8] (585:585:585) (709:709:709))
        (PORT d[9] (532:532:532) (629:629:629))
        (PORT d[10] (559:559:559) (662:662:662))
        (PORT d[11] (576:576:576) (685:685:685))
        (PORT d[12] (934:934:934) (1101:1101:1101))
        (PORT clk (1574:1574:1574) (1742:1742:1742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (674:674:674) (713:713:713))
        (PORT clk (1574:1574:1574) (1742:1742:1742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1744:1744:1744))
        (PORT d[0] (958:958:958) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1745:1745:1745))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1745:1745:1745))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1745:1745:1745))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1352:1352:1352))
        (PORT d[1] (1025:1025:1025) (1185:1185:1185))
        (PORT d[2] (1472:1472:1472) (1731:1731:1731))
        (PORT d[3] (1011:1011:1011) (1193:1193:1193))
        (PORT d[4] (931:931:931) (1079:1079:1079))
        (PORT d[5] (628:628:628) (744:744:744))
        (PORT d[6] (1539:1539:1539) (1796:1796:1796))
        (PORT d[7] (741:741:741) (847:847:847))
        (PORT d[8] (909:909:909) (1056:1056:1056))
        (PORT d[9] (731:731:731) (845:845:845))
        (PORT d[10] (1102:1102:1102) (1268:1268:1268))
        (PORT d[11] (751:751:751) (878:878:878))
        (PORT d[12] (767:767:767) (881:881:881))
        (PORT clk (1284:1284:1284) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (PORT d[0] (635:635:635) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1391:1391:1391))
        (PORT clk (1710:1710:1710) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1840:1840:1840))
        (PORT d[1] (1028:1028:1028) (1194:1194:1194))
        (PORT d[2] (1417:1417:1417) (1691:1691:1691))
        (PORT d[3] (1611:1611:1611) (1918:1918:1918))
        (PORT d[4] (1583:1583:1583) (1852:1852:1852))
        (PORT d[5] (977:977:977) (1128:1128:1128))
        (PORT d[6] (926:926:926) (1079:1079:1079))
        (PORT d[7] (1297:1297:1297) (1533:1533:1533))
        (PORT d[8] (992:992:992) (1201:1201:1201))
        (PORT d[9] (1566:1566:1566) (1837:1837:1837))
        (PORT d[10] (1461:1461:1461) (1728:1728:1728))
        (PORT d[11] (943:943:943) (1096:1096:1096))
        (PORT d[12] (1270:1270:1270) (1463:1463:1463))
        (PORT clk (1708:1708:1708) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1485:1485:1485))
        (PORT clk (1708:1708:1708) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1892:1892:1892))
        (PORT d[0] (1617:1617:1617) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1788:1788:1788))
        (PORT d[1] (1344:1344:1344) (1560:1560:1560))
        (PORT d[2] (1498:1498:1498) (1753:1753:1753))
        (PORT d[3] (2395:2395:2395) (2800:2800:2800))
        (PORT d[4] (1253:1253:1253) (1501:1501:1501))
        (PORT d[5] (1450:1450:1450) (1691:1691:1691))
        (PORT d[6] (1563:1563:1563) (1823:1823:1823))
        (PORT d[7] (1425:1425:1425) (1651:1651:1651))
        (PORT d[8] (925:925:925) (1092:1092:1092))
        (PORT d[9] (981:981:981) (1126:1126:1126))
        (PORT d[10] (1319:1319:1319) (1562:1562:1562))
        (PORT d[11] (959:959:959) (1110:1110:1110))
        (PORT d[12] (1129:1129:1129) (1299:1299:1299))
        (PORT clk (1278:1278:1278) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (PORT d[0] (889:889:889) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1880:1880:1880))
        (PORT clk (1842:1842:1842) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1916:1916:1916))
        (PORT d[1] (1669:1669:1669) (1956:1956:1956))
        (PORT d[2] (1290:1290:1290) (1552:1552:1552))
        (PORT d[3] (1582:1582:1582) (1893:1893:1893))
        (PORT d[4] (1398:1398:1398) (1645:1645:1645))
        (PORT d[5] (1549:1549:1549) (1803:1803:1803))
        (PORT d[6] (1678:1678:1678) (1999:1999:1999))
        (PORT d[7] (1301:1301:1301) (1544:1544:1544))
        (PORT d[8] (1021:1021:1021) (1237:1237:1237))
        (PORT d[9] (1823:1823:1823) (2140:2140:2140))
        (PORT d[10] (1481:1481:1481) (1757:1757:1757))
        (PORT d[11] (1776:1776:1776) (2106:2106:2106))
        (PORT d[12] (1805:1805:1805) (2118:2118:2118))
        (PORT clk (1840:1840:1840) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1421:1421:1421))
        (PORT clk (1840:1840:1840) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (2067:2067:2067))
        (PORT d[0] (1577:1577:1577) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1554:1554:1554))
        (PORT d[1] (1942:1942:1942) (2268:2268:2268))
        (PORT d[2] (1373:1373:1373) (1623:1623:1623))
        (PORT d[3] (2365:2365:2365) (2759:2759:2759))
        (PORT d[4] (1661:1661:1661) (1981:1981:1981))
        (PORT d[5] (1455:1455:1455) (1716:1716:1716))
        (PORT d[6] (1775:1775:1775) (2066:2066:2066))
        (PORT d[7] (1455:1455:1455) (1704:1704:1704))
        (PORT d[8] (1024:1024:1024) (1227:1227:1227))
        (PORT d[9] (1543:1543:1543) (1817:1817:1817))
        (PORT d[10] (1288:1288:1288) (1515:1515:1515))
        (PORT d[11] (1423:1423:1423) (1660:1660:1660))
        (PORT d[12] (1226:1226:1226) (1448:1448:1448))
        (PORT clk (1227:1227:1227) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1250:1250:1250))
        (PORT d[0] (1031:1031:1031) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1249:1249:1249))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (816:816:816))
        (PORT datab (1917:1917:1917) (2246:2246:2246))
        (PORT datac (632:632:632) (721:721:721))
        (PORT datad (2614:2614:2614) (3003:3003:3003))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1035:1035:1035))
        (PORT datab (1911:1911:1911) (2240:2240:2240))
        (PORT datac (824:824:824) (972:972:972))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (703:703:703))
        (PORT clk (1464:1464:1464) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (887:887:887))
        (PORT d[1] (944:944:944) (1075:1075:1075))
        (PORT d[2] (1269:1269:1269) (1503:1503:1503))
        (PORT d[3] (948:948:948) (1123:1123:1123))
        (PORT d[4] (841:841:841) (967:967:967))
        (PORT d[5] (1156:1156:1156) (1345:1345:1345))
        (PORT d[6] (978:978:978) (1171:1171:1171))
        (PORT d[7] (1407:1407:1407) (1650:1650:1650))
        (PORT d[8] (1207:1207:1207) (1431:1431:1431))
        (PORT d[9] (1268:1268:1268) (1491:1491:1491))
        (PORT d[10] (1379:1379:1379) (1635:1635:1635))
        (PORT d[11] (897:897:897) (1079:1079:1079))
        (PORT d[12] (1161:1161:1161) (1351:1351:1351))
        (PORT clk (1462:1462:1462) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (920:920:920))
        (PORT clk (1462:1462:1462) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1604:1604:1604))
        (PORT d[0] (1156:1156:1156) (1213:1213:1213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1595:1595:1595))
        (PORT d[1] (1291:1291:1291) (1481:1481:1481))
        (PORT d[2] (1092:1092:1092) (1256:1256:1256))
        (PORT d[3] (1541:1541:1541) (1816:1816:1816))
        (PORT d[4] (1560:1560:1560) (1814:1814:1814))
        (PORT d[5] (1136:1136:1136) (1341:1341:1341))
        (PORT d[6] (1402:1402:1402) (1597:1597:1597))
        (PORT d[7] (1430:1430:1430) (1657:1657:1657))
        (PORT d[8] (1238:1238:1238) (1445:1445:1445))
        (PORT d[9] (1618:1618:1618) (1901:1901:1901))
        (PORT d[10] (1305:1305:1305) (1533:1533:1533))
        (PORT d[11] (1217:1217:1217) (1444:1444:1444))
        (PORT d[12] (1163:1163:1163) (1361:1361:1361))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (958:958:958) (1074:1074:1074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1884:1884:1884))
        (PORT clk (1756:1756:1756) (1961:1961:1961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1724:1724:1724))
        (PORT d[1] (1336:1336:1336) (1565:1565:1565))
        (PORT d[2] (1316:1316:1316) (1578:1578:1578))
        (PORT d[3] (1735:1735:1735) (2056:2056:2056))
        (PORT d[4] (1608:1608:1608) (1896:1896:1896))
        (PORT d[5] (1428:1428:1428) (1688:1688:1688))
        (PORT d[6] (1689:1689:1689) (2026:2026:2026))
        (PORT d[7] (1536:1536:1536) (1814:1814:1814))
        (PORT d[8] (1199:1199:1199) (1440:1440:1440))
        (PORT d[9] (1673:1673:1673) (1972:1972:1972))
        (PORT d[10] (1465:1465:1465) (1727:1727:1727))
        (PORT d[11] (1608:1608:1608) (1919:1919:1919))
        (PORT d[12] (1998:1998:1998) (2361:2361:2361))
        (PORT clk (1754:1754:1754) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1433:1433:1433))
        (PORT clk (1754:1754:1754) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1961:1961:1961))
        (PORT d[0] (1570:1570:1570) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1540:1540:1540))
        (PORT d[1] (1983:1983:1983) (2327:2327:2327))
        (PORT d[2] (1382:1382:1382) (1636:1636:1636))
        (PORT d[3] (1804:1804:1804) (2130:2130:2130))
        (PORT d[4] (1670:1670:1670) (1989:1989:1989))
        (PORT d[5] (1649:1649:1649) (1942:1942:1942))
        (PORT d[6] (2147:2147:2147) (2500:2500:2500))
        (PORT d[7] (1442:1442:1442) (1688:1688:1688))
        (PORT d[8] (1034:1034:1034) (1226:1226:1226))
        (PORT d[9] (1361:1361:1361) (1608:1608:1608))
        (PORT d[10] (1409:1409:1409) (1657:1657:1657))
        (PORT d[11] (1423:1423:1423) (1669:1669:1669))
        (PORT d[12] (1369:1369:1369) (1605:1605:1605))
        (PORT clk (1248:1248:1248) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (PORT d[0] (1066:1066:1066) (1220:1220:1220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1173:1173:1173))
        (PORT datab (623:623:623) (709:709:709))
        (PORT datac (1893:1893:1893) (2215:2215:2215))
        (PORT datad (2616:2616:2616) (3005:3005:3005))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1695:1695:1695))
        (PORT clk (1853:1853:1853) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1923:1923:1923))
        (PORT d[1] (1322:1322:1322) (1560:1560:1560))
        (PORT d[2] (1458:1458:1458) (1739:1739:1739))
        (PORT d[3] (1762:1762:1762) (2092:2092:2092))
        (PORT d[4] (1545:1545:1545) (1813:1813:1813))
        (PORT d[5] (1551:1551:1551) (1807:1807:1807))
        (PORT d[6] (1853:1853:1853) (2199:2199:2199))
        (PORT d[7] (1421:1421:1421) (1674:1674:1674))
        (PORT d[8] (1011:1011:1011) (1228:1228:1228))
        (PORT d[9] (1857:1857:1857) (2174:2174:2174))
        (PORT d[10] (1319:1319:1319) (1572:1572:1572))
        (PORT d[11] (1776:1776:1776) (2099:2099:2099))
        (PORT d[12] (1771:1771:1771) (2089:2089:2089))
        (PORT clk (1851:1851:1851) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1628:1628:1628))
        (PORT clk (1851:1851:1851) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (2053:2053:2053))
        (PORT d[0] (1737:1737:1737) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1543:1543:1543))
        (PORT d[1] (1773:1773:1773) (2074:2074:2074))
        (PORT d[2] (1534:1534:1534) (1805:1805:1805))
        (PORT d[3] (2284:2284:2284) (2696:2696:2696))
        (PORT d[4] (1505:1505:1505) (1807:1807:1807))
        (PORT d[5] (1265:1265:1265) (1498:1498:1498))
        (PORT d[6] (1757:1757:1757) (2047:2047:2047))
        (PORT d[7] (1439:1439:1439) (1679:1679:1679))
        (PORT d[8] (1031:1031:1031) (1226:1226:1226))
        (PORT d[9] (1539:1539:1539) (1810:1810:1810))
        (PORT d[10] (1319:1319:1319) (1553:1553:1553))
        (PORT d[11] (1210:1210:1210) (1410:1410:1410))
        (PORT d[12] (1369:1369:1369) (1611:1611:1611))
        (PORT clk (1241:1241:1241) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (PORT d[0] (1027:1027:1027) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1263:1263:1263))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1674:1674:1674))
        (PORT clk (1882:1882:1882) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1728:1728:1728))
        (PORT d[1] (1161:1161:1161) (1381:1381:1381))
        (PORT d[2] (1438:1438:1438) (1721:1721:1721))
        (PORT d[3] (1775:1775:1775) (2106:2106:2106))
        (PORT d[4] (1364:1364:1364) (1609:1609:1609))
        (PORT d[5] (1528:1528:1528) (1780:1780:1780))
        (PORT d[6] (1846:1846:1846) (2189:2189:2189))
        (PORT d[7] (1433:1433:1433) (1686:1686:1686))
        (PORT d[8] (839:839:839) (1028:1028:1028))
        (PORT d[9] (1726:1726:1726) (2032:2032:2032))
        (PORT d[10] (1296:1296:1296) (1544:1544:1544))
        (PORT d[11] (1733:1733:1733) (2058:2058:2058))
        (PORT d[12] (1977:1977:1977) (2307:2307:2307))
        (PORT clk (1880:1880:1880) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1237:1237:1237))
        (PORT clk (1880:1880:1880) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (2089:2089:2089))
        (PORT d[0] (1403:1403:1403) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1742:1742:1742))
        (PORT d[1] (1772:1772:1772) (2066:2066:2066))
        (PORT d[2] (1546:1546:1546) (1819:1819:1819))
        (PORT d[3] (2157:2157:2157) (2551:2551:2551))
        (PORT d[4] (1481:1481:1481) (1777:1777:1777))
        (PORT d[5] (1263:1263:1263) (1489:1489:1489))
        (PORT d[6] (1586:1586:1586) (1856:1856:1856))
        (PORT d[7] (1622:1622:1622) (1884:1884:1884))
        (PORT d[8] (1035:1035:1035) (1228:1228:1228))
        (PORT d[9] (1157:1157:1157) (1370:1370:1370))
        (PORT d[10] (1593:1593:1593) (1854:1854:1854))
        (PORT d[11] (1344:1344:1344) (1562:1562:1562))
        (PORT d[12] (1229:1229:1229) (1458:1458:1458))
        (PORT clk (1248:1248:1248) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1271:1271:1271))
        (PORT d[0] (1172:1172:1172) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (482:482:482) (551:551:551))
        (PORT datac (1892:1892:1892) (2214:2214:2214))
        (PORT datad (348:348:348) (398:398:398))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2105:2105:2105))
        (PORT clk (2130:2130:2130) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1932:1932:1932))
        (PORT d[1] (1369:1369:1369) (1626:1626:1626))
        (PORT d[2] (1363:1363:1363) (1597:1597:1597))
        (PORT d[3] (1702:1702:1702) (2042:2042:2042))
        (PORT d[4] (1421:1421:1421) (1692:1692:1692))
        (PORT d[5] (2237:2237:2237) (2624:2624:2624))
        (PORT d[6] (1989:1989:1989) (2361:2361:2361))
        (PORT d[7] (2320:2320:2320) (2758:2758:2758))
        (PORT d[8] (1639:1639:1639) (1950:1950:1950))
        (PORT d[9] (1600:1600:1600) (1881:1881:1881))
        (PORT d[10] (1733:1733:1733) (2038:2038:2038))
        (PORT d[11] (2144:2144:2144) (2529:2529:2529))
        (PORT d[12] (1738:1738:1738) (2032:2032:2032))
        (PORT clk (2128:2128:2128) (2382:2382:2382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1855:1855:1855))
        (PORT clk (2128:2128:2128) (2382:2382:2382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2384:2384:2384))
        (PORT d[0] (1941:1941:1941) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2464:2464:2464))
        (PORT d[1] (2407:2407:2407) (2811:2811:2811))
        (PORT d[2] (2273:2273:2273) (2629:2629:2629))
        (PORT d[3] (2208:2208:2208) (2548:2548:2548))
        (PORT d[4] (2008:2008:2008) (2361:2361:2361))
        (PORT d[5] (2021:2021:2021) (2379:2379:2379))
        (PORT d[6] (1739:1739:1739) (2020:2020:2020))
        (PORT d[7] (1348:1348:1348) (1576:1576:1576))
        (PORT d[8] (1870:1870:1870) (2205:2205:2205))
        (PORT d[9] (1486:1486:1486) (1748:1748:1748))
        (PORT d[10] (1303:1303:1303) (1526:1526:1526))
        (PORT d[11] (1427:1427:1427) (1660:1660:1660))
        (PORT d[12] (1391:1391:1391) (1609:1609:1609))
        (PORT clk (1311:1311:1311) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1333:1333:1333))
        (PORT d[0] (1101:1101:1101) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2199:2199:2199))
        (PORT clk (2415:2415:2415) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2119:2119:2119))
        (PORT d[1] (1984:1984:1984) (2341:2341:2341))
        (PORT d[2] (1654:1654:1654) (1975:1975:1975))
        (PORT d[3] (2095:2095:2095) (2499:2499:2499))
        (PORT d[4] (1847:1847:1847) (2176:2176:2176))
        (PORT d[5] (1935:1935:1935) (2274:2274:2274))
        (PORT d[6] (2059:2059:2059) (2445:2445:2445))
        (PORT d[7] (1982:1982:1982) (2333:2333:2333))
        (PORT d[8] (1689:1689:1689) (2016:2016:2016))
        (PORT d[9] (1819:1819:1819) (2144:2144:2144))
        (PORT d[10] (1772:1772:1772) (2105:2105:2105))
        (PORT d[11] (2120:2120:2120) (2527:2527:2527))
        (PORT d[12] (1888:1888:1888) (2243:2243:2243))
        (PORT clk (2413:2413:2413) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2233:2233:2233))
        (PORT clk (2413:2413:2413) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2728:2728:2728))
        (PORT d[0] (2241:2241:2241) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2729:2729:2729))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2729:2729:2729))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2729:2729:2729))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (2001:2001:2001))
        (PORT d[1] (2205:2205:2205) (2582:2582:2582))
        (PORT d[2] (2713:2713:2713) (3142:3142:3142))
        (PORT d[3] (2674:2674:2674) (3158:3158:3158))
        (PORT d[4] (2140:2140:2140) (2554:2554:2554))
        (PORT d[5] (1995:1995:1995) (2355:2355:2355))
        (PORT d[6] (2016:2016:2016) (2374:2374:2374))
        (PORT d[7] (1682:1682:1682) (1976:1976:1976))
        (PORT d[8] (1481:1481:1481) (1756:1756:1756))
        (PORT d[9] (1724:1724:1724) (2030:2030:2030))
        (PORT d[10] (1391:1391:1391) (1642:1642:1642))
        (PORT d[11] (1535:1535:1535) (1804:1804:1804))
        (PORT d[12] (1533:1533:1533) (1795:1795:1795))
        (PORT clk (1275:1275:1275) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (PORT d[0] (1388:1388:1388) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2184:2184:2184))
        (PORT clk (2477:2477:2477) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2160:2160:2160))
        (PORT d[1] (1996:1996:1996) (2356:2356:2356))
        (PORT d[2] (1828:1828:1828) (2167:2167:2167))
        (PORT d[3] (2078:2078:2078) (2464:2464:2464))
        (PORT d[4] (1852:1852:1852) (2185:2185:2185))
        (PORT d[5] (1963:1963:1963) (2306:2306:2306))
        (PORT d[6] (2072:2072:2072) (2465:2465:2465))
        (PORT d[7] (1983:1983:1983) (2349:2349:2349))
        (PORT d[8] (1563:1563:1563) (1872:1872:1872))
        (PORT d[9] (1840:1840:1840) (2180:2180:2180))
        (PORT d[10] (1784:1784:1784) (2119:2119:2119))
        (PORT d[11] (2127:2127:2127) (2538:2538:2538))
        (PORT d[12] (1908:1908:1908) (2267:2267:2267))
        (PORT clk (2475:2475:2475) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2036:2036:2036))
        (PORT clk (2475:2475:2475) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2809:2809:2809))
        (PORT d[0] (2086:2086:2086) (2329:2329:2329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (2002:2002:2002))
        (PORT d[1] (2204:2204:2204) (2581:2581:2581))
        (PORT d[2] (2706:2706:2706) (3134:3134:3134))
        (PORT d[3] (2371:2371:2371) (2812:2812:2812))
        (PORT d[4] (2133:2133:2133) (2544:2544:2544))
        (PORT d[5] (1982:1982:1982) (2340:2340:2340))
        (PORT d[6] (2016:2016:2016) (2367:2367:2367))
        (PORT d[7] (1689:1689:1689) (1984:1984:1984))
        (PORT d[8] (1477:1477:1477) (1749:1749:1749))
        (PORT d[9] (1590:1590:1590) (1886:1886:1886))
        (PORT d[10] (1392:1392:1392) (1643:1643:1643))
        (PORT d[11] (1533:1533:1533) (1794:1794:1794))
        (PORT d[12] (1518:1518:1518) (1774:1774:1774))
        (PORT clk (1268:1268:1268) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1292:1292:1292))
        (PORT d[0] (1273:1273:1273) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1291:1291:1291))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1143:1143:1143))
        (PORT datab (1948:1948:1948) (2260:2260:2260))
        (PORT datac (1329:1329:1329) (1563:1563:1563))
        (PORT datad (904:904:904) (998:998:998))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1993:1993:1993))
        (PORT clk (2347:2347:2347) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2189:2189:2189))
        (PORT d[1] (1803:1803:1803) (2139:2139:2139))
        (PORT d[2] (1849:1849:1849) (2202:2202:2202))
        (PORT d[3] (2271:2271:2271) (2702:2702:2702))
        (PORT d[4] (1514:1514:1514) (1799:1799:1799))
        (PORT d[5] (2098:2098:2098) (2465:2465:2465))
        (PORT d[6] (2053:2053:2053) (2443:2443:2443))
        (PORT d[7] (2189:2189:2189) (2582:2582:2582))
        (PORT d[8] (1537:1537:1537) (1841:1841:1841))
        (PORT d[9] (1899:1899:1899) (2253:2253:2253))
        (PORT d[10] (1766:1766:1766) (2102:2102:2102))
        (PORT d[11] (2480:2480:2480) (2939:2939:2939))
        (PORT d[12] (2058:2058:2058) (2431:2431:2431))
        (PORT clk (2345:2345:2345) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1963:1963:1963))
        (PORT clk (2345:2345:2345) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2651:2651:2651))
        (PORT d[0] (2027:2027:2027) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (2000:2000:2000))
        (PORT d[1] (2154:2154:2154) (2535:2535:2535))
        (PORT d[2] (2132:2132:2132) (2509:2509:2509))
        (PORT d[3] (2504:2504:2504) (2968:2968:2968))
        (PORT d[4] (2137:2137:2137) (2544:2544:2544))
        (PORT d[5] (2297:2297:2297) (2700:2700:2700))
        (PORT d[6] (2195:2195:2195) (2575:2575:2575))
        (PORT d[7] (1606:1606:1606) (1887:1887:1887))
        (PORT d[8] (1462:1462:1462) (1731:1731:1731))
        (PORT d[9] (1547:1547:1547) (1821:1821:1821))
        (PORT d[10] (1375:1375:1375) (1627:1627:1627))
        (PORT d[11] (1367:1367:1367) (1614:1614:1614))
        (PORT d[12] (1482:1482:1482) (1735:1735:1735))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT d[0] (1252:1252:1252) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1495:1495:1495))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1925:1925:1925) (2229:2229:2229))
        (PORT datad (1073:1073:1073) (1217:1217:1217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1803:1803:1803))
        (PORT clk (1594:1594:1594) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1443:1443:1443))
        (PORT d[1] (1337:1337:1337) (1573:1573:1573))
        (PORT d[2] (1101:1101:1101) (1327:1327:1327))
        (PORT d[3] (1598:1598:1598) (1888:1888:1888))
        (PORT d[4] (1326:1326:1326) (1553:1553:1553))
        (PORT d[5] (1346:1346:1346) (1557:1557:1557))
        (PORT d[6] (1817:1817:1817) (2159:2159:2159))
        (PORT d[7] (1320:1320:1320) (1564:1564:1564))
        (PORT d[8] (1418:1418:1418) (1675:1675:1675))
        (PORT d[9] (1501:1501:1501) (1778:1778:1778))
        (PORT d[10] (1688:1688:1688) (1979:1979:1979))
        (PORT d[11] (1386:1386:1386) (1656:1656:1656))
        (PORT d[12] (1791:1791:1791) (2095:2095:2095))
        (PORT clk (1592:1592:1592) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1461:1461:1461))
        (PORT clk (1592:1592:1592) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1772:1772:1772))
        (PORT d[0] (1584:1584:1584) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1483:1483:1483))
        (PORT d[1] (2187:2187:2187) (2561:2561:2561))
        (PORT d[2] (1146:1146:1146) (1356:1356:1356))
        (PORT d[3] (2044:2044:2044) (2409:2409:2409))
        (PORT d[4] (1443:1443:1443) (1714:1714:1714))
        (PORT d[5] (1452:1452:1452) (1705:1705:1705))
        (PORT d[6] (1707:1707:1707) (1978:1978:1978))
        (PORT d[7] (1633:1633:1633) (1918:1918:1918))
        (PORT d[8] (1293:1293:1293) (1524:1524:1524))
        (PORT d[9] (1340:1340:1340) (1576:1576:1576))
        (PORT d[10] (1490:1490:1490) (1761:1761:1761))
        (PORT d[11] (1306:1306:1306) (1494:1494:1494))
        (PORT d[12] (1263:1263:1263) (1470:1470:1470))
        (PORT clk (1267:1267:1267) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (PORT d[0] (1077:1077:1077) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1953:1953:1953))
        (PORT clk (1965:1965:1965) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2110:2110:2110))
        (PORT d[1] (1919:1919:1919) (2252:2252:2252))
        (PORT d[2] (1550:1550:1550) (1854:1854:1854))
        (PORT d[3] (1839:1839:1839) (2197:2197:2197))
        (PORT d[4] (1454:1454:1454) (1715:1715:1715))
        (PORT d[5] (1816:1816:1816) (2130:2130:2130))
        (PORT d[6] (1910:1910:1910) (2288:2288:2288))
        (PORT d[7] (1700:1700:1700) (2011:2011:2011))
        (PORT d[8] (1261:1261:1261) (1516:1516:1516))
        (PORT d[9] (2063:2063:2063) (2413:2413:2413))
        (PORT d[10] (1744:1744:1744) (2058:2058:2058))
        (PORT d[11] (1811:1811:1811) (2157:2157:2157))
        (PORT d[12] (2075:2075:2075) (2451:2451:2451))
        (PORT clk (1963:1963:1963) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1684:1684:1684))
        (PORT clk (1963:1963:1963) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (2201:2201:2201))
        (PORT d[0] (1798:1798:1798) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1946:1946:1946))
        (PORT d[1] (1980:1980:1980) (2318:2318:2318))
        (PORT d[2] (1546:1546:1546) (1827:1827:1827))
        (PORT d[3] (1910:1910:1910) (2264:2264:2264))
        (PORT d[4] (1992:1992:1992) (2359:2359:2359))
        (PORT d[5] (2097:2097:2097) (2463:2463:2463))
        (PORT d[6] (2071:2071:2071) (2412:2412:2412))
        (PORT d[7] (1622:1622:1622) (1913:1913:1913))
        (PORT d[8] (1264:1264:1264) (1494:1494:1494))
        (PORT d[9] (1376:1376:1376) (1632:1632:1632))
        (PORT d[10] (1659:1659:1659) (1954:1954:1954))
        (PORT d[11] (1513:1513:1513) (1783:1783:1783))
        (PORT d[12] (1488:1488:1488) (1740:1740:1740))
        (PORT clk (1266:1266:1266) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (PORT d[0] (1291:1291:1291) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2661:2661:2661) (3073:3073:3073))
        (PORT datab (195:195:195) (235:235:235))
        (PORT datac (1261:1261:1261) (1386:1386:1386))
        (PORT datad (2009:2009:2009) (2369:2369:2369))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1366:1366:1366))
        (PORT clk (1580:1580:1580) (1756:1756:1756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (850:850:850) (992:992:992))
        (PORT d[1] (576:576:576) (683:683:683))
        (PORT d[2] (572:572:572) (688:688:688))
        (PORT d[3] (577:577:577) (688:688:688))
        (PORT d[4] (744:744:744) (873:873:873))
        (PORT d[5] (538:538:538) (637:637:637))
        (PORT d[6] (1296:1296:1296) (1520:1520:1520))
        (PORT d[7] (390:390:390) (470:470:470))
        (PORT d[8] (747:747:747) (896:896:896))
        (PORT d[9] (695:695:695) (816:816:816))
        (PORT d[10] (728:728:728) (859:859:859))
        (PORT d[11] (703:703:703) (825:825:825))
        (PORT d[12] (733:733:733) (862:862:862))
        (PORT clk (1578:1578:1578) (1754:1754:1754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (512:512:512) (534:534:534))
        (PORT clk (1578:1578:1578) (1754:1754:1754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1756:1756:1756))
        (PORT d[0] (797:797:797) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1158:1158:1158))
        (PORT d[1] (1020:1020:1020) (1180:1180:1180))
        (PORT d[2] (1469:1469:1469) (1725:1725:1725))
        (PORT d[3] (963:963:963) (1121:1121:1121))
        (PORT d[4] (770:770:770) (900:900:900))
        (PORT d[5] (740:740:740) (870:870:870))
        (PORT d[6] (961:961:961) (1106:1106:1106))
        (PORT d[7] (734:734:734) (838:838:838))
        (PORT d[8] (926:926:926) (1074:1074:1074))
        (PORT d[9] (695:695:695) (794:794:794))
        (PORT d[10] (1079:1079:1079) (1240:1240:1240))
        (PORT d[11] (732:732:732) (855:855:855))
        (PORT d[12] (780:780:780) (904:904:904))
        (PORT clk (1293:1293:1293) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (PORT d[0] (524:524:524) (581:581:581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1587:1587:1587))
        (PORT clk (1730:1730:1730) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1640:1640:1640))
        (PORT d[1] (1143:1143:1143) (1355:1355:1355))
        (PORT d[2] (1249:1249:1249) (1503:1503:1503))
        (PORT d[3] (1571:1571:1571) (1867:1867:1867))
        (PORT d[4] (1182:1182:1182) (1402:1402:1402))
        (PORT d[5] (1132:1132:1132) (1307:1307:1307))
        (PORT d[6] (1380:1380:1380) (1592:1592:1592))
        (PORT d[7] (1128:1128:1128) (1343:1343:1343))
        (PORT d[8] (855:855:855) (1049:1049:1049))
        (PORT d[9] (1285:1285:1285) (1525:1525:1525))
        (PORT d[10] (1265:1265:1265) (1510:1510:1510))
        (PORT d[11] (1250:1250:1250) (1445:1445:1445))
        (PORT d[12] (1752:1752:1752) (2056:2056:2056))
        (PORT clk (1728:1728:1728) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1160:1160:1160))
        (PORT clk (1728:1728:1728) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1902:1902:1902))
        (PORT d[0] (1196:1196:1196) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1823:1823:1823))
        (PORT d[1] (1345:1345:1345) (1561:1561:1561))
        (PORT d[2] (1501:1501:1501) (1759:1759:1759))
        (PORT d[3] (2410:2410:2410) (2825:2825:2825))
        (PORT d[4] (1241:1241:1241) (1485:1485:1485))
        (PORT d[5] (1429:1429:1429) (1667:1667:1667))
        (PORT d[6] (1387:1387:1387) (1625:1625:1625))
        (PORT d[7] (1283:1283:1283) (1492:1492:1492))
        (PORT d[8] (1122:1122:1122) (1337:1337:1337))
        (PORT d[9] (1350:1350:1350) (1582:1582:1582))
        (PORT d[10] (1494:1494:1494) (1765:1765:1765))
        (PORT d[11] (1108:1108:1108) (1277:1277:1277))
        (PORT d[12] (1223:1223:1223) (1439:1439:1439))
        (PORT clk (1267:1267:1267) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (PORT d[0] (976:976:976) (1084:1084:1084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1289:1289:1289))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (587:587:587))
        (PORT datab (2508:2508:2508) (2888:2888:2888))
        (PORT datac (855:855:855) (968:968:968))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1526:1526:1526))
        (PORT datab (688:688:688) (812:812:812))
        (PORT datac (1181:1181:1181) (1385:1385:1385))
        (PORT datad (1505:1505:1505) (1737:1737:1737))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1199:1199:1199) (1409:1409:1409))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (160:160:160) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1810:1810:1810) (2103:2103:2103))
        (PORT datab (1737:1737:1737) (1967:1967:1967))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (1034:1034:1034) (1203:1203:1203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (668:668:668))
        (PORT datab (2342:2342:2342) (2668:2668:2668))
        (PORT datac (430:430:430) (507:507:507))
        (PORT datad (524:524:524) (603:603:603))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2326:2326:2326))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1196:1196:1196) (1307:1307:1307))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1760:1760:1760))
        (PORT clk (1754:1754:1754) (1962:1962:1962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1517:1517:1517))
        (PORT d[1] (1654:1654:1654) (1935:1935:1935))
        (PORT d[2] (1494:1494:1494) (1777:1777:1777))
        (PORT d[3] (1775:1775:1775) (2106:2106:2106))
        (PORT d[4] (1669:1669:1669) (1971:1971:1971))
        (PORT d[5] (1258:1258:1258) (1490:1490:1490))
        (PORT d[6] (1681:1681:1681) (2007:2007:2007))
        (PORT d[7] (1391:1391:1391) (1658:1658:1658))
        (PORT d[8] (1673:1673:1673) (1979:1979:1979))
        (PORT d[9] (1711:1711:1711) (2026:2026:2026))
        (PORT d[10] (1453:1453:1453) (1709:1709:1709))
        (PORT d[11] (1615:1615:1615) (1925:1925:1925))
        (PORT d[12] (1968:1968:1968) (2322:2322:2322))
        (PORT clk (1752:1752:1752) (1960:1960:1960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1581:1581:1581))
        (PORT clk (1752:1752:1752) (1960:1960:1960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1962:1962:1962))
        (PORT d[0] (1698:1698:1698) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (2002:2002:2002))
        (PORT d[1] (1982:1982:1982) (2329:2329:2329))
        (PORT d[2] (1514:1514:1514) (1789:1789:1789))
        (PORT d[3] (2018:2018:2018) (2373:2373:2373))
        (PORT d[4] (1853:1853:1853) (2194:2194:2194))
        (PORT d[5] (1825:1825:1825) (2143:2143:2143))
        (PORT d[6] (1905:1905:1905) (2219:2219:2219))
        (PORT d[7] (1436:1436:1436) (1676:1676:1676))
        (PORT d[8] (1034:1034:1034) (1228:1228:1228))
        (PORT d[9] (1344:1344:1344) (1588:1588:1588))
        (PORT d[10] (1504:1504:1504) (1765:1765:1765))
        (PORT d[11] (1425:1425:1425) (1676:1676:1676))
        (PORT d[12] (1387:1387:1387) (1625:1625:1625))
        (PORT clk (1265:1265:1265) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1289:1289:1289))
        (PORT d[0] (1189:1189:1189) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1587:1587:1587))
        (PORT clk (1829:1829:1829) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1493:1493:1493))
        (PORT d[1] (1505:1505:1505) (1770:1770:1770))
        (PORT d[2] (1494:1494:1494) (1778:1778:1778))
        (PORT d[3] (1755:1755:1755) (2083:2083:2083))
        (PORT d[4] (1449:1449:1449) (1717:1717:1717))
        (PORT d[5] (1501:1501:1501) (1784:1784:1784))
        (PORT d[6] (1695:1695:1695) (2026:2026:2026))
        (PORT d[7] (1514:1514:1514) (1791:1791:1791))
        (PORT d[8] (1367:1367:1367) (1628:1628:1628))
        (PORT d[9] (1872:1872:1872) (2210:2210:2210))
        (PORT d[10] (1624:1624:1624) (1907:1907:1907))
        (PORT d[11] (1647:1647:1647) (1964:1964:1964))
        (PORT d[12] (1821:1821:1821) (2165:2165:2165))
        (PORT clk (1827:1827:1827) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1554:1554:1554))
        (PORT clk (1827:1827:1827) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (2048:2048:2048))
        (PORT d[0] (1679:1679:1679) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1752:1752:1752))
        (PORT d[1] (1988:1988:1988) (2335:2335:2335))
        (PORT d[2] (1505:1505:1505) (1773:1773:1773))
        (PORT d[3] (2012:2012:2012) (2366:2366:2366))
        (PORT d[4] (1914:1914:1914) (2281:2281:2281))
        (PORT d[5] (1826:1826:1826) (2142:2142:2142))
        (PORT d[6] (1961:1961:1961) (2289:2289:2289))
        (PORT d[7] (1442:1442:1442) (1682:1682:1682))
        (PORT d[8] (1046:1046:1046) (1241:1241:1241))
        (PORT d[9] (1342:1342:1342) (1583:1583:1583))
        (PORT d[10] (1501:1501:1501) (1759:1759:1759))
        (PORT d[11] (1442:1442:1442) (1683:1683:1683))
        (PORT d[12] (1259:1259:1259) (1477:1477:1477))
        (PORT clk (1269:1269:1269) (1294:1294:1294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1294:1294:1294))
        (PORT d[0] (1097:1097:1097) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1293:1293:1293))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (670:670:670))
        (PORT datab (1245:1245:1245) (1478:1478:1478))
        (PORT datac (1369:1369:1369) (1596:1596:1596))
        (PORT datad (575:575:575) (649:649:649))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1622:1622:1622))
        (PORT clk (2003:2003:2003) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1975:1975:1975))
        (PORT d[1] (1899:1899:1899) (2226:2226:2226))
        (PORT d[2] (1689:1689:1689) (2003:2003:2003))
        (PORT d[3] (1907:1907:1907) (2293:2293:2293))
        (PORT d[4] (1469:1469:1469) (1748:1748:1748))
        (PORT d[5] (1558:1558:1558) (1838:1838:1838))
        (PORT d[6] (1911:1911:1911) (2285:2285:2285))
        (PORT d[7] (1730:1730:1730) (2048:2048:2048))
        (PORT d[8] (1600:1600:1600) (1894:1894:1894))
        (PORT d[9] (1757:1757:1757) (2070:2070:2070))
        (PORT d[10] (1761:1761:1761) (2086:2086:2086))
        (PORT d[11] (2087:2087:2087) (2467:2467:2467))
        (PORT d[12] (2069:2069:2069) (2445:2445:2445))
        (PORT clk (2001:2001:2001) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1540:1540:1540))
        (PORT clk (2001:2001:2001) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2241:2241:2241))
        (PORT d[0] (1651:1651:1651) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1931:1931:1931))
        (PORT d[1] (1995:1995:1995) (2332:2332:2332))
        (PORT d[2] (1564:1564:1564) (1846:1846:1846))
        (PORT d[3] (2088:2088:2088) (2479:2479:2479))
        (PORT d[4] (1888:1888:1888) (2252:2252:2252))
        (PORT d[5] (1921:1921:1921) (2262:2262:2262))
        (PORT d[6] (1878:1878:1878) (2184:2184:2184))
        (PORT d[7] (1627:1627:1627) (1903:1903:1903))
        (PORT d[8] (1285:1285:1285) (1526:1526:1526))
        (PORT d[9] (1404:1404:1404) (1666:1666:1666))
        (PORT d[10] (1564:1564:1564) (1844:1844:1844))
        (PORT d[11] (1510:1510:1510) (1778:1778:1778))
        (PORT d[12] (1451:1451:1451) (1694:1694:1694))
        (PORT clk (1277:1277:1277) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (PORT d[0] (1293:1293:1293) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1228:1228:1228))
        (PORT clk (1608:1608:1608) (1788:1788:1788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1626:1626:1626))
        (PORT d[1] (1339:1339:1339) (1577:1577:1577))
        (PORT d[2] (1102:1102:1102) (1330:1330:1330))
        (PORT d[3] (1235:1235:1235) (1487:1487:1487))
        (PORT d[4] (1197:1197:1197) (1408:1408:1408))
        (PORT d[5] (1306:1306:1306) (1506:1506:1506))
        (PORT d[6] (1574:1574:1574) (1815:1815:1815))
        (PORT d[7] (1170:1170:1170) (1398:1398:1398))
        (PORT d[8] (1224:1224:1224) (1465:1465:1465))
        (PORT d[9] (1467:1467:1467) (1723:1723:1723))
        (PORT d[10] (1339:1339:1339) (1591:1591:1591))
        (PORT d[11] (1346:1346:1346) (1616:1616:1616))
        (PORT d[12] (1785:1785:1785) (2083:2083:2083))
        (PORT clk (1606:1606:1606) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1476:1476:1476))
        (PORT clk (1606:1606:1606) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1788:1788:1788))
        (PORT d[0] (1606:1606:1606) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2108:2108:2108))
        (PORT d[1] (2022:2022:2022) (2371:2371:2371))
        (PORT d[2] (1312:1312:1312) (1545:1545:1545))
        (PORT d[3] (2203:2203:2203) (2589:2589:2589))
        (PORT d[4] (1453:1453:1453) (1729:1729:1729))
        (PORT d[5] (1577:1577:1577) (1837:1837:1837))
        (PORT d[6] (1725:1725:1725) (2008:2008:2008))
        (PORT d[7] (1505:1505:1505) (1775:1775:1775))
        (PORT d[8] (1153:1153:1153) (1366:1366:1366))
        (PORT d[9] (1287:1287:1287) (1514:1514:1514))
        (PORT d[10] (1480:1480:1480) (1750:1750:1750))
        (PORT d[11] (1305:1305:1305) (1493:1493:1493))
        (PORT d[12] (1281:1281:1281) (1491:1491:1491))
        (PORT clk (1260:1260:1260) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (PORT d[0] (1063:1063:1063) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1094:1094:1094) (1243:1243:1243))
        (PORT datac (1371:1371:1371) (1598:1598:1598))
        (PORT datad (632:632:632) (726:726:726))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1562:1562:1562))
        (PORT clk (1715:1715:1715) (1862:1862:1862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1614:1614:1614))
        (PORT d[1] (1610:1610:1610) (1872:1872:1872))
        (PORT d[2] (1524:1524:1524) (1819:1819:1819))
        (PORT d[3] (1725:1725:1725) (2042:2042:2042))
        (PORT d[4] (1610:1610:1610) (1894:1894:1894))
        (PORT d[5] (1362:1362:1362) (1603:1603:1603))
        (PORT d[6] (1846:1846:1846) (2188:2188:2188))
        (PORT d[7] (1772:1772:1772) (2091:2091:2091))
        (PORT d[8] (1512:1512:1512) (1799:1799:1799))
        (PORT d[9] (1875:1875:1875) (2212:2212:2212))
        (PORT d[10] (1763:1763:1763) (2083:2083:2083))
        (PORT d[11] (1997:1997:1997) (2356:2356:2356))
        (PORT d[12] (1855:1855:1855) (2190:2190:2190))
        (PORT clk (1713:1713:1713) (1860:1860:1860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1796:1796:1796))
        (PORT clk (1713:1713:1713) (1860:1860:1860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1862:1862:1862))
        (PORT d[0] (1903:1903:1903) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1863:1863:1863))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1863:1863:1863))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1863:1863:1863))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2277:2277:2277))
        (PORT d[1] (2075:2075:2075) (2410:2410:2410))
        (PORT d[2] (1562:1562:1562) (1819:1819:1819))
        (PORT d[3] (1471:1471:1471) (1752:1752:1752))
        (PORT d[4] (2136:2136:2136) (2546:2546:2546))
        (PORT d[5] (1580:1580:1580) (1851:1851:1851))
        (PORT d[6] (2080:2080:2080) (2418:2418:2418))
        (PORT d[7] (1592:1592:1592) (1854:1854:1854))
        (PORT d[8] (1186:1186:1186) (1395:1395:1395))
        (PORT d[9] (1354:1354:1354) (1600:1600:1600))
        (PORT d[10] (1494:1494:1494) (1750:1750:1750))
        (PORT d[11] (1500:1500:1500) (1755:1755:1755))
        (PORT d[12] (1655:1655:1655) (1941:1941:1941))
        (PORT clk (1286:1286:1286) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
        (PORT d[0] (1210:1210:1210) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1307:1307:1307))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1588:1588:1588))
        (PORT clk (1690:1690:1690) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1659:1659:1659))
        (PORT d[1] (1603:1603:1603) (1869:1869:1869))
        (PORT d[2] (1490:1490:1490) (1775:1775:1775))
        (PORT d[3] (1612:1612:1612) (1921:1921:1921))
        (PORT d[4] (1616:1616:1616) (1905:1905:1905))
        (PORT d[5] (1770:1770:1770) (2049:2049:2049))
        (PORT d[6] (1854:1854:1854) (2200:2200:2200))
        (PORT d[7] (1740:1740:1740) (2064:2064:2064))
        (PORT d[8] (1499:1499:1499) (1779:1779:1779))
        (PORT d[9] (1871:1871:1871) (2208:2208:2208))
        (PORT d[10] (1750:1750:1750) (2065:2065:2065))
        (PORT d[11] (1889:1889:1889) (2240:2240:2240))
        (PORT d[12] (1990:1990:1990) (2348:2348:2348))
        (PORT clk (1688:1688:1688) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1767:1767:1767))
        (PORT clk (1688:1688:1688) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1840:1840:1840))
        (PORT d[0] (1867:1867:1867) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1994:1994:1994))
        (PORT d[1] (2223:2223:2223) (2577:2577:2577))
        (PORT d[2] (1335:1335:1335) (1569:1569:1569))
        (PORT d[3] (1641:1641:1641) (1946:1946:1946))
        (PORT d[4] (2111:2111:2111) (2505:2505:2505))
        (PORT d[5] (1461:1461:1461) (1723:1723:1723))
        (PORT d[6] (2228:2228:2228) (2583:2583:2583))
        (PORT d[7] (1639:1639:1639) (1917:1917:1917))
        (PORT d[8] (1198:1198:1198) (1412:1412:1412))
        (PORT d[9] (1355:1355:1355) (1601:1601:1601))
        (PORT d[10] (1489:1489:1489) (1744:1744:1744))
        (PORT d[11] (1602:1602:1602) (1862:1862:1862))
        (PORT d[12] (1419:1419:1419) (1668:1668:1668))
        (PORT clk (1292:1292:1292) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (PORT d[0] (1063:1063:1063) (1220:1220:1220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1539:1539:1539))
        (PORT clk (1497:1497:1497) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1671:1671:1671))
        (PORT d[1] (1572:1572:1572) (1827:1827:1827))
        (PORT d[2] (1439:1439:1439) (1685:1685:1685))
        (PORT d[3] (1554:1554:1554) (1832:1832:1832))
        (PORT d[4] (1394:1394:1394) (1644:1644:1644))
        (PORT d[5] (1348:1348:1348) (1586:1586:1586))
        (PORT d[6] (1924:1924:1924) (2271:2271:2271))
        (PORT d[7] (1439:1439:1439) (1698:1698:1698))
        (PORT d[8] (1531:1531:1531) (1830:1830:1830))
        (PORT d[9] (1837:1837:1837) (2171:2171:2171))
        (PORT d[10] (1693:1693:1693) (1982:1982:1982))
        (PORT d[11] (1612:1612:1612) (1914:1914:1914))
        (PORT d[12] (1630:1630:1630) (1924:1924:1924))
        (PORT clk (1495:1495:1495) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1537:1537:1537))
        (PORT clk (1495:1495:1495) (1600:1600:1600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1602:1602:1602))
        (PORT d[0] (1651:1651:1651) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1746:1746:1746))
        (PORT d[1] (2164:2164:2164) (2531:2531:2531))
        (PORT d[2] (1525:1525:1525) (1797:1797:1797))
        (PORT d[3] (1422:1422:1422) (1697:1697:1697))
        (PORT d[4] (1672:1672:1672) (1966:1966:1966))
        (PORT d[5] (1566:1566:1566) (1831:1831:1831))
        (PORT d[6] (1698:1698:1698) (1962:1962:1962))
        (PORT d[7] (1660:1660:1660) (1948:1948:1948))
        (PORT d[8] (1373:1373:1373) (1599:1599:1599))
        (PORT d[9] (1302:1302:1302) (1533:1533:1533))
        (PORT d[10] (1544:1544:1544) (1800:1800:1800))
        (PORT d[11] (1425:1425:1425) (1633:1633:1633))
        (PORT d[12] (1338:1338:1338) (1559:1559:1559))
        (PORT clk (1304:1304:1304) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1327:1327:1327))
        (PORT d[0] (1079:1079:1079) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1326:1326:1326))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1607:1607:1607))
        (PORT clk (1750:1750:1750) (1942:1942:1942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1685:1685:1685))
        (PORT d[1] (1444:1444:1444) (1688:1688:1688))
        (PORT d[2] (1496:1496:1496) (1785:1785:1785))
        (PORT d[3] (1619:1619:1619) (1929:1929:1929))
        (PORT d[4] (1461:1461:1461) (1732:1732:1732))
        (PORT d[5] (1513:1513:1513) (1777:1777:1777))
        (PORT d[6] (1834:1834:1834) (2192:2192:2192))
        (PORT d[7] (1520:1520:1520) (1787:1787:1787))
        (PORT d[8] (1315:1315:1315) (1574:1574:1574))
        (PORT d[9] (1699:1699:1699) (1997:1997:1997))
        (PORT d[10] (1577:1577:1577) (1872:1872:1872))
        (PORT d[11] (1631:1631:1631) (1941:1941:1941))
        (PORT d[12] (1879:1879:1879) (2220:2220:2220))
        (PORT clk (1748:1748:1748) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1809:1809:1809))
        (PORT clk (1748:1748:1748) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1942:1942:1942))
        (PORT d[0] (1743:1743:1743) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1943:1943:1943))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1991:1991:1991))
        (PORT d[1] (2238:2238:2238) (2596:2596:2596))
        (PORT d[2] (1324:1324:1324) (1566:1566:1566))
        (PORT d[3] (1661:1661:1661) (1970:1970:1970))
        (PORT d[4] (2089:2089:2089) (2480:2480:2480))
        (PORT d[5] (1453:1453:1453) (1710:1710:1710))
        (PORT d[6] (1945:1945:1945) (2265:2265:2265))
        (PORT d[7] (1618:1618:1618) (1890:1890:1890))
        (PORT d[8] (1197:1197:1197) (1410:1410:1410))
        (PORT d[9] (1507:1507:1507) (1770:1770:1770))
        (PORT d[10] (1518:1518:1518) (1779:1779:1779))
        (PORT d[11] (1464:1464:1464) (1722:1722:1722))
        (PORT d[12] (1490:1490:1490) (1752:1752:1752))
        (PORT clk (1288:1288:1288) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (PORT d[0] (1051:1051:1051) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1622:1622:1622))
        (PORT datab (1245:1245:1245) (1477:1477:1477))
        (PORT datac (851:851:851) (987:987:987))
        (PORT datad (726:726:726) (812:812:812))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1104:1104:1104))
        (PORT datab (1008:1008:1008) (1125:1125:1125))
        (PORT datac (1366:1366:1366) (1592:1592:1592))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2703:2703:2703) (3134:3134:3134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1904:1904:1904) (2232:2232:2232))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1426:1426:1426))
        (PORT clk (1615:1615:1615) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1645:1645:1645))
        (PORT d[1] (1181:1181:1181) (1404:1404:1404))
        (PORT d[2] (1076:1076:1076) (1305:1305:1305))
        (PORT d[3] (1558:1558:1558) (1850:1850:1850))
        (PORT d[4] (1166:1166:1166) (1372:1372:1372))
        (PORT d[5] (1154:1154:1154) (1334:1334:1334))
        (PORT d[6] (1554:1554:1554) (1788:1788:1788))
        (PORT d[7] (1300:1300:1300) (1546:1546:1546))
        (PORT d[8] (1257:1257:1257) (1507:1507:1507))
        (PORT d[9] (1462:1462:1462) (1714:1714:1714))
        (PORT d[10] (1288:1288:1288) (1535:1535:1535))
        (PORT d[11] (1404:1404:1404) (1678:1678:1678))
        (PORT d[12] (1580:1580:1580) (1861:1861:1861))
        (PORT clk (1613:1613:1613) (1794:1794:1794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1317:1317:1317))
        (PORT clk (1613:1613:1613) (1794:1794:1794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1796:1796:1796))
        (PORT d[0] (1474:1474:1474) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1506:1506:1506))
        (PORT d[1] (1521:1521:1521) (1758:1758:1758))
        (PORT d[2] (1107:1107:1107) (1300:1300:1300))
        (PORT d[3] (2228:2228:2228) (2618:2618:2618))
        (PORT d[4] (1271:1271:1271) (1522:1522:1522))
        (PORT d[5] (1782:1782:1782) (2085:2085:2085))
        (PORT d[6] (1532:1532:1532) (1772:1772:1772))
        (PORT d[7] (1426:1426:1426) (1650:1650:1650))
        (PORT d[8] (1124:1124:1124) (1330:1330:1330))
        (PORT d[9] (1329:1329:1329) (1560:1560:1560))
        (PORT d[10] (1276:1276:1276) (1475:1475:1475))
        (PORT d[11] (1297:1297:1297) (1487:1487:1487))
        (PORT d[12] (1289:1289:1289) (1506:1506:1506))
        (PORT clk (1246:1246:1246) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1268:1268:1268))
        (PORT d[0] (1046:1046:1046) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1267:1267:1267))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1301:1301:1301))
        (PORT clk (1779:1779:1779) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1816:1816:1816))
        (PORT d[1] (1324:1324:1324) (1531:1531:1531))
        (PORT d[2] (1436:1436:1436) (1714:1714:1714))
        (PORT d[3] (1613:1613:1613) (1895:1895:1895))
        (PORT d[4] (1576:1576:1576) (1844:1844:1844))
        (PORT d[5] (949:949:949) (1097:1097:1097))
        (PORT d[6] (1211:1211:1211) (1404:1404:1404))
        (PORT d[7] (1487:1487:1487) (1752:1752:1752))
        (PORT d[8] (999:999:999) (1210:1210:1210))
        (PORT d[9] (1587:1587:1587) (1860:1860:1860))
        (PORT d[10] (1265:1265:1265) (1507:1507:1507))
        (PORT d[11] (1647:1647:1647) (1955:1955:1955))
        (PORT d[12] (1423:1423:1423) (1638:1638:1638))
        (PORT clk (1777:1777:1777) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1134:1134:1134))
        (PORT clk (1777:1777:1777) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1973:1973:1973))
        (PORT d[0] (1306:1306:1306) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1587:1587:1587))
        (PORT d[1] (1168:1168:1168) (1359:1359:1359))
        (PORT d[2] (1119:1119:1119) (1329:1329:1329))
        (PORT d[3] (2149:2149:2149) (2490:2490:2490))
        (PORT d[4] (1553:1553:1553) (1842:1842:1842))
        (PORT d[5] (1727:1727:1727) (2002:2002:2002))
        (PORT d[6] (1571:1571:1571) (1833:1833:1833))
        (PORT d[7] (1101:1101:1101) (1284:1284:1284))
        (PORT d[8] (915:915:915) (1094:1094:1094))
        (PORT d[9] (985:985:985) (1133:1133:1133))
        (PORT d[10] (1290:1290:1290) (1526:1526:1526))
        (PORT d[11] (930:930:930) (1075:1075:1075))
        (PORT d[12] (954:954:954) (1101:1101:1101))
        (PORT clk (1288:1288:1288) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (PORT d[0] (869:869:869) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (884:884:884))
        (PORT datab (1246:1246:1246) (1478:1478:1478))
        (PORT datac (1367:1367:1367) (1593:1593:1593))
        (PORT datad (941:941:941) (1070:1070:1070))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1420:1420:1420))
        (PORT clk (1686:1686:1686) (1864:1864:1864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1655:1655:1655))
        (PORT d[1] (1331:1331:1331) (1536:1536:1536))
        (PORT d[2] (1080:1080:1080) (1295:1295:1295))
        (PORT d[3] (1435:1435:1435) (1720:1720:1720))
        (PORT d[4] (1171:1171:1171) (1391:1391:1391))
        (PORT d[5] (1146:1146:1146) (1324:1324:1324))
        (PORT d[6] (1393:1393:1393) (1612:1612:1612))
        (PORT d[7] (1151:1151:1151) (1377:1377:1377))
        (PORT d[8] (988:988:988) (1184:1184:1184))
        (PORT d[9] (1323:1323:1323) (1560:1560:1560))
        (PORT d[10] (1279:1279:1279) (1526:1526:1526))
        (PORT d[11] (1566:1566:1566) (1858:1858:1858))
        (PORT d[12] (1593:1593:1593) (1872:1872:1872))
        (PORT clk (1684:1684:1684) (1862:1862:1862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1485:1485:1485))
        (PORT clk (1684:1684:1684) (1862:1862:1862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1864:1864:1864))
        (PORT d[0] (1617:1617:1617) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1472:1472:1472))
        (PORT d[1] (2189:2189:2189) (2558:2558:2558))
        (PORT d[2] (1512:1512:1512) (1775:1775:1775))
        (PORT d[3] (2387:2387:2387) (2795:2795:2795))
        (PORT d[4] (1263:1263:1263) (1513:1513:1513))
        (PORT d[5] (1267:1267:1267) (1478:1478:1478))
        (PORT d[6] (1517:1517:1517) (1754:1754:1754))
        (PORT d[7] (1512:1512:1512) (1776:1776:1776))
        (PORT d[8] (972:972:972) (1164:1164:1164))
        (PORT d[9] (1359:1359:1359) (1595:1595:1595))
        (PORT d[10] (1130:1130:1130) (1316:1316:1316))
        (PORT d[11] (1142:1142:1142) (1318:1318:1318))
        (PORT d[12] (1167:1167:1167) (1346:1346:1346))
        (PORT clk (1260:1260:1260) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (PORT d[0] (1063:1063:1063) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1443:1443:1443))
        (PORT clk (1590:1590:1590) (1769:1769:1769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1406:1406:1406))
        (PORT d[1] (1507:1507:1507) (1764:1764:1764))
        (PORT d[2] (1287:1287:1287) (1542:1542:1542))
        (PORT d[3] (1578:1578:1578) (1865:1865:1865))
        (PORT d[4] (1211:1211:1211) (1444:1444:1444))
        (PORT d[5] (1162:1162:1162) (1383:1383:1383))
        (PORT d[6] (1809:1809:1809) (2150:2150:2150))
        (PORT d[7] (1635:1635:1635) (1921:1921:1921))
        (PORT d[8] (1258:1258:1258) (1508:1508:1508))
        (PORT d[9] (1319:1319:1319) (1569:1569:1569))
        (PORT d[10] (1558:1558:1558) (1847:1847:1847))
        (PORT d[11] (1596:1596:1596) (1896:1896:1896))
        (PORT d[12] (1596:1596:1596) (1872:1872:1872))
        (PORT clk (1588:1588:1588) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1413:1413:1413))
        (PORT clk (1588:1588:1588) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1769:1769:1769))
        (PORT d[0] (1553:1553:1553) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1932:1932:1932))
        (PORT d[1] (2020:2020:2020) (2373:2373:2373))
        (PORT d[2] (1160:1160:1160) (1369:1369:1369))
        (PORT d[3] (2046:2046:2046) (2416:2416:2416))
        (PORT d[4] (1624:1624:1624) (1930:1930:1930))
        (PORT d[5] (1694:1694:1694) (1994:1994:1994))
        (PORT d[6] (1591:1591:1591) (1860:1860:1860))
        (PORT d[7] (1498:1498:1498) (1759:1759:1759))
        (PORT d[8] (1024:1024:1024) (1224:1224:1224))
        (PORT d[9] (1125:1125:1125) (1334:1334:1334))
        (PORT d[10] (1486:1486:1486) (1755:1755:1755))
        (PORT d[11] (1253:1253:1253) (1470:1470:1470))
        (PORT d[12] (1106:1106:1106) (1289:1289:1289))
        (PORT clk (1278:1278:1278) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (PORT d[0] (971:971:971) (1102:1102:1102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (809:809:809) (927:927:927))
        (PORT datac (1225:1225:1225) (1456:1456:1456))
        (PORT datad (446:446:446) (510:510:510))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1364:1364:1364))
        (PORT clk (1759:1759:1759) (1980:1980:1980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1714:1714:1714))
        (PORT d[1] (1679:1679:1679) (1974:1974:1974))
        (PORT d[2] (1308:1308:1308) (1569:1569:1569))
        (PORT d[3] (1452:1452:1452) (1748:1748:1748))
        (PORT d[4] (1407:1407:1407) (1658:1658:1658))
        (PORT d[5] (1588:1588:1588) (1844:1844:1844))
        (PORT d[6] (1671:1671:1671) (1994:1994:1994))
        (PORT d[7] (1537:1537:1537) (1815:1815:1815))
        (PORT d[8] (1205:1205:1205) (1452:1452:1452))
        (PORT d[9] (1697:1697:1697) (1998:1998:1998))
        (PORT d[10] (1319:1319:1319) (1571:1571:1571))
        (PORT d[11] (1837:1837:1837) (2183:2183:2183))
        (PORT d[12] (2134:2134:2134) (2512:2512:2512))
        (PORT clk (1757:1757:1757) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1596:1596:1596))
        (PORT clk (1757:1757:1757) (1978:1978:1978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1980:1980:1980))
        (PORT d[0] (1569:1569:1569) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1981:1981:1981))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1738:1738:1738))
        (PORT d[1] (1995:1995:1995) (2343:2343:2343))
        (PORT d[2] (1217:1217:1217) (1449:1449:1449))
        (PORT d[3] (2197:2197:2197) (2573:2573:2573))
        (PORT d[4] (1678:1678:1678) (2001:2001:2001))
        (PORT d[5] (1474:1474:1474) (1740:1740:1740))
        (PORT d[6] (1913:1913:1913) (2227:2227:2227))
        (PORT d[7] (1275:1275:1275) (1504:1504:1504))
        (PORT d[8] (1032:1032:1032) (1227:1227:1227))
        (PORT d[9] (1152:1152:1152) (1363:1363:1363))
        (PORT d[10] (1307:1307:1307) (1540:1540:1540))
        (PORT d[11] (1465:1465:1465) (1719:1719:1719))
        (PORT d[12] (1223:1223:1223) (1442:1442:1442))
        (PORT clk (1241:1241:1241) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (PORT d[0] (1021:1021:1021) (1160:1160:1160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1263:1263:1263))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1224:1224:1224))
        (PORT clk (1510:1510:1510) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1455:1455:1455))
        (PORT d[1] (1117:1117:1117) (1302:1302:1302))
        (PORT d[2] (1176:1176:1176) (1389:1389:1389))
        (PORT d[3] (1403:1403:1403) (1670:1670:1670))
        (PORT d[4] (1127:1127:1127) (1315:1315:1315))
        (PORT d[5] (1447:1447:1447) (1688:1688:1688))
        (PORT d[6] (1047:1047:1047) (1219:1219:1219))
        (PORT d[7] (918:918:918) (1082:1082:1082))
        (PORT d[8] (1498:1498:1498) (1781:1781:1781))
        (PORT d[9] (1221:1221:1221) (1427:1427:1427))
        (PORT d[10] (1063:1063:1063) (1236:1236:1236))
        (PORT d[11] (1211:1211:1211) (1396:1396:1396))
        (PORT d[12] (1269:1269:1269) (1471:1471:1471))
        (PORT clk (1508:1508:1508) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1119:1119:1119))
        (PORT clk (1508:1508:1508) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1658:1658:1658))
        (PORT d[0] (1311:1311:1311) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (2096:2096:2096))
        (PORT d[1] (1746:1746:1746) (2000:2000:2000))
        (PORT d[2] (1160:1160:1160) (1374:1374:1374))
        (PORT d[3] (1044:1044:1044) (1227:1227:1227))
        (PORT d[4] (1317:1317:1317) (1556:1556:1556))
        (PORT d[5] (1069:1069:1069) (1264:1264:1264))
        (PORT d[6] (1540:1540:1540) (1784:1784:1784))
        (PORT d[7] (1544:1544:1544) (1760:1760:1760))
        (PORT d[8] (1368:1368:1368) (1619:1619:1619))
        (PORT d[9] (1343:1343:1343) (1557:1557:1557))
        (PORT d[10] (1542:1542:1542) (1789:1789:1789))
        (PORT d[11] (1266:1266:1266) (1455:1455:1455))
        (PORT d[12] (1106:1106:1106) (1281:1281:1281))
        (PORT clk (1284:1284:1284) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (PORT d[0] (869:869:869) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1263:1263:1263))
        (PORT clk (1561:1561:1561) (1740:1740:1740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1590:1590:1590))
        (PORT d[1] (1353:1353:1353) (1595:1595:1595))
        (PORT d[2] (1091:1091:1091) (1312:1312:1312))
        (PORT d[3] (1580:1580:1580) (1868:1868:1868))
        (PORT d[4] (1360:1360:1360) (1595:1595:1595))
        (PORT d[5] (1326:1326:1326) (1561:1561:1561))
        (PORT d[6] (1829:1829:1829) (2177:2177:2177))
        (PORT d[7] (1646:1646:1646) (1935:1935:1935))
        (PORT d[8] (1233:1233:1233) (1476:1476:1476))
        (PORT d[9] (1665:1665:1665) (1958:1958:1958))
        (PORT d[10] (1669:1669:1669) (1954:1954:1954))
        (PORT d[11] (1603:1603:1603) (1904:1904:1904))
        (PORT d[12] (1779:1779:1779) (2082:2082:2082))
        (PORT clk (1559:1559:1559) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1220:1220:1220))
        (PORT clk (1559:1559:1559) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1740:1740:1740))
        (PORT d[0] (1388:1388:1388) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1741:1741:1741))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1741:1741:1741))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1741:1741:1741))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2094:2094:2094))
        (PORT d[1] (2023:2023:2023) (2374:2374:2374))
        (PORT d[2] (1161:1161:1161) (1367:1367:1367))
        (PORT d[3] (2049:2049:2049) (2417:2417:2417))
        (PORT d[4] (1435:1435:1435) (1719:1719:1719))
        (PORT d[5] (1619:1619:1619) (1905:1905:1905))
        (PORT d[6] (1712:1712:1712) (1983:1983:1983))
        (PORT d[7] (1643:1643:1643) (1930:1930:1930))
        (PORT d[8] (1164:1164:1164) (1382:1382:1382))
        (PORT d[9] (1280:1280:1280) (1509:1509:1509))
        (PORT d[10] (1488:1488:1488) (1760:1760:1760))
        (PORT d[11] (1144:1144:1144) (1329:1329:1329))
        (PORT d[12] (1228:1228:1228) (1443:1443:1443))
        (PORT clk (1272:1272:1272) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (PORT d[0] (876:876:876) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1352:1352:1352))
        (PORT clk (1814:1814:1814) (2032:2032:2032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1536:1536:1536))
        (PORT d[1] (1350:1350:1350) (1595:1595:1595))
        (PORT d[2] (1509:1509:1509) (1799:1799:1799))
        (PORT d[3] (1784:1784:1784) (2121:2121:2121))
        (PORT d[4] (1454:1454:1454) (1728:1728:1728))
        (PORT d[5] (1415:1415:1415) (1671:1671:1671))
        (PORT d[6] (1856:1856:1856) (2216:2216:2216))
        (PORT d[7] (1520:1520:1520) (1799:1799:1799))
        (PORT d[8] (1273:1273:1273) (1523:1523:1523))
        (PORT d[9] (1446:1446:1446) (1710:1710:1710))
        (PORT d[10] (1467:1467:1467) (1724:1724:1724))
        (PORT d[11] (1615:1615:1615) (1925:1925:1925))
        (PORT d[12] (1982:1982:1982) (2337:2337:2337))
        (PORT clk (1812:1812:1812) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1517:1517:1517))
        (PORT clk (1812:1812:1812) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (2032:2032:2032))
        (PORT d[0] (1637:1637:1637) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1989:1989:1989))
        (PORT d[1] (1973:1973:1973) (2317:2317:2317))
        (PORT d[2] (1654:1654:1654) (1937:1937:1937))
        (PORT d[3] (2178:2178:2178) (2551:2551:2551))
        (PORT d[4] (1860:1860:1860) (2205:2205:2205))
        (PORT d[5] (1668:1668:1668) (1965:1965:1965))
        (PORT d[6] (1794:1794:1794) (2097:2097:2097))
        (PORT d[7] (1424:1424:1424) (1663:1663:1663))
        (PORT d[8] (1021:1021:1021) (1210:1210:1210))
        (PORT d[9] (1162:1162:1162) (1379:1379:1379))
        (PORT d[10] (1316:1316:1316) (1546:1546:1546))
        (PORT d[11] (1294:1294:1294) (1528:1528:1528))
        (PORT d[12] (1266:1266:1266) (1486:1486:1486))
        (PORT clk (1260:1260:1260) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (PORT d[0] (1042:1042:1042) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (717:717:717))
        (PORT datab (1246:1246:1246) (1478:1478:1478))
        (PORT datac (1367:1367:1367) (1593:1593:1593))
        (PORT datad (401:401:401) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (696:696:696))
        (PORT datab (1245:1245:1245) (1477:1477:1477))
        (PORT datac (817:817:817) (919:919:919))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2704:2704:2704) (3135:3135:3135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1839:1839:1839))
        (PORT clk (2094:2094:2094) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (2050:2050:2050))
        (PORT d[1] (1542:1542:1542) (1806:1806:1806))
        (PORT d[2] (1748:1748:1748) (2088:2088:2088))
        (PORT d[3] (2005:2005:2005) (2353:2353:2353))
        (PORT d[4] (1860:1860:1860) (2195:2195:2195))
        (PORT d[5] (1920:1920:1920) (2247:2247:2247))
        (PORT d[6] (2068:2068:2068) (2458:2458:2458))
        (PORT d[7] (1734:1734:1734) (2064:2064:2064))
        (PORT d[8] (1458:1458:1458) (1743:1743:1743))
        (PORT d[9] (2289:2289:2289) (2671:2671:2671))
        (PORT d[10] (1405:1405:1405) (1665:1665:1665))
        (PORT d[11] (2207:2207:2207) (2610:2610:2610))
        (PORT d[12] (1997:1997:1997) (2372:2372:2372))
        (PORT clk (2092:2092:2092) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1604:1604:1604))
        (PORT clk (2092:2092:2092) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2361:2361:2361))
        (PORT d[0] (1715:1715:1715) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1715:1715:1715))
        (PORT d[1] (1929:1929:1929) (2244:2244:2244))
        (PORT d[2] (1803:1803:1803) (2140:2140:2140))
        (PORT d[3] (2284:2284:2284) (2696:2696:2696))
        (PORT d[4] (1719:1719:1719) (2053:2053:2053))
        (PORT d[5] (2088:2088:2088) (2453:2453:2453))
        (PORT d[6] (2025:2025:2025) (2355:2355:2355))
        (PORT d[7] (1982:1982:1982) (2310:2310:2310))
        (PORT d[8] (1060:1060:1060) (1262:1262:1262))
        (PORT d[9] (1209:1209:1209) (1441:1441:1441))
        (PORT d[10] (1540:1540:1540) (1813:1813:1813))
        (PORT d[11] (1311:1311:1311) (1543:1543:1543))
        (PORT d[12] (1407:1407:1407) (1643:1643:1643))
        (PORT clk (1287:1287:1287) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (PORT d[0] (1214:1214:1214) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1321:1321:1321))
        (PORT clk (1765:1765:1765) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1633:1633:1633))
        (PORT d[1] (1337:1337:1337) (1569:1569:1569))
        (PORT d[2] (1292:1292:1292) (1538:1538:1538))
        (PORT d[3] (1446:1446:1446) (1709:1709:1709))
        (PORT d[4] (1252:1252:1252) (1478:1478:1478))
        (PORT d[5] (961:961:961) (1115:1115:1115))
        (PORT d[6] (1388:1388:1388) (1606:1606:1606))
        (PORT d[7] (1278:1278:1278) (1522:1522:1522))
        (PORT d[8] (1241:1241:1241) (1479:1479:1479))
        (PORT d[9] (1453:1453:1453) (1703:1703:1703))
        (PORT d[10] (1697:1697:1697) (2005:2005:2005))
        (PORT d[11] (1460:1460:1460) (1736:1736:1736))
        (PORT d[12] (925:925:925) (1074:1074:1074))
        (PORT clk (1763:1763:1763) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1157:1157:1157))
        (PORT clk (1763:1763:1763) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1971:1971:1971))
        (PORT d[0] (1340:1340:1340) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1353:1353:1353))
        (PORT d[1] (1131:1131:1131) (1308:1308:1308))
        (PORT d[2] (1292:1292:1292) (1519:1519:1519))
        (PORT d[3] (2117:2117:2117) (2451:2451:2451))
        (PORT d[4] (1570:1570:1570) (1860:1860:1860))
        (PORT d[5] (1910:1910:1910) (2209:2209:2209))
        (PORT d[6] (1739:1739:1739) (2019:2019:2019))
        (PORT d[7] (911:911:911) (1061:1061:1061))
        (PORT d[8] (987:987:987) (1174:1174:1174))
        (PORT d[9] (939:939:939) (1075:1075:1075))
        (PORT d[10] (784:784:784) (897:897:897))
        (PORT d[11] (952:952:952) (1104:1104:1104))
        (PORT d[12] (768:768:768) (883:883:883))
        (PORT clk (1299:1299:1299) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1324:1324:1324))
        (PORT d[0] (731:731:731) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1820:1820:1820))
        (PORT clk (1987:1987:1987) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1957:1957:1957))
        (PORT d[1] (1562:1562:1562) (1840:1840:1840))
        (PORT d[2] (1514:1514:1514) (1808:1808:1808))
        (PORT d[3] (1898:1898:1898) (2281:2281:2281))
        (PORT d[4] (1428:1428:1428) (1688:1688:1688))
        (PORT d[5] (1693:1693:1693) (1978:1978:1978))
        (PORT d[6] (1942:1942:1942) (2328:2328:2328))
        (PORT d[7] (1538:1538:1538) (1830:1830:1830))
        (PORT d[8] (1226:1226:1226) (1459:1459:1459))
        (PORT d[9] (2092:2092:2092) (2447:2447:2447))
        (PORT d[10] (1402:1402:1402) (1664:1664:1664))
        (PORT d[11] (1847:1847:1847) (2205:2205:2205))
        (PORT d[12] (2281:2281:2281) (2684:2684:2684))
        (PORT clk (1985:1985:1985) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1666:1666:1666))
        (PORT clk (1985:1985:1985) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2225:2225:2225))
        (PORT d[0] (1768:1768:1768) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1731:1731:1731))
        (PORT d[1] (1920:1920:1920) (2245:2245:2245))
        (PORT d[2] (1694:1694:1694) (1986:1986:1986))
        (PORT d[3] (2090:2090:2090) (2477:2477:2477))
        (PORT d[4] (1704:1704:1704) (2033:2033:2033))
        (PORT d[5] (1503:1503:1503) (1777:1777:1777))
        (PORT d[6] (2037:2037:2037) (2365:2365:2365))
        (PORT d[7] (1783:1783:1783) (2087:2087:2087))
        (PORT d[8] (1261:1261:1261) (1496:1496:1496))
        (PORT d[9] (1372:1372:1372) (1637:1637:1637))
        (PORT d[10] (1644:1644:1644) (1937:1937:1937))
        (PORT d[11] (1492:1492:1492) (1758:1758:1758))
        (PORT d[12] (1433:1433:1433) (1673:1673:1673))
        (PORT clk (1245:1245:1245) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1268:1268:1268))
        (PORT d[0] (1246:1246:1246) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1267:1267:1267))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (711:711:711))
        (PORT datab (1412:1412:1412) (1642:1642:1642))
        (PORT datac (2356:2356:2356) (2721:2721:2721))
        (PORT datad (1515:1515:1515) (1772:1772:1772))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1287:1287:1287))
        (PORT clk (1582:1582:1582) (1749:1749:1749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (1015:1015:1015))
        (PORT d[1] (575:575:575) (686:686:686))
        (PORT d[2] (963:963:963) (1137:1137:1137))
        (PORT d[3] (578:578:578) (683:683:683))
        (PORT d[4] (564:564:564) (665:665:665))
        (PORT d[5] (911:911:911) (1064:1064:1064))
        (PORT d[6] (1122:1122:1122) (1326:1326:1326))
        (PORT d[7] (718:718:718) (850:850:850))
        (PORT d[8] (917:917:917) (1090:1090:1090))
        (PORT d[9] (712:712:712) (844:844:844))
        (PORT d[10] (905:905:905) (1062:1062:1062))
        (PORT d[11] (887:887:887) (1036:1036:1036))
        (PORT d[12] (568:568:568) (671:671:671))
        (PORT clk (1580:1580:1580) (1747:1747:1747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (695:695:695) (754:754:754))
        (PORT clk (1580:1580:1580) (1747:1747:1747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1749:1749:1749))
        (PORT d[0] (983:983:983) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (612:612:612) (719:719:719))
        (PORT d[1] (591:591:591) (688:688:688))
        (PORT d[2] (570:570:570) (671:671:671))
        (PORT d[3] (779:779:779) (909:909:909))
        (PORT d[4] (564:564:564) (654:654:654))
        (PORT d[5] (434:434:434) (521:521:521))
        (PORT d[6] (1724:1724:1724) (2005:2005:2005))
        (PORT d[7] (555:555:555) (634:634:634))
        (PORT d[8] (945:945:945) (1095:1095:1095))
        (PORT d[9] (523:523:523) (602:602:602))
        (PORT d[10] (742:742:742) (850:850:850))
        (PORT d[11] (723:723:723) (845:845:845))
        (PORT d[12] (674:674:674) (766:766:766))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (456:456:456) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1473:1473:1473))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (2360:2360:2360) (2726:2726:2726))
        (PORT datad (1111:1111:1111) (1252:1252:1252))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (2024:2024:2024))
        (PORT clk (2150:2150:2150) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (2044:2044:2044))
        (PORT d[1] (1579:1579:1579) (1868:1868:1868))
        (PORT d[2] (1705:1705:1705) (2034:2034:2034))
        (PORT d[3] (1704:1704:1704) (2014:2014:2014))
        (PORT d[4] (1852:1852:1852) (2186:2186:2186))
        (PORT d[5] (1797:1797:1797) (2096:2096:2096))
        (PORT d[6] (1926:1926:1926) (2303:2303:2303))
        (PORT d[7] (1880:1880:1880) (2225:2225:2225))
        (PORT d[8] (1310:1310:1310) (1579:1579:1579))
        (PORT d[9] (2134:2134:2134) (2505:2505:2505))
        (PORT d[10] (1606:1606:1606) (1906:1906:1906))
        (PORT d[11] (1960:1960:1960) (2338:2338:2338))
        (PORT d[12] (2266:2266:2266) (2668:2668:2668))
        (PORT clk (2148:2148:2148) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1596:1596:1596))
        (PORT clk (2148:2148:2148) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2414:2414:2414))
        (PORT d[0] (1712:1712:1712) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1763:1763:1763))
        (PORT d[1] (1752:1752:1752) (2045:2045:2045))
        (PORT d[2] (1835:1835:1835) (2180:2180:2180))
        (PORT d[3] (2471:2471:2471) (2911:2911:2911))
        (PORT d[4] (1901:1901:1901) (2264:2264:2264))
        (PORT d[5] (2087:2087:2087) (2450:2450:2450))
        (PORT d[6] (2206:2206:2206) (2564:2564:2564))
        (PORT d[7] (1576:1576:1576) (1831:1831:1831))
        (PORT d[8] (1192:1192:1192) (1420:1420:1420))
        (PORT d[9] (1202:1202:1202) (1433:1433:1433))
        (PORT d[10] (1728:1728:1728) (2026:2026:2026))
        (PORT d[11] (1314:1314:1314) (1558:1558:1558))
        (PORT d[12] (1525:1525:1525) (1778:1778:1778))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (PORT d[0] (1127:1127:1127) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1318:1318:1318))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1356:1356:1356))
        (PORT clk (1873:1873:1873) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1922:1922:1922))
        (PORT d[1] (1328:1328:1328) (1565:1565:1565))
        (PORT d[2] (1430:1430:1430) (1715:1715:1715))
        (PORT d[3] (1622:1622:1622) (1929:1929:1929))
        (PORT d[4] (1231:1231:1231) (1459:1459:1459))
        (PORT d[5] (1549:1549:1549) (1802:1802:1802))
        (PORT d[6] (1679:1679:1679) (2000:2000:2000))
        (PORT d[7] (1261:1261:1261) (1491:1491:1491))
        (PORT d[8] (1027:1027:1027) (1249:1249:1249))
        (PORT d[9] (1836:1836:1836) (2160:2160:2160))
        (PORT d[10] (1462:1462:1462) (1721:1721:1721))
        (PORT d[11] (1627:1627:1627) (1943:1943:1943))
        (PORT d[12] (1766:1766:1766) (2083:2083:2083))
        (PORT clk (1871:1871:1871) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1381:1381:1381))
        (PORT clk (1871:1871:1871) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (2073:2073:2073))
        (PORT d[0] (1520:1520:1520) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1741:1741:1741))
        (PORT d[1] (1774:1774:1774) (2074:2074:2074))
        (PORT d[2] (1378:1378:1378) (1623:1623:1623))
        (PORT d[3] (2172:2172:2172) (2574:2574:2574))
        (PORT d[4] (1501:1501:1501) (1799:1799:1799))
        (PORT d[5] (1441:1441:1441) (1700:1700:1700))
        (PORT d[6] (1769:1769:1769) (2059:2059:2059))
        (PORT d[7] (1593:1593:1593) (1851:1851:1851))
        (PORT d[8] (1001:1001:1001) (1189:1189:1189))
        (PORT d[9] (1327:1327:1327) (1560:1560:1560))
        (PORT d[10] (1301:1301:1301) (1530:1530:1530))
        (PORT d[11] (1412:1412:1412) (1646:1646:1646))
        (PORT d[12] (1208:1208:1208) (1425:1425:1425))
        (PORT clk (1235:1235:1235) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (PORT d[0] (1018:1018:1018) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1450:1450:1450))
        (PORT clk (1570:1570:1570) (1745:1745:1745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1171:1171:1171))
        (PORT d[1] (738:738:738) (868:868:868))
        (PORT d[2] (584:584:584) (704:704:704))
        (PORT d[3] (574:574:574) (679:679:679))
        (PORT d[4] (571:571:571) (677:677:677))
        (PORT d[5] (1086:1086:1086) (1261:1261:1261))
        (PORT d[6] (1278:1278:1278) (1500:1500:1500))
        (PORT d[7] (605:605:605) (726:726:726))
        (PORT d[8] (747:747:747) (893:893:893))
        (PORT d[9] (700:700:700) (829:829:829))
        (PORT d[10] (734:734:734) (862:862:862))
        (PORT d[11] (862:862:862) (1009:1009:1009))
        (PORT d[12] (700:700:700) (822:822:822))
        (PORT clk (1568:1568:1568) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (678:678:678) (723:723:723))
        (PORT clk (1568:1568:1568) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1745:1745:1745))
        (PORT d[0] (1054:1054:1054) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (814:814:814))
        (PORT d[1] (593:593:593) (699:699:699))
        (PORT d[2] (746:746:746) (876:876:876))
        (PORT d[3] (784:784:784) (907:907:907))
        (PORT d[4] (738:738:738) (860:860:860))
        (PORT d[5] (456:456:456) (550:550:550))
        (PORT d[6] (1718:1718:1718) (1998:1998:1998))
        (PORT d[7] (562:562:562) (642:642:642))
        (PORT d[8] (954:954:954) (1108:1108:1108))
        (PORT d[9] (573:573:573) (658:658:658))
        (PORT d[10] (690:690:690) (786:786:786))
        (PORT d[11] (658:658:658) (756:756:756))
        (PORT d[12] (576:576:576) (662:662:662))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT d[0] (367:367:367) (406:406:406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1817:1817:1817))
        (PORT clk (2075:2075:2075) (2336:2336:2336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (2037:2037:2037))
        (PORT d[1] (1579:1579:1579) (1867:1867:1867))
        (PORT d[2] (1716:1716:1716) (2049:2049:2049))
        (PORT d[3] (1986:1986:1986) (2332:2332:2332))
        (PORT d[4] (1708:1708:1708) (2026:2026:2026))
        (PORT d[5] (2063:2063:2063) (2408:2408:2408))
        (PORT d[6] (1900:1900:1900) (2268:2268:2268))
        (PORT d[7] (1756:1756:1756) (2089:2089:2089))
        (PORT d[8] (1449:1449:1449) (1726:1726:1726))
        (PORT d[9] (2244:2244:2244) (2643:2643:2643))
        (PORT d[10] (1598:1598:1598) (1895:1895:1895))
        (PORT d[11] (2100:2100:2100) (2486:2486:2486))
        (PORT d[12] (2293:2293:2293) (2694:2694:2694))
        (PORT clk (2073:2073:2073) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1621:1621:1621))
        (PORT clk (2073:2073:2073) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2336:2336:2336))
        (PORT d[0] (1738:1738:1738) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1883:1883:1883))
        (PORT d[1] (1763:1763:1763) (2059:2059:2059))
        (PORT d[2] (1814:1814:1814) (2151:2151:2151))
        (PORT d[3] (2461:2461:2461) (2898:2898:2898))
        (PORT d[4] (1909:1909:1909) (2273:2273:2273))
        (PORT d[5] (2251:2251:2251) (2635:2635:2635))
        (PORT d[6] (2209:2209:2209) (2566:2566:2566))
        (PORT d[7] (1395:1395:1395) (1638:1638:1638))
        (PORT d[8] (1205:1205:1205) (1434:1434:1434))
        (PORT d[9] (1177:1177:1177) (1401:1401:1401))
        (PORT d[10] (1486:1486:1486) (1748:1748:1748))
        (PORT d[11] (1307:1307:1307) (1541:1541:1541))
        (PORT d[12] (1437:1437:1437) (1686:1686:1686))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1060:1060:1060) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1313:1313:1313))
        (PORT datab (1344:1344:1344) (1549:1549:1549))
        (PORT datac (2357:2357:2357) (2722:2722:2722))
        (PORT datad (1517:1517:1517) (1773:1773:1773))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1313:1313:1313))
        (PORT datab (1885:1885:1885) (2201:2201:2201))
        (PORT datac (912:912:912) (1021:1021:1021))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1007:1007:1007) (1194:1194:1194))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1750:1750:1750) (1990:1990:1990))
        (PORT datab (153:153:153) (196:196:196))
        (PORT datac (1032:1032:1032) (1162:1162:1162))
        (PORT datad (123:123:123) (146:146:146))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (427:427:427))
        (PORT datab (2673:2673:2673) (3047:3047:3047))
        (PORT datac (629:629:629) (716:716:716))
        (PORT datad (583:583:583) (655:655:655))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2465:2465:2465))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1405:1405:1405) (1536:1536:1536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2041:2041:2041))
        (PORT clk (2347:2347:2347) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2406:2406:2406))
        (PORT d[1] (1935:1935:1935) (2275:2275:2275))
        (PORT d[2] (1829:1829:1829) (2177:2177:2177))
        (PORT d[3] (1942:1942:1942) (2322:2322:2322))
        (PORT d[4] (1499:1499:1499) (1783:1783:1783))
        (PORT d[5] (2035:2035:2035) (2380:2380:2380))
        (PORT d[6] (2029:2029:2029) (2414:2414:2414))
        (PORT d[7] (2402:2402:2402) (2840:2840:2840))
        (PORT d[8] (1869:1869:1869) (2217:2217:2217))
        (PORT d[9] (1953:1953:1953) (2326:2326:2326))
        (PORT d[10] (1954:1954:1954) (2315:2315:2315))
        (PORT d[11] (2111:2111:2111) (2514:2514:2514))
        (PORT d[12] (1794:1794:1794) (2120:2120:2120))
        (PORT clk (2345:2345:2345) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1888:1888:1888))
        (PORT clk (2345:2345:2345) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2646:2646:2646))
        (PORT d[0] (1951:1951:1951) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2647:2647:2647))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2647:2647:2647))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2647:2647:2647))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2311:2311:2311))
        (PORT d[1] (2228:2228:2228) (2608:2608:2608))
        (PORT d[2] (2009:2009:2009) (2373:2373:2373))
        (PORT d[3] (2377:2377:2377) (2823:2823:2823))
        (PORT d[4] (1756:1756:1756) (2089:2089:2089))
        (PORT d[5] (2282:2282:2282) (2691:2691:2691))
        (PORT d[6] (2172:2172:2172) (2545:2545:2545))
        (PORT d[7] (1488:1488:1488) (1746:1746:1746))
        (PORT d[8] (1590:1590:1590) (1901:1901:1901))
        (PORT d[9] (1393:1393:1393) (1656:1656:1656))
        (PORT d[10] (1389:1389:1389) (1649:1649:1649))
        (PORT d[11] (1479:1479:1479) (1738:1738:1738))
        (PORT d[12] (1509:1509:1509) (1765:1765:1765))
        (PORT clk (1262:1262:1262) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1284:1284:1284))
        (PORT d[0] (1247:1247:1247) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1283:1283:1283))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1685:1685:1685))
        (PORT clk (2140:2140:2140) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1700:1700:1700))
        (PORT d[1] (1550:1550:1550) (1825:1825:1825))
        (PORT d[2] (1288:1288:1288) (1552:1552:1552))
        (PORT d[3] (1482:1482:1482) (1770:1770:1770))
        (PORT d[4] (1422:1422:1422) (1669:1669:1669))
        (PORT d[5] (1833:1833:1833) (2142:2142:2142))
        (PORT d[6] (1805:1805:1805) (2150:2150:2150))
        (PORT d[7] (1773:1773:1773) (2103:2103:2103))
        (PORT d[8] (1738:1738:1738) (2074:2074:2074))
        (PORT d[9] (1709:1709:1709) (2030:2030:2030))
        (PORT d[10] (1852:1852:1852) (2181:2181:2181))
        (PORT d[11] (1826:1826:1826) (2169:2169:2169))
        (PORT d[12] (1689:1689:1689) (1997:1997:1997))
        (PORT clk (2138:2138:2138) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1666:1666:1666))
        (PORT clk (2138:2138:2138) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2404:2404:2404))
        (PORT d[0] (1764:1764:1764) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1913:1913:1913))
        (PORT d[1] (2545:2545:2545) (2962:2962:2962))
        (PORT d[2] (1405:1405:1405) (1672:1672:1672))
        (PORT d[3] (2071:2071:2071) (2379:2379:2379))
        (PORT d[4] (2076:2076:2076) (2452:2452:2452))
        (PORT d[5] (1741:1741:1741) (2056:2056:2056))
        (PORT d[6] (1582:1582:1582) (1858:1858:1858))
        (PORT d[7] (1432:1432:1432) (1682:1682:1682))
        (PORT d[8] (1372:1372:1372) (1628:1628:1628))
        (PORT d[9] (1615:1615:1615) (1888:1888:1888))
        (PORT d[10] (1322:1322:1322) (1570:1570:1570))
        (PORT d[11] (1470:1470:1470) (1712:1712:1712))
        (PORT d[12] (1313:1313:1313) (1529:1529:1529))
        (PORT clk (1241:1241:1241) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1262:1262:1262))
        (PORT d[0] (1064:1064:1064) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1749:1749:1749))
        (PORT datab (870:870:870) (984:984:984))
        (PORT datac (1921:1921:1921) (2196:2196:2196))
        (PORT datad (500:500:500) (577:577:577))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1397:1397:1397))
        (PORT clk (2031:2031:2031) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1827:1827:1827))
        (PORT d[1] (1523:1523:1523) (1796:1796:1796))
        (PORT d[2] (1423:1423:1423) (1697:1697:1697))
        (PORT d[3] (1463:1463:1463) (1749:1749:1749))
        (PORT d[4] (1271:1271:1271) (1501:1501:1501))
        (PORT d[5] (1537:1537:1537) (1806:1806:1806))
        (PORT d[6] (1752:1752:1752) (2089:2089:2089))
        (PORT d[7] (1716:1716:1716) (2017:2017:2017))
        (PORT d[8] (1538:1538:1538) (1842:1842:1842))
        (PORT d[9] (1369:1369:1369) (1635:1635:1635))
        (PORT d[10] (1707:1707:1707) (2025:2025:2025))
        (PORT d[11] (1851:1851:1851) (2213:2213:2213))
        (PORT d[12] (1667:1667:1667) (1970:1970:1970))
        (PORT clk (2029:2029:2029) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1641:1641:1641))
        (PORT clk (2029:2029:2029) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2283:2283:2283))
        (PORT d[0] (1742:1742:1742) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1719:1719:1719))
        (PORT d[1] (2337:2337:2337) (2726:2726:2726))
        (PORT d[2] (1888:1888:1888) (2236:2236:2236))
        (PORT d[3] (1885:1885:1885) (2171:2171:2171))
        (PORT d[4] (2264:2264:2264) (2663:2663:2663))
        (PORT d[5] (1765:1765:1765) (2078:2078:2078))
        (PORT d[6] (1737:1737:1737) (2039:2039:2039))
        (PORT d[7] (1674:1674:1674) (1963:1963:1963))
        (PORT d[8] (1356:1356:1356) (1613:1613:1613))
        (PORT d[9] (1452:1452:1452) (1722:1722:1722))
        (PORT d[10] (1527:1527:1527) (1805:1805:1805))
        (PORT d[11] (1239:1239:1239) (1467:1467:1467))
        (PORT d[12] (1225:1225:1225) (1443:1443:1443))
        (PORT clk (1282:1282:1282) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1305:1305:1305))
        (PORT d[0] (1104:1104:1104) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1304:1304:1304))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1667:1667:1667))
        (PORT clk (2224:2224:2224) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2103:2103:2103))
        (PORT d[1] (1750:1750:1750) (2061:2061:2061))
        (PORT d[2] (1698:1698:1698) (2008:2008:2008))
        (PORT d[3] (1737:1737:1737) (2080:2080:2080))
        (PORT d[4] (1463:1463:1463) (1741:1741:1741))
        (PORT d[5] (1911:1911:1911) (2237:2237:2237))
        (PORT d[6] (2017:2017:2017) (2391:2391:2391))
        (PORT d[7] (2201:2201:2201) (2620:2620:2620))
        (PORT d[8] (1623:1623:1623) (1944:1944:1944))
        (PORT d[9] (1716:1716:1716) (2037:2037:2037))
        (PORT d[10] (2369:2369:2369) (2759:2759:2759))
        (PORT d[11] (2223:2223:2223) (2646:2646:2646))
        (PORT d[12] (1693:1693:1693) (1990:1990:1990))
        (PORT clk (2222:2222:2222) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1943:1943:1943))
        (PORT clk (2222:2222:2222) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2508:2508:2508))
        (PORT d[0] (2035:2035:2035) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2320:2320:2320))
        (PORT d[1] (2538:2538:2538) (2944:2944:2944))
        (PORT d[2] (2089:2089:2089) (2482:2482:2482))
        (PORT d[3] (2395:2395:2395) (2769:2769:2769))
        (PORT d[4] (1894:1894:1894) (2245:2245:2245))
        (PORT d[5] (1948:1948:1948) (2284:2284:2284))
        (PORT d[6] (1782:1782:1782) (2084:2084:2084))
        (PORT d[7] (1680:1680:1680) (1945:1945:1945))
        (PORT d[8] (1621:1621:1621) (1929:1929:1929))
        (PORT d[9] (1536:1536:1536) (1818:1818:1818))
        (PORT d[10] (1595:1595:1595) (1882:1882:1882))
        (PORT d[11] (1307:1307:1307) (1516:1516:1516))
        (PORT d[12] (1500:1500:1500) (1757:1757:1757))
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (PORT d[0] (1167:1167:1167) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (528:528:528) (607:607:607))
        (PORT datac (1465:1465:1465) (1707:1707:1707))
        (PORT datad (872:872:872) (1003:1003:1003))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1837:1837:1837))
        (PORT clk (2322:2322:2322) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1968:1968:1968))
        (PORT d[1] (1411:1411:1411) (1673:1673:1673))
        (PORT d[2] (1513:1513:1513) (1819:1819:1819))
        (PORT d[3] (1692:1692:1692) (1997:1997:1997))
        (PORT d[4] (1664:1664:1664) (1967:1967:1967))
        (PORT d[5] (1892:1892:1892) (2211:2211:2211))
        (PORT d[6] (1871:1871:1871) (2234:2234:2234))
        (PORT d[7] (1740:1740:1740) (2055:2055:2055))
        (PORT d[8] (1516:1516:1516) (1819:1819:1819))
        (PORT d[9] (1783:1783:1783) (2115:2115:2115))
        (PORT d[10] (1777:1777:1777) (2106:2106:2106))
        (PORT d[11] (1937:1937:1937) (2323:2323:2323))
        (PORT d[12] (1869:1869:1869) (2214:2214:2214))
        (PORT clk (2320:2320:2320) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1622:1622:1622))
        (PORT clk (2320:2320:2320) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2615:2615:2615))
        (PORT d[0] (1722:1722:1722) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2313:2313:2313))
        (PORT d[1] (2390:2390:2390) (2804:2804:2804))
        (PORT d[2] (2027:2027:2027) (2397:2397:2397))
        (PORT d[3] (2402:2402:2402) (2844:2844:2844))
        (PORT d[4] (2129:2129:2129) (2512:2512:2512))
        (PORT d[5] (2200:2200:2200) (2606:2606:2606))
        (PORT d[6] (1824:1824:1824) (2154:2154:2154))
        (PORT d[7] (1669:1669:1669) (1961:1961:1961))
        (PORT d[8] (1459:1459:1459) (1734:1734:1734))
        (PORT d[9] (1362:1362:1362) (1620:1620:1620))
        (PORT d[10] (1428:1428:1428) (1669:1669:1669))
        (PORT d[11] (1324:1324:1324) (1551:1551:1551))
        (PORT d[12] (1299:1299:1299) (1520:1520:1520))
        (PORT clk (1230:1230:1230) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (PORT d[0] (1210:1210:1210) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1640:1640:1640))
        (PORT clk (2196:2196:2196) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1674:1674:1674))
        (PORT d[1] (1573:1573:1573) (1853:1853:1853))
        (PORT d[2] (1669:1669:1669) (2001:2001:2001))
        (PORT d[3] (1494:1494:1494) (1789:1789:1789))
        (PORT d[4] (1274:1274:1274) (1507:1507:1507))
        (PORT d[5] (2128:2128:2128) (2483:2483:2483))
        (PORT d[6] (1649:1649:1649) (1965:1965:1965))
        (PORT d[7] (1976:1976:1976) (2332:2332:2332))
        (PORT d[8] (1997:1997:1997) (2380:2380:2380))
        (PORT d[9] (1728:1728:1728) (2054:2054:2054))
        (PORT d[10] (1975:1975:1975) (2322:2322:2322))
        (PORT d[11] (2075:2075:2075) (2473:2473:2473))
        (PORT d[12] (1705:1705:1705) (2013:2013:2013))
        (PORT clk (2194:2194:2194) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1667:1667:1667))
        (PORT clk (2194:2194:2194) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2459:2459:2459))
        (PORT d[0] (1764:1764:1764) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1789:1789:1789))
        (PORT d[1] (2320:2320:2320) (2701:2701:2701))
        (PORT d[2] (2105:2105:2105) (2496:2496:2496))
        (PORT d[3] (2419:2419:2419) (2780:2780:2780))
        (PORT d[4] (2045:2045:2045) (2408:2408:2408))
        (PORT d[5] (2138:2138:2138) (2507:2507:2507))
        (PORT d[6] (1930:1930:1930) (2253:2253:2253))
        (PORT d[7] (1503:1503:1503) (1773:1773:1773))
        (PORT d[8] (1280:1280:1280) (1512:1512:1512))
        (PORT d[9] (1448:1448:1448) (1703:1703:1703))
        (PORT d[10] (1324:1324:1324) (1567:1567:1567))
        (PORT d[11] (1424:1424:1424) (1676:1676:1676))
        (PORT d[12] (1364:1364:1364) (1591:1591:1591))
        (PORT clk (1270:1270:1270) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1291:1291:1291))
        (PORT d[0] (1128:1128:1128) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1290:1290:1290))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1753:1753:1753))
        (PORT datab (533:533:533) (593:593:593))
        (PORT datac (1925:1925:1925) (2201:2201:2201))
        (PORT datad (752:752:752) (847:847:847))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1853:1853:1853))
        (PORT clk (2379:2379:2379) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2302:2302:2302))
        (PORT d[1] (1919:1919:1919) (2256:2256:2256))
        (PORT d[2] (1868:1868:1868) (2199:2199:2199))
        (PORT d[3] (1702:1702:1702) (2038:2038:2038))
        (PORT d[4] (1465:1465:1465) (1740:1740:1740))
        (PORT d[5] (1915:1915:1915) (2237:2237:2237))
        (PORT d[6] (1841:1841:1841) (2189:2189:2189))
        (PORT d[7] (2548:2548:2548) (3004:3004:3004))
        (PORT d[8] (1782:1782:1782) (2123:2123:2123))
        (PORT d[9] (1853:1853:1853) (2182:2182:2182))
        (PORT d[10] (2339:2339:2339) (2725:2725:2725))
        (PORT d[11] (1880:1880:1880) (2241:2241:2241))
        (PORT d[12] (1879:1879:1879) (2217:2217:2217))
        (PORT clk (2377:2377:2377) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1804:1804:1804))
        (PORT clk (2377:2377:2377) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2683:2683:2683))
        (PORT d[0] (1886:1886:1886) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2130:2130:2130))
        (PORT d[1] (2507:2507:2507) (2915:2915:2915))
        (PORT d[2] (2123:2123:2123) (2512:2512:2512))
        (PORT d[3] (2555:2555:2555) (2954:2954:2954))
        (PORT d[4] (1873:1873:1873) (2226:2226:2226))
        (PORT d[5] (1913:1913:1913) (2248:2248:2248))
        (PORT d[6] (1941:1941:1941) (2264:2264:2264))
        (PORT d[7] (1799:1799:1799) (2125:2125:2125))
        (PORT d[8] (1457:1457:1457) (1741:1741:1741))
        (PORT d[9] (1691:1691:1691) (1998:1998:1998))
        (PORT d[10] (1465:1465:1465) (1727:1727:1727))
        (PORT d[11] (1477:1477:1477) (1712:1712:1712))
        (PORT d[12] (1513:1513:1513) (1772:1772:1772))
        (PORT clk (1309:1309:1309) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1331:1331:1331))
        (PORT d[0] (1244:1244:1244) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1330:1330:1330))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1823:1823:1823))
        (PORT clk (2173:2173:2173) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2276:2276:2276))
        (PORT d[1] (1596:1596:1596) (1881:1881:1881))
        (PORT d[2] (1699:1699:1699) (2030:2030:2030))
        (PORT d[3] (1497:1497:1497) (1769:1769:1769))
        (PORT d[4] (1311:1311:1311) (1562:1562:1562))
        (PORT d[5] (1718:1718:1718) (2021:2021:2021))
        (PORT d[6] (2037:2037:2037) (2423:2423:2423))
        (PORT d[7] (1713:1713:1713) (2035:2035:2035))
        (PORT d[8] (1493:1493:1493) (1792:1792:1792))
        (PORT d[9] (1599:1599:1599) (1902:1902:1902))
        (PORT d[10] (1756:1756:1756) (2076:2076:2076))
        (PORT d[11] (2108:2108:2108) (2514:2514:2514))
        (PORT d[12] (1745:1745:1745) (2084:2084:2084))
        (PORT clk (2171:2171:2171) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1760:1760:1760))
        (PORT clk (2171:2171:2171) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2441:2441:2441))
        (PORT d[0] (1994:1994:1994) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2042:2042:2042))
        (PORT d[1] (2190:2190:2190) (2570:2570:2570))
        (PORT d[2] (1662:1662:1662) (1976:1976:1976))
        (PORT d[3] (2185:2185:2185) (2591:2591:2591))
        (PORT d[4] (1711:1711:1711) (2037:2037:2037))
        (PORT d[5] (1954:1954:1954) (2304:2304:2304))
        (PORT d[6] (2000:2000:2000) (2351:2351:2351))
        (PORT d[7] (1441:1441:1441) (1681:1681:1681))
        (PORT d[8] (1409:1409:1409) (1666:1666:1666))
        (PORT d[9] (1191:1191:1191) (1414:1414:1414))
        (PORT d[10] (1253:1253:1253) (1473:1473:1473))
        (PORT d[11] (1127:1127:1127) (1337:1337:1337))
        (PORT d[12] (1287:1287:1287) (1510:1510:1510))
        (PORT clk (1283:1283:1283) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (PORT d[0] (1049:1049:1049) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (1942:1942:1942) (2222:2222:2222))
        (PORT datac (983:983:983) (1116:1116:1116))
        (PORT datad (839:839:839) (927:927:927))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (2233:2233:2233))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1669:1669:1669))
        (PORT clk (2239:2239:2239) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1932:1932:1932))
        (PORT d[1] (1714:1714:1714) (2018:2018:2018))
        (PORT d[2] (1491:1491:1491) (1791:1791:1791))
        (PORT d[3] (1866:1866:1866) (2228:2228:2228))
        (PORT d[4] (1504:1504:1504) (1785:1785:1785))
        (PORT d[5] (1890:1890:1890) (2214:2214:2214))
        (PORT d[6] (2024:2024:2024) (2404:2404:2404))
        (PORT d[7] (1721:1721:1721) (2041:2041:2041))
        (PORT d[8] (1700:1700:1700) (2038:2038:2038))
        (PORT d[9] (1603:1603:1603) (1909:1909:1909))
        (PORT d[10] (1748:1748:1748) (2070:2070:2070))
        (PORT d[11] (1919:1919:1919) (2296:2296:2296))
        (PORT d[12] (1919:1919:1919) (2280:2280:2280))
        (PORT clk (2237:2237:2237) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1787:1787:1787))
        (PORT clk (2237:2237:2237) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2525:2525:2525))
        (PORT d[0] (1864:1864:1864) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (2073:2073:2073))
        (PORT d[1] (2564:2564:2564) (2999:2999:2999))
        (PORT d[2] (1829:1829:1829) (2163:2163:2163))
        (PORT d[3] (2157:2157:2157) (2562:2562:2562))
        (PORT d[4] (2298:2298:2298) (2697:2697:2697))
        (PORT d[5] (1927:1927:1927) (2265:2265:2265))
        (PORT d[6] (1827:1827:1827) (2158:2158:2158))
        (PORT d[7] (1632:1632:1632) (1909:1909:1909))
        (PORT d[8] (1632:1632:1632) (1928:1928:1928))
        (PORT d[9] (1200:1200:1200) (1430:1430:1430))
        (PORT d[10] (1303:1303:1303) (1528:1528:1528))
        (PORT d[11] (1145:1145:1145) (1351:1351:1351))
        (PORT d[12] (1308:1308:1308) (1530:1530:1530))
        (PORT clk (1264:1264:1264) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1286:1286:1286))
        (PORT d[0] (1147:1147:1147) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1285:1285:1285))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1736:1736:1736))
        (PORT clk (2155:2155:2155) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1930:1930:1930))
        (PORT d[1] (1669:1669:1669) (1964:1964:1964))
        (PORT d[2] (1895:1895:1895) (2267:2267:2267))
        (PORT d[3] (1684:1684:1684) (2012:2012:2012))
        (PORT d[4] (1571:1571:1571) (1864:1864:1864))
        (PORT d[5] (2047:2047:2047) (2407:2407:2407))
        (PORT d[6] (1834:1834:1834) (2191:2191:2191))
        (PORT d[7] (2313:2313:2313) (2746:2746:2746))
        (PORT d[8] (1925:1925:1925) (2267:2267:2267))
        (PORT d[9] (1599:1599:1599) (1885:1885:1885))
        (PORT d[10] (2176:2176:2176) (2577:2577:2577))
        (PORT d[11] (2033:2033:2033) (2411:2411:2411))
        (PORT d[12] (1737:1737:1737) (2031:2031:2031))
        (PORT clk (2153:2153:2153) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1855:1855:1855))
        (PORT clk (2153:2153:2153) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2419:2419:2419))
        (PORT d[0] (1945:1945:1945) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2245:2245:2245))
        (PORT d[1] (2342:2342:2342) (2743:2743:2743))
        (PORT d[2] (2296:2296:2296) (2658:2658:2658))
        (PORT d[3] (2203:2203:2203) (2543:2543:2543))
        (PORT d[4] (1860:1860:1860) (2213:2213:2213))
        (PORT d[5] (2001:2001:2001) (2352:2352:2352))
        (PORT d[6] (1587:1587:1587) (1843:1843:1843))
        (PORT d[7] (1346:1346:1346) (1570:1570:1570))
        (PORT d[8] (1804:1804:1804) (2138:2138:2138))
        (PORT d[9] (1521:1521:1521) (1796:1796:1796))
        (PORT d[10] (1269:1269:1269) (1482:1482:1482))
        (PORT d[11] (1447:1447:1447) (1709:1709:1709))
        (PORT d[12] (1517:1517:1517) (1744:1744:1744))
        (PORT clk (1313:1313:1313) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1335:1335:1335))
        (PORT d[0] (1134:1134:1134) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1878:1878:1878))
        (PORT clk (2367:2367:2367) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2212:2212:2212))
        (PORT d[1] (1601:1601:1601) (1896:1896:1896))
        (PORT d[2] (1909:1909:1909) (2275:2275:2275))
        (PORT d[3] (2050:2050:2050) (2437:2437:2437))
        (PORT d[4] (1855:1855:1855) (2191:2191:2191))
        (PORT d[5] (2006:2006:2006) (2345:2345:2345))
        (PORT d[6] (2243:2243:2243) (2665:2665:2665))
        (PORT d[7] (2339:2339:2339) (2774:2774:2774))
        (PORT d[8] (1818:1818:1818) (2172:2172:2172))
        (PORT d[9] (1891:1891:1891) (2245:2245:2245))
        (PORT d[10] (1984:1984:1984) (2341:2341:2341))
        (PORT d[11] (2264:2264:2264) (2695:2695:2695))
        (PORT d[12] (1924:1924:1924) (2251:2251:2251))
        (PORT clk (2365:2365:2365) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1724:1724:1724))
        (PORT clk (2365:2365:2365) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2675:2675:2675))
        (PORT d[0] (1801:1801:1801) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2323:2323:2323))
        (PORT d[1] (2402:2402:2402) (2805:2805:2805))
        (PORT d[2] (1864:1864:1864) (2206:2206:2206))
        (PORT d[3] (2393:2393:2393) (2837:2837:2837))
        (PORT d[4] (2051:2051:2051) (2411:2411:2411))
        (PORT d[5] (2199:2199:2199) (2596:2596:2596))
        (PORT d[6] (2015:2015:2015) (2361:2361:2361))
        (PORT d[7] (1712:1712:1712) (2016:2016:2016))
        (PORT d[8] (1846:1846:1846) (2189:2189:2189))
        (PORT d[9] (1395:1395:1395) (1656:1656:1656))
        (PORT d[10] (1548:1548:1548) (1818:1818:1818))
        (PORT d[11] (1476:1476:1476) (1725:1725:1725))
        (PORT d[12] (1476:1476:1476) (1734:1734:1734))
        (PORT clk (1279:1279:1279) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1302:1302:1302))
        (PORT d[0] (1248:1248:1248) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1481:1481:1481))
        (PORT datab (1940:1940:1940) (2220:2220:2220))
        (PORT datac (1017:1017:1017) (1140:1140:1140))
        (PORT datad (1479:1479:1479) (1726:1726:1726))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1657:1657:1657))
        (PORT clk (2242:2242:2242) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2122:2122:2122))
        (PORT d[1] (1727:1727:1727) (2032:2032:2032))
        (PORT d[2] (1698:1698:1698) (2003:2003:2003))
        (PORT d[3] (1736:1736:1736) (2079:2079:2079))
        (PORT d[4] (1583:1583:1583) (1864:1864:1864))
        (PORT d[5] (1742:1742:1742) (2043:2043:2043))
        (PORT d[6] (2011:2011:2011) (2385:2385:2385))
        (PORT d[7] (2358:2358:2358) (2790:2790:2790))
        (PORT d[8] (1766:1766:1766) (2108:2108:2108))
        (PORT d[9] (1711:1711:1711) (2031:2031:2031))
        (PORT d[10] (2335:2335:2335) (2717:2717:2717))
        (PORT d[11] (2217:2217:2217) (2639:2639:2639))
        (PORT d[12] (1842:1842:1842) (2166:2166:2166))
        (PORT clk (2240:2240:2240) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1978:1978:1978))
        (PORT clk (2240:2240:2240) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2531:2531:2531))
        (PORT d[0] (2056:2056:2056) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2304:2304:2304))
        (PORT d[1] (2557:2557:2557) (2984:2984:2984))
        (PORT d[2] (2103:2103:2103) (2490:2490:2490))
        (PORT d[3] (2563:2563:2563) (2957:2957:2957))
        (PORT d[4] (2082:2082:2082) (2468:2468:2468))
        (PORT d[5] (1961:1961:1961) (2302:2302:2302))
        (PORT d[6] (1800:1800:1800) (2113:2113:2113))
        (PORT d[7] (1547:1547:1547) (1796:1796:1796))
        (PORT d[8] (1611:1611:1611) (1915:1915:1915))
        (PORT d[9] (1560:1560:1560) (1849:1849:1849))
        (PORT d[10] (1514:1514:1514) (1764:1764:1764))
        (PORT d[11] (1589:1589:1589) (1845:1845:1845))
        (PORT d[12] (1480:1480:1480) (1734:1734:1734))
        (PORT clk (1302:1302:1302) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1324:1324:1324))
        (PORT d[0] (1172:1172:1172) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (784:784:784))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1465:1465:1465) (1707:1707:1707))
        (PORT datad (837:837:837) (952:952:952))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1229:1229:1229))
        (PORT clk (1715:1715:1715) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1377:1377:1377))
        (PORT d[1] (935:935:935) (1097:1097:1097))
        (PORT d[2] (944:944:944) (1114:1114:1114))
        (PORT d[3] (977:977:977) (1150:1150:1150))
        (PORT d[4] (922:922:922) (1077:1077:1077))
        (PORT d[5] (928:928:928) (1082:1082:1082))
        (PORT d[6] (1104:1104:1104) (1310:1310:1310))
        (PORT d[7] (937:937:937) (1096:1096:1096))
        (PORT d[8] (1448:1448:1448) (1738:1738:1738))
        (PORT d[9] (1020:1020:1020) (1210:1210:1210))
        (PORT d[10] (1327:1327:1327) (1560:1560:1560))
        (PORT d[11] (1816:1816:1816) (2151:2151:2151))
        (PORT d[12] (944:944:944) (1105:1105:1105))
        (PORT clk (1713:1713:1713) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1093:1093:1093))
        (PORT clk (1713:1713:1713) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1897:1897:1897))
        (PORT d[0] (1280:1280:1280) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (619:619:619) (730:730:730))
        (PORT d[1] (951:951:951) (1108:1108:1108))
        (PORT d[2] (766:766:766) (901:901:901))
        (PORT d[3] (805:805:805) (950:950:950))
        (PORT d[4] (995:995:995) (1151:1151:1151))
        (PORT d[5] (742:742:742) (874:874:874))
        (PORT d[6] (827:827:827) (964:964:964))
        (PORT d[7] (1107:1107:1107) (1296:1296:1296))
        (PORT d[8] (697:697:697) (797:797:797))
        (PORT d[9] (836:836:836) (960:960:960))
        (PORT d[10] (733:733:733) (839:839:839))
        (PORT d[11] (727:727:727) (833:833:833))
        (PORT d[12] (808:808:808) (923:923:923))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (498:498:498) (544:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1881:1881:1881))
        (PORT clk (2098:2098:2098) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2065:2065:2065))
        (PORT d[1] (1819:1819:1819) (2133:2133:2133))
        (PORT d[2] (1711:1711:1711) (2013:2013:2013))
        (PORT d[3] (1463:1463:1463) (1755:1755:1755))
        (PORT d[4] (1480:1480:1480) (1733:1733:1733))
        (PORT d[5] (1798:1798:1798) (2106:2106:2106))
        (PORT d[6] (1860:1860:1860) (2187:2187:2187))
        (PORT d[7] (2235:2235:2235) (2622:2622:2622))
        (PORT d[8] (1840:1840:1840) (2170:2170:2170))
        (PORT d[9] (1995:1995:1995) (2342:2342:2342))
        (PORT d[10] (2106:2106:2106) (2481:2481:2481))
        (PORT d[11] (1632:1632:1632) (1948:1948:1948))
        (PORT d[12] (1873:1873:1873) (2205:2205:2205))
        (PORT clk (2096:2096:2096) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1841:1841:1841))
        (PORT clk (2096:2096:2096) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2343:2343:2343))
        (PORT d[0] (1920:1920:1920) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2375:2375:2375))
        (PORT d[1] (2290:2290:2290) (2656:2656:2656))
        (PORT d[2] (2634:2634:2634) (3112:3112:3112))
        (PORT d[3] (2704:2704:2704) (3129:3129:3129))
        (PORT d[4] (2008:2008:2008) (2371:2371:2371))
        (PORT d[5] (1777:1777:1777) (2102:2102:2102))
        (PORT d[6] (1819:1819:1819) (2096:2096:2096))
        (PORT d[7] (1418:1418:1418) (1670:1670:1670))
        (PORT d[8] (1376:1376:1376) (1630:1630:1630))
        (PORT d[9] (1731:1731:1731) (2054:2054:2054))
        (PORT d[10] (1677:1677:1677) (1966:1966:1966))
        (PORT d[11] (1483:1483:1483) (1744:1744:1744))
        (PORT d[12] (1610:1610:1610) (1873:1873:1873))
        (PORT clk (1296:1296:1296) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1319:1319:1319))
        (PORT d[0] (1288:1288:1288) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1318:1318:1318))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1660:1660:1660))
        (PORT clk (2163:2163:2163) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1709:1709:1709))
        (PORT d[1] (1393:1393:1393) (1647:1647:1647))
        (PORT d[2] (1280:1280:1280) (1543:1543:1543))
        (PORT d[3] (1494:1494:1494) (1786:1786:1786))
        (PORT d[4] (1439:1439:1439) (1690:1690:1690))
        (PORT d[5] (1699:1699:1699) (1983:1983:1983))
        (PORT d[6] (1809:1809:1809) (2150:2150:2150))
        (PORT d[7] (1940:1940:1940) (2301:2301:2301))
        (PORT d[8] (1574:1574:1574) (1889:1889:1889))
        (PORT d[9] (1708:1708:1708) (2012:2012:2012))
        (PORT d[10] (1818:1818:1818) (2161:2161:2161))
        (PORT d[11] (2246:2246:2246) (2669:2669:2669))
        (PORT d[12] (1788:1788:1788) (2103:2103:2103))
        (PORT clk (2161:2161:2161) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1838:1838:1838))
        (PORT clk (2161:2161:2161) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2416:2416:2416))
        (PORT d[0] (1759:1759:1759) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2093:2093:2093))
        (PORT d[1] (2574:2574:2574) (2998:2998:2998))
        (PORT d[2] (1382:1382:1382) (1641:1641:1641))
        (PORT d[3] (1888:1888:1888) (2182:2182:2182))
        (PORT d[4] (2084:2084:2084) (2461:2461:2461))
        (PORT d[5] (1572:1572:1572) (1860:1860:1860))
        (PORT d[6] (1695:1695:1695) (1999:1999:1999))
        (PORT d[7] (1493:1493:1493) (1753:1753:1753))
        (PORT d[8] (1380:1380:1380) (1636:1636:1636))
        (PORT d[9] (1520:1520:1520) (1801:1801:1801))
        (PORT d[10] (1344:1344:1344) (1595:1595:1595))
        (PORT d[11] (1469:1469:1469) (1718:1718:1718))
        (PORT d[12] (1156:1156:1156) (1344:1344:1344))
        (PORT clk (1256:1256:1256) (1278:1278:1278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1278:1278:1278))
        (PORT d[0] (1119:1119:1119) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1277:1277:1277))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1461:1461:1461))
        (PORT clk (1905:1905:1905) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1897:1897:1897))
        (PORT d[1] (1330:1330:1330) (1549:1549:1549))
        (PORT d[2] (996:996:996) (1183:1183:1183))
        (PORT d[3] (1601:1601:1601) (1912:1912:1912))
        (PORT d[4] (1325:1325:1325) (1565:1565:1565))
        (PORT d[5] (1483:1483:1483) (1733:1733:1733))
        (PORT d[6] (1328:1328:1328) (1565:1565:1565))
        (PORT d[7] (1945:1945:1945) (2292:2292:2292))
        (PORT d[8] (1718:1718:1718) (2076:2076:2076))
        (PORT d[9] (1675:1675:1675) (1959:1959:1959))
        (PORT d[10] (1533:1533:1533) (1816:1816:1816))
        (PORT d[11] (1653:1653:1653) (1971:1971:1971))
        (PORT d[12] (1354:1354:1354) (1595:1595:1595))
        (PORT clk (1903:1903:1903) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1652:1652:1652))
        (PORT clk (1903:1903:1903) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (2134:2134:2134))
        (PORT d[0] (1749:1749:1749) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1368:1368:1368))
        (PORT d[1] (1147:1147:1147) (1331:1331:1331))
        (PORT d[2] (1172:1172:1172) (1366:1366:1366))
        (PORT d[3] (1290:1290:1290) (1508:1508:1508))
        (PORT d[4] (1273:1273:1273) (1478:1478:1478))
        (PORT d[5] (1598:1598:1598) (1894:1894:1894))
        (PORT d[6] (1887:1887:1887) (2210:2210:2210))
        (PORT d[7] (900:900:900) (1048:1048:1048))
        (PORT d[8] (1341:1341:1341) (1580:1580:1580))
        (PORT d[9] (1302:1302:1302) (1550:1550:1550))
        (PORT d[10] (1050:1050:1050) (1218:1218:1218))
        (PORT d[11] (1047:1047:1047) (1214:1214:1214))
        (PORT d[12] (1284:1284:1284) (1477:1477:1477))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (755:755:755) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (765:765:765))
        (PORT datab (543:543:543) (624:624:624))
        (PORT datac (3074:3074:3074) (3529:3529:3529))
        (PORT datad (1551:1551:1551) (1822:1822:1822))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1282:1282:1282))
        (PORT datab (1355:1355:1355) (1533:1533:1533))
        (PORT datac (3073:3073:3073) (3528:3528:3528))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1609:1609:1609))
        (PORT clk (1891:1891:1891) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1600:1600:1600))
        (PORT d[1] (1472:1472:1472) (1730:1730:1730))
        (PORT d[2] (1425:1425:1425) (1697:1697:1697))
        (PORT d[3] (1233:1233:1233) (1475:1475:1475))
        (PORT d[4] (1522:1522:1522) (1792:1792:1792))
        (PORT d[5] (1585:1585:1585) (1860:1860:1860))
        (PORT d[6] (1691:1691:1691) (1990:1990:1990))
        (PORT d[7] (1899:1899:1899) (2238:2238:2238))
        (PORT d[8] (1542:1542:1542) (1859:1859:1859))
        (PORT d[9] (1560:1560:1560) (1853:1853:1853))
        (PORT d[10] (1612:1612:1612) (1909:1909:1909))
        (PORT d[11] (1445:1445:1445) (1732:1732:1732))
        (PORT d[12] (1583:1583:1583) (1863:1863:1863))
        (PORT clk (1889:1889:1889) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1569:1569:1569))
        (PORT clk (1889:1889:1889) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (2098:2098:2098))
        (PORT d[0] (1680:1680:1680) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2992:2992:2992))
        (PORT d[1] (2342:2342:2342) (2724:2724:2724))
        (PORT d[2] (1613:1613:1613) (1897:1897:1897))
        (PORT d[3] (1916:1916:1916) (2191:2191:2191))
        (PORT d[4] (1462:1462:1462) (1733:1733:1733))
        (PORT d[5] (1789:1789:1789) (2125:2125:2125))
        (PORT d[6] (1634:1634:1634) (1886:1886:1886))
        (PORT d[7] (1187:1187:1187) (1393:1393:1393))
        (PORT d[8] (1160:1160:1160) (1368:1368:1368))
        (PORT d[9] (1478:1478:1478) (1748:1748:1748))
        (PORT d[10] (1368:1368:1368) (1603:1603:1603))
        (PORT d[11] (1377:1377:1377) (1627:1627:1627))
        (PORT d[12] (1327:1327:1327) (1559:1559:1559))
        (PORT clk (1250:1250:1250) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1273:1273:1273))
        (PORT d[0] (1096:1096:1096) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1272:1272:1272))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1782:1782:1782))
        (PORT clk (1979:1979:1979) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1944:1944:1944))
        (PORT d[1] (1684:1684:1684) (1977:1977:1977))
        (PORT d[2] (1379:1379:1379) (1627:1627:1627))
        (PORT d[3] (1663:1663:1663) (1984:1984:1984))
        (PORT d[4] (1750:1750:1750) (2069:2069:2069))
        (PORT d[5] (2261:2261:2261) (2643:2643:2643))
        (PORT d[6] (1516:1516:1516) (1781:1781:1781))
        (PORT d[7] (2139:2139:2139) (2522:2522:2522))
        (PORT d[8] (1840:1840:1840) (2208:2208:2208))
        (PORT d[9] (1430:1430:1430) (1684:1684:1684))
        (PORT d[10] (1577:1577:1577) (1867:1867:1867))
        (PORT d[11] (2030:2030:2030) (2404:2404:2404))
        (PORT d[12] (1416:1416:1416) (1675:1675:1675))
        (PORT clk (1977:1977:1977) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1411:1411:1411))
        (PORT clk (1977:1977:1977) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2219:2219:2219))
        (PORT d[0] (1550:1550:1550) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2329:2329:2329))
        (PORT d[1] (2181:2181:2181) (2564:2564:2564))
        (PORT d[2] (1883:1883:1883) (2175:2175:2175))
        (PORT d[3] (2011:2011:2011) (2316:2316:2316))
        (PORT d[4] (1671:1671:1671) (1976:1976:1976))
        (PORT d[5] (1915:1915:1915) (2258:2258:2258))
        (PORT d[6] (1570:1570:1570) (1819:1819:1819))
        (PORT d[7] (1133:1133:1133) (1333:1333:1333))
        (PORT d[8] (1580:1580:1580) (1872:1872:1872))
        (PORT d[9] (1469:1469:1469) (1726:1726:1726))
        (PORT d[10] (1252:1252:1252) (1461:1461:1461))
        (PORT d[11] (1107:1107:1107) (1299:1299:1299))
        (PORT d[12] (1579:1579:1579) (1827:1827:1827))
        (PORT clk (1288:1288:1288) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1311:1311:1311))
        (PORT d[0] (1221:1221:1221) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1310:1310:1310))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (829:829:829))
        (PORT datab (626:626:626) (716:716:716))
        (PORT datac (3074:3074:3074) (3530:3530:3530))
        (PORT datad (1553:1553:1553) (1825:1825:1825))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1061:1061:1061))
        (PORT clk (1727:1727:1727) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1674:1674:1674))
        (PORT d[1] (934:934:934) (1091:1091:1091))
        (PORT d[2] (796:796:796) (956:956:956))
        (PORT d[3] (1445:1445:1445) (1729:1729:1729))
        (PORT d[4] (920:920:920) (1067:1067:1067))
        (PORT d[5] (925:925:925) (1087:1087:1087))
        (PORT d[6] (1107:1107:1107) (1305:1305:1305))
        (PORT d[7] (1069:1069:1069) (1243:1243:1243))
        (PORT d[8] (1427:1427:1427) (1710:1710:1710))
        (PORT d[9] (1214:1214:1214) (1426:1426:1426))
        (PORT d[10] (1322:1322:1322) (1549:1549:1549))
        (PORT d[11] (1642:1642:1642) (1948:1948:1948))
        (PORT d[12] (948:948:948) (1113:1113:1113))
        (PORT clk (1725:1725:1725) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1186:1186:1186))
        (PORT clk (1725:1725:1725) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1912:1912:1912))
        (PORT d[0] (1352:1352:1352) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (907:907:907))
        (PORT d[1] (763:763:763) (895:895:895))
        (PORT d[2] (791:791:791) (934:934:934))
        (PORT d[3] (963:963:963) (1124:1124:1124))
        (PORT d[4] (896:896:896) (1045:1045:1045))
        (PORT d[5] (750:750:750) (884:884:884))
        (PORT d[6] (842:842:842) (982:982:982))
        (PORT d[7] (1101:1101:1101) (1289:1289:1289))
        (PORT d[8] (741:741:741) (859:859:859))
        (PORT d[9] (845:845:845) (971:971:971))
        (PORT d[10] (717:717:717) (819:819:819))
        (PORT d[11] (733:733:733) (839:839:839))
        (PORT d[12] (717:717:717) (824:824:824))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (519:519:519) (570:570:570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1771:1771:1771))
        (PORT clk (1967:1967:1967) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1791:1791:1791))
        (PORT d[1] (1310:1310:1310) (1540:1540:1540))
        (PORT d[2] (1169:1169:1169) (1383:1383:1383))
        (PORT d[3] (1501:1501:1501) (1810:1810:1810))
        (PORT d[4] (1316:1316:1316) (1557:1557:1557))
        (PORT d[5] (1681:1681:1681) (1987:1987:1987))
        (PORT d[6] (1521:1521:1521) (1790:1790:1790))
        (PORT d[7] (1935:1935:1935) (2281:2281:2281))
        (PORT d[8] (1658:1658:1658) (1990:1990:1990))
        (PORT d[9] (1271:1271:1271) (1502:1502:1502))
        (PORT d[10] (1582:1582:1582) (1884:1884:1884))
        (PORT d[11] (1751:1751:1751) (2080:2080:2080))
        (PORT d[12] (1576:1576:1576) (1862:1862:1862))
        (PORT clk (1965:1965:1965) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1757:1757:1757))
        (PORT clk (1965:1965:1965) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (2205:2205:2205))
        (PORT d[0] (1869:1869:1869) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (2143:2143:2143))
        (PORT d[1] (2249:2249:2249) (2640:2640:2640))
        (PORT d[2] (1720:1720:1720) (1990:1990:1990))
        (PORT d[3] (1827:1827:1827) (2109:2109:2109))
        (PORT d[4] (1840:1840:1840) (2173:2173:2173))
        (PORT d[5] (2108:2108:2108) (2480:2480:2480))
        (PORT d[6] (1400:1400:1400) (1628:1628:1628))
        (PORT d[7] (1114:1114:1114) (1304:1304:1304))
        (PORT d[8] (1601:1601:1601) (1900:1900:1900))
        (PORT d[9] (1472:1472:1472) (1731:1731:1731))
        (PORT d[10] (1285:1285:1285) (1488:1488:1488))
        (PORT d[11] (1081:1081:1081) (1269:1269:1269))
        (PORT d[12] (1357:1357:1357) (1571:1571:1571))
        (PORT clk (1268:1268:1268) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1291:1291:1291))
        (PORT d[0] (1105:1105:1105) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1290:1290:1290))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (885:885:885) (1009:1009:1009))
        (PORT datac (577:577:577) (658:658:658))
        (PORT datad (1554:1554:1554) (1826:1826:1826))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (2186:2186:2186))
        (PORT datab (1991:1991:1991) (2367:2367:2367))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1576:1576:1576))
        (PORT clk (1987:1987:1987) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2783:2783:2783))
        (PORT d[1] (1195:1195:1195) (1433:1433:1433))
        (PORT d[2] (1476:1476:1476) (1770:1770:1770))
        (PORT d[3] (1286:1286:1286) (1524:1524:1524))
        (PORT d[4] (1462:1462:1462) (1741:1741:1741))
        (PORT d[5] (1867:1867:1867) (2172:2172:2172))
        (PORT d[6] (1832:1832:1832) (2180:2180:2180))
        (PORT d[7] (1682:1682:1682) (1980:1980:1980))
        (PORT d[8] (1263:1263:1263) (1516:1516:1516))
        (PORT d[9] (1795:1795:1795) (2134:2134:2134))
        (PORT d[10] (1541:1541:1541) (1826:1826:1826))
        (PORT d[11] (1510:1510:1510) (1818:1818:1818))
        (PORT d[12] (1878:1878:1878) (2212:2212:2212))
        (PORT clk (1985:1985:1985) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1814:1814:1814))
        (PORT clk (1985:1985:1985) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2231:2231:2231))
        (PORT d[0] (1758:1758:1758) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1232:1232:1232))
        (PORT d[1] (1764:1764:1764) (2065:2065:2065))
        (PORT d[2] (1742:1742:1742) (2051:2051:2051))
        (PORT d[3] (1988:1988:1988) (2369:2369:2369))
        (PORT d[4] (1886:1886:1886) (2248:2248:2248))
        (PORT d[5] (2114:2114:2114) (2490:2490:2490))
        (PORT d[6] (2004:2004:2004) (2323:2323:2323))
        (PORT d[7] (1169:1169:1169) (1383:1383:1383))
        (PORT d[8] (1152:1152:1152) (1366:1366:1366))
        (PORT d[9] (1144:1144:1144) (1360:1360:1360))
        (PORT d[10] (1316:1316:1316) (1564:1564:1564))
        (PORT d[11] (1280:1280:1280) (1510:1510:1510))
        (PORT d[12] (1050:1050:1050) (1242:1242:1242))
        (PORT clk (1288:1288:1288) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1313:1313:1313))
        (PORT d[0] (879:879:879) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1162:1162:1162))
        (PORT clk (1909:1909:1909) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1430:1430:1430))
        (PORT d[1] (1638:1638:1638) (1923:1923:1923))
        (PORT d[2] (1299:1299:1299) (1550:1550:1550))
        (PORT d[3] (1448:1448:1448) (1711:1711:1711))
        (PORT d[4] (1260:1260:1260) (1494:1494:1494))
        (PORT d[5] (1372:1372:1372) (1598:1598:1598))
        (PORT d[6] (1817:1817:1817) (2166:2166:2166))
        (PORT d[7] (1443:1443:1443) (1715:1715:1715))
        (PORT d[8] (1257:1257:1257) (1501:1501:1501))
        (PORT d[9] (1274:1274:1274) (1518:1518:1518))
        (PORT d[10] (1484:1484:1484) (1767:1767:1767))
        (PORT d[11] (1498:1498:1498) (1788:1788:1788))
        (PORT d[12] (1474:1474:1474) (1743:1743:1743))
        (PORT clk (1907:1907:1907) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1377:1377:1377))
        (PORT clk (1907:1907:1907) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (2126:2126:2126))
        (PORT d[0] (1534:1534:1534) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1222:1222:1222))
        (PORT d[1] (1328:1328:1328) (1535:1535:1535))
        (PORT d[2] (1352:1352:1352) (1598:1598:1598))
        (PORT d[3] (1775:1775:1775) (2063:2063:2063))
        (PORT d[4] (1956:1956:1956) (2322:2322:2322))
        (PORT d[5] (2133:2133:2133) (2523:2523:2523))
        (PORT d[6] (1739:1739:1739) (2040:2040:2040))
        (PORT d[7] (908:908:908) (1034:1034:1034))
        (PORT d[8] (1135:1135:1135) (1352:1352:1352))
        (PORT d[9] (1089:1089:1089) (1309:1309:1309))
        (PORT d[10] (1122:1122:1122) (1332:1332:1332))
        (PORT d[11] (956:956:956) (1114:1114:1114))
        (PORT d[12] (1014:1014:1014) (1194:1194:1194))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (906:906:906) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (486:486:486))
        (PORT datab (638:638:638) (734:734:734))
        (PORT datac (2361:2361:2361) (2727:2727:2727))
        (PORT datad (1522:1522:1522) (1780:1780:1780))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1213:1213:1213))
        (PORT clk (1923:1923:1923) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1652:1652:1652))
        (PORT d[1] (1183:1183:1183) (1418:1418:1418))
        (PORT d[2] (1488:1488:1488) (1763:1763:1763))
        (PORT d[3] (1277:1277:1277) (1537:1537:1537))
        (PORT d[4] (1079:1079:1079) (1290:1290:1290))
        (PORT d[5] (1536:1536:1536) (1779:1779:1779))
        (PORT d[6] (1818:1818:1818) (2169:2169:2169))
        (PORT d[7] (1640:1640:1640) (1936:1936:1936))
        (PORT d[8] (1428:1428:1428) (1678:1678:1678))
        (PORT d[9] (1331:1331:1331) (1589:1589:1589))
        (PORT d[10] (1547:1547:1547) (1843:1843:1843))
        (PORT d[11] (1291:1291:1291) (1545:1545:1545))
        (PORT d[12] (1663:1663:1663) (1952:1952:1952))
        (PORT clk (1921:1921:1921) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1512:1512:1512))
        (PORT clk (1921:1921:1921) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2144:2144:2144))
        (PORT d[0] (1652:1652:1652) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2145:2145:2145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1650:1650:1650))
        (PORT d[1] (1519:1519:1519) (1758:1758:1758))
        (PORT d[2] (1342:1342:1342) (1587:1587:1587))
        (PORT d[3] (1583:1583:1583) (1844:1844:1844))
        (PORT d[4] (1769:1769:1769) (2112:2112:2112))
        (PORT d[5] (1969:1969:1969) (2337:2337:2337))
        (PORT d[6] (1371:1371:1371) (1602:1602:1602))
        (PORT d[7] (1078:1078:1078) (1225:1225:1225))
        (PORT d[8] (1004:1004:1004) (1199:1199:1199))
        (PORT d[9] (1246:1246:1246) (1474:1474:1474))
        (PORT d[10] (1093:1093:1093) (1310:1310:1310))
        (PORT d[11] (1275:1275:1275) (1484:1484:1484))
        (PORT d[12] (1108:1108:1108) (1277:1277:1277))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1021:1021:1021) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1145:1145:1145))
        (PORT clk (1764:1764:1764) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1589:1589:1589))
        (PORT d[1] (1672:1672:1672) (1953:1953:1953))
        (PORT d[2] (1295:1295:1295) (1543:1543:1543))
        (PORT d[3] (1446:1446:1446) (1713:1713:1713))
        (PORT d[4] (1384:1384:1384) (1621:1621:1621))
        (PORT d[5] (980:980:980) (1138:1138:1138))
        (PORT d[6] (1572:1572:1572) (1819:1819:1819))
        (PORT d[7] (1488:1488:1488) (1764:1764:1764))
        (PORT d[8] (1206:1206:1206) (1429:1429:1429))
        (PORT d[9] (1447:1447:1447) (1696:1696:1696))
        (PORT d[10] (1690:1690:1690) (1997:1997:1997))
        (PORT d[11] (1427:1427:1427) (1695:1695:1695))
        (PORT d[12] (1100:1100:1100) (1274:1274:1274))
        (PORT clk (1762:1762:1762) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1163:1163:1163))
        (PORT clk (1762:1762:1762) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1975:1975:1975))
        (PORT d[0] (1340:1340:1340) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1343:1343:1343))
        (PORT d[1] (1139:1139:1139) (1319:1319:1319))
        (PORT d[2] (1335:1335:1335) (1569:1569:1569))
        (PORT d[3] (1953:1953:1953) (2265:2265:2265))
        (PORT d[4] (1452:1452:1452) (1727:1727:1727))
        (PORT d[5] (1730:1730:1730) (2048:2048:2048))
        (PORT d[6] (1906:1906:1906) (2210:2210:2210))
        (PORT d[7] (1021:1021:1021) (1178:1178:1178))
        (PORT d[8] (997:997:997) (1184:1184:1184))
        (PORT d[9] (931:931:931) (1078:1078:1078))
        (PORT d[10] (642:642:642) (738:738:738))
        (PORT d[11] (968:968:968) (1119:1119:1119))
        (PORT d[12] (595:595:595) (685:685:685))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (595:595:595) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (323:323:323))
        (PORT datab (698:698:698) (799:799:799))
        (PORT datac (2433:2433:2433) (2787:2787:2787))
        (PORT datad (501:501:501) (575:575:575))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1850:1850:1850) (2142:2142:2142))
        (PORT datac (786:786:786) (917:917:917))
        (PORT datad (1131:1131:1131) (1285:1285:1285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1810:1810:1810) (2103:2103:2103))
        (PORT datab (1738:1738:1738) (1968:1968:1968))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (422:422:422))
        (PORT datab (600:600:600) (678:678:678))
        (PORT datac (630:630:630) (717:717:717))
        (PORT datad (2313:2313:2313) (2641:2641:2641))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2465:2465:2465))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1405:1405:1405) (1536:1536:1536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1873:1873:1873))
        (PORT clk (2173:2173:2173) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2143:2143:2143))
        (PORT d[1] (1582:1582:1582) (1864:1864:1864))
        (PORT d[2] (1501:1501:1501) (1799:1799:1799))
        (PORT d[3] (1532:1532:1532) (1818:1818:1818))
        (PORT d[4] (1487:1487:1487) (1757:1757:1757))
        (PORT d[5] (1739:1739:1739) (2050:2050:2050))
        (PORT d[6] (1836:1836:1836) (2193:2193:2193))
        (PORT d[7] (1589:1589:1589) (1892:1892:1892))
        (PORT d[8] (1501:1501:1501) (1801:1801:1801))
        (PORT d[9] (1572:1572:1572) (1879:1879:1879))
        (PORT d[10] (1756:1756:1756) (2073:2073:2073))
        (PORT d[11] (2182:2182:2182) (2587:2587:2587))
        (PORT d[12] (1751:1751:1751) (2087:2087:2087))
        (PORT clk (2171:2171:2171) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1739:1739:1739))
        (PORT clk (2171:2171:2171) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2444:2444:2444))
        (PORT d[0] (1819:1819:1819) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1781:1781:1781))
        (PORT d[1] (2171:2171:2171) (2549:2549:2549))
        (PORT d[2] (1813:1813:1813) (2146:2146:2146))
        (PORT d[3] (2177:2177:2177) (2583:2583:2583))
        (PORT d[4] (1731:1731:1731) (2057:2057:2057))
        (PORT d[5] (1937:1937:1937) (2285:2285:2285))
        (PORT d[6] (1980:1980:1980) (2325:2325:2325))
        (PORT d[7] (1705:1705:1705) (2006:2006:2006))
        (PORT d[8] (1416:1416:1416) (1674:1674:1674))
        (PORT d[9] (1188:1188:1188) (1414:1414:1414))
        (PORT d[10] (1215:1215:1215) (1439:1439:1439))
        (PORT d[11] (1137:1137:1137) (1342:1342:1342))
        (PORT d[12] (1235:1235:1235) (1453:1453:1453))
        (PORT clk (1273:1273:1273) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (PORT d[0] (1166:1166:1166) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1984:1984:1984))
        (PORT clk (2376:2376:2376) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2382:2382:2382))
        (PORT d[1] (1818:1818:1818) (2157:2157:2157))
        (PORT d[2] (1837:1837:1837) (2187:2187:2187))
        (PORT d[3] (2290:2290:2290) (2728:2728:2728))
        (PORT d[4] (1688:1688:1688) (2001:2001:2001))
        (PORT d[5] (2080:2080:2080) (2444:2444:2444))
        (PORT d[6] (2324:2324:2324) (2754:2754:2754))
        (PORT d[7] (2183:2183:2183) (2576:2576:2576))
        (PORT d[8] (1708:1708:1708) (2035:2035:2035))
        (PORT d[9] (2032:2032:2032) (2405:2405:2405))
        (PORT d[10] (1768:1768:1768) (2101:2101:2101))
        (PORT d[11] (2483:2483:2483) (2945:2945:2945))
        (PORT d[12] (2055:2055:2055) (2431:2431:2431))
        (PORT clk (2374:2374:2374) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1838:1838:1838))
        (PORT clk (2374:2374:2374) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2684:2684:2684))
        (PORT d[0] (2160:2160:2160) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1819:1819:1819))
        (PORT d[1] (2323:2323:2323) (2714:2714:2714))
        (PORT d[2] (1948:1948:1948) (2296:2296:2296))
        (PORT d[3] (2511:2511:2511) (2976:2976:2976))
        (PORT d[4] (2141:2141:2141) (2551:2551:2551))
        (PORT d[5] (2278:2278:2278) (2675:2675:2675))
        (PORT d[6] (2023:2023:2023) (2378:2378:2378))
        (PORT d[7] (1510:1510:1510) (1782:1782:1782))
        (PORT d[8] (1477:1477:1477) (1750:1750:1750))
        (PORT d[9] (1541:1541:1541) (1818:1818:1818))
        (PORT d[10] (1344:1344:1344) (1594:1594:1594))
        (PORT d[11] (1379:1379:1379) (1632:1632:1632))
        (PORT d[12] (1499:1499:1499) (1757:1757:1757))
        (PORT clk (1291:1291:1291) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (PORT d[0] (1305:1305:1305) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1591:1591:1591))
        (PORT datab (368:368:368) (424:424:424))
        (PORT datac (1928:1928:1928) (2232:2232:2232))
        (PORT datad (1057:1057:1057) (1167:1167:1167))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (2202:2202:2202))
        (PORT clk (2153:2153:2153) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2339:2339:2339))
        (PORT d[1] (1689:1689:1689) (1983:1983:1983))
        (PORT d[2] (1879:1879:1879) (2232:2232:2232))
        (PORT d[3] (1670:1670:1670) (1966:1966:1966))
        (PORT d[4] (1284:1284:1284) (1530:1530:1530))
        (PORT d[5] (1726:1726:1726) (2030:2030:2030))
        (PORT d[6] (1867:1867:1867) (2232:2232:2232))
        (PORT d[7] (1939:1939:1939) (2278:2278:2278))
        (PORT d[8] (1505:1505:1505) (1807:1807:1807))
        (PORT d[9] (1586:1586:1586) (1892:1892:1892))
        (PORT d[10] (1569:1569:1569) (1859:1859:1859))
        (PORT d[11] (1770:1770:1770) (2115:2115:2115))
        (PORT d[12] (1732:1732:1732) (2061:2061:2061))
        (PORT clk (2151:2151:2151) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1747:1747:1747))
        (PORT clk (2151:2151:2151) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2424:2424:2424))
        (PORT d[0] (1673:1673:1673) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1832:1832:1832))
        (PORT d[1] (2112:2112:2112) (2451:2451:2451))
        (PORT d[2] (1823:1823:1823) (2160:2160:2160))
        (PORT d[3] (2310:2310:2310) (2731:2731:2731))
        (PORT d[4] (2037:2037:2037) (2420:2420:2420))
        (PORT d[5] (2125:2125:2125) (2496:2496:2496))
        (PORT d[6] (1589:1589:1589) (1859:1859:1859))
        (PORT d[7] (1514:1514:1514) (1780:1780:1780))
        (PORT d[8] (1236:1236:1236) (1475:1475:1475))
        (PORT d[9] (1151:1151:1151) (1366:1366:1366))
        (PORT d[10] (1377:1377:1377) (1629:1629:1629))
        (PORT d[11] (1297:1297:1297) (1523:1523:1523))
        (PORT d[12] (1113:1113:1113) (1308:1308:1308))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (PORT d[0] (1035:1035:1035) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (2006:2006:2006))
        (PORT clk (2376:2376:2376) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2196:2196:2196))
        (PORT d[1] (1975:1975:1975) (2325:2325:2325))
        (PORT d[2] (1709:1709:1709) (2040:2040:2040))
        (PORT d[3] (2093:2093:2093) (2485:2485:2485))
        (PORT d[4] (1695:1695:1695) (2009:2009:2009))
        (PORT d[5] (1966:1966:1966) (2312:2312:2312))
        (PORT d[6] (2054:2054:2054) (2444:2444:2444))
        (PORT d[7] (2159:2159:2159) (2545:2545:2545))
        (PORT d[8] (1708:1708:1708) (2034:2034:2034))
        (PORT d[9] (1981:1981:1981) (2333:2333:2333))
        (PORT d[10] (1934:1934:1934) (2286:2286:2286))
        (PORT d[11] (2313:2313:2313) (2753:2753:2753))
        (PORT d[12] (2054:2054:2054) (2430:2430:2430))
        (PORT clk (2374:2374:2374) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2013:2013:2013))
        (PORT clk (2374:2374:2374) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2695:2695:2695))
        (PORT d[0] (2079:2079:2079) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2696:2696:2696))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2696:2696:2696))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2696:2696:2696))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1975:1975:1975))
        (PORT d[1] (2170:2170:2170) (2543:2543:2543))
        (PORT d[2] (1786:1786:1786) (2115:2115:2115))
        (PORT d[3] (2672:2672:2672) (3162:3162:3162))
        (PORT d[4] (2140:2140:2140) (2554:2554:2554))
        (PORT d[5] (2169:2169:2169) (2562:2562:2562))
        (PORT d[6] (2022:2022:2022) (2377:2377:2377))
        (PORT d[7] (1534:1534:1534) (1816:1816:1816))
        (PORT d[8] (1476:1476:1476) (1749:1749:1749))
        (PORT d[9] (1560:1560:1560) (1839:1839:1839))
        (PORT d[10] (1361:1361:1361) (1607:1607:1607))
        (PORT d[11] (1372:1372:1372) (1621:1621:1621))
        (PORT d[12] (1418:1418:1418) (1669:1669:1669))
        (PORT clk (1286:1286:1286) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (PORT d[0] (1267:1267:1267) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1309:1309:1309))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1955:1955:1955) (2268:2268:2268))
        (PORT datac (775:775:775) (879:879:879))
        (PORT datad (891:891:891) (1011:1011:1011))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (2005:2005:2005))
        (PORT clk (2386:2386:2386) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2325:2325:2325))
        (PORT d[1] (1774:1774:1774) (2109:2109:2109))
        (PORT d[2] (2136:2136:2136) (2533:2533:2533))
        (PORT d[3] (1728:1728:1728) (2045:2045:2045))
        (PORT d[4] (1513:1513:1513) (1799:1799:1799))
        (PORT d[5] (2088:2088:2088) (2453:2453:2453))
        (PORT d[6] (2051:2051:2051) (2438:2438:2438))
        (PORT d[7] (1969:1969:1969) (2345:2345:2345))
        (PORT d[8] (1673:1673:1673) (1996:1996:1996))
        (PORT d[9] (2062:2062:2062) (2439:2439:2439))
        (PORT d[10] (1933:1933:1933) (2293:2293:2293))
        (PORT d[11] (2286:2286:2286) (2710:2710:2710))
        (PORT d[12] (2053:2053:2053) (2425:2425:2425))
        (PORT clk (2384:2384:2384) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2167:2167:2167))
        (PORT clk (2384:2384:2384) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2696:2696:2696))
        (PORT d[0] (2040:2040:2040) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1777:1777:1777))
        (PORT d[1] (2256:2256:2256) (2631:2631:2631))
        (PORT d[2] (1974:1974:1974) (2328:2328:2328))
        (PORT d[3] (2322:2322:2322) (2756:2756:2756))
        (PORT d[4] (2148:2148:2148) (2558:2558:2558))
        (PORT d[5] (2453:2453:2453) (2880:2880:2880))
        (PORT d[6] (2203:2203:2203) (2583:2583:2583))
        (PORT d[7] (1585:1585:1585) (1860:1860:1860))
        (PORT d[8] (1450:1450:1450) (1723:1723:1723))
        (PORT d[9] (1559:1559:1559) (1836:1836:1836))
        (PORT d[10] (1379:1379:1379) (1629:1629:1629))
        (PORT d[11] (1443:1443:1443) (1702:1702:1702))
        (PORT d[12] (1492:1492:1492) (1747:1747:1747))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1326:1326:1326))
        (PORT d[0] (1251:1251:1251) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1821:1821:1821))
        (PORT clk (1783:1783:1783) (1991:1991:1991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1455:1455:1455))
        (PORT d[1] (1156:1156:1156) (1350:1350:1350))
        (PORT d[2] (810:810:810) (974:974:974))
        (PORT d[3] (1444:1444:1444) (1731:1731:1731))
        (PORT d[4] (1143:1143:1143) (1362:1362:1362))
        (PORT d[5] (1297:1297:1297) (1521:1521:1521))
        (PORT d[6] (1498:1498:1498) (1792:1792:1792))
        (PORT d[7] (1071:1071:1071) (1247:1247:1247))
        (PORT d[8] (1466:1466:1466) (1759:1759:1759))
        (PORT d[9] (1042:1042:1042) (1232:1232:1232))
        (PORT d[10] (1555:1555:1555) (1843:1843:1843))
        (PORT d[11] (1611:1611:1611) (1908:1908:1908))
        (PORT d[12] (1357:1357:1357) (1598:1598:1598))
        (PORT clk (1781:1781:1781) (1989:1989:1989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1394:1394:1394))
        (PORT clk (1781:1781:1781) (1989:1989:1989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1991:1991:1991))
        (PORT d[0] (1516:1516:1516) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1992:1992:1992))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1992:1992:1992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1992:1992:1992))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1992:1992:1992))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1140:1140:1140))
        (PORT d[1] (962:962:962) (1120:1120:1120))
        (PORT d[2] (985:985:985) (1156:1156:1156))
        (PORT d[3] (981:981:981) (1155:1155:1155))
        (PORT d[4] (1096:1096:1096) (1276:1276:1276))
        (PORT d[5] (1565:1565:1565) (1852:1852:1852))
        (PORT d[6] (1262:1262:1262) (1450:1450:1450))
        (PORT d[7] (1079:1079:1079) (1248:1248:1248))
        (PORT d[8] (912:912:912) (1048:1048:1048))
        (PORT d[9] (1072:1072:1072) (1263:1263:1263))
        (PORT d[10] (1103:1103:1103) (1273:1273:1273))
        (PORT d[11] (1019:1019:1019) (1183:1183:1183))
        (PORT d[12] (1106:1106:1106) (1279:1279:1279))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (701:701:701) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1445:1445:1445))
        (PORT datab (1471:1471:1471) (1660:1660:1660))
        (PORT datac (1590:1590:1590) (1832:1832:1832))
        (PORT datad (738:738:738) (839:839:839))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1462:1462:1462))
        (PORT clk (2006:2006:2006) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1700:1700:1700))
        (PORT d[1] (1387:1387:1387) (1646:1646:1646))
        (PORT d[2] (1364:1364:1364) (1624:1624:1624))
        (PORT d[3] (1492:1492:1492) (1786:1786:1786))
        (PORT d[4] (1258:1258:1258) (1494:1494:1494))
        (PORT d[5] (1715:1715:1715) (2009:2009:2009))
        (PORT d[6] (1581:1581:1581) (1895:1895:1895))
        (PORT d[7] (1587:1587:1587) (1881:1881:1881))
        (PORT d[8] (1540:1540:1540) (1844:1844:1844))
        (PORT d[9] (1693:1693:1693) (1996:1996:1996))
        (PORT d[10] (1856:1856:1856) (2194:2194:2194))
        (PORT d[11] (2004:2004:2004) (2380:2380:2380))
        (PORT d[12] (1658:1658:1658) (1970:1970:1970))
        (PORT clk (2004:2004:2004) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1645:1645:1645))
        (PORT clk (2004:2004:2004) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2255:2255:2255))
        (PORT d[0] (1742:1742:1742) (1938:1938:1938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1519:1519:1519))
        (PORT d[1] (2055:2055:2055) (2368:2368:2368))
        (PORT d[2] (1982:1982:1982) (2343:2343:2343))
        (PORT d[3] (1718:1718:1718) (1989:1989:1989))
        (PORT d[4] (1546:1546:1546) (1850:1850:1850))
        (PORT d[5] (2044:2044:2044) (2436:2436:2436))
        (PORT d[6] (1702:1702:1702) (2002:2002:2002))
        (PORT d[7] (1690:1690:1690) (1980:1980:1980))
        (PORT d[8] (1376:1376:1376) (1633:1633:1633))
        (PORT d[9] (1449:1449:1449) (1716:1716:1716))
        (PORT d[10] (1122:1122:1122) (1315:1315:1315))
        (PORT d[11] (1284:1284:1284) (1508:1508:1508))
        (PORT d[12] (1210:1210:1210) (1426:1426:1426))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (1014:1014:1014) (1142:1142:1142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1451:1451:1451))
        (PORT clk (1986:1986:1986) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1661:1661:1661))
        (PORT d[1] (1327:1327:1327) (1570:1570:1570))
        (PORT d[2] (1449:1449:1449) (1730:1730:1730))
        (PORT d[3] (1301:1301:1301) (1568:1568:1568))
        (PORT d[4] (1044:1044:1044) (1257:1257:1257))
        (PORT d[5] (1916:1916:1916) (2242:2242:2242))
        (PORT d[6] (1979:1979:1979) (2341:2341:2341))
        (PORT d[7] (1709:1709:1709) (2011:2011:2011))
        (PORT d[8] (1679:1679:1679) (1992:1992:1992))
        (PORT d[9] (1471:1471:1471) (1745:1745:1745))
        (PORT d[10] (1721:1721:1721) (2041:2041:2041))
        (PORT d[11] (1450:1450:1450) (1716:1716:1716))
        (PORT d[12] (1851:1851:1851) (2188:2188:2188))
        (PORT clk (1984:1984:1984) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1540:1540:1540))
        (PORT clk (1984:1984:1984) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2217:2217:2217))
        (PORT d[0] (1674:1674:1674) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1672:1672:1672))
        (PORT d[1] (1698:1698:1698) (1963:1963:1963))
        (PORT d[2] (2093:2093:2093) (2485:2485:2485))
        (PORT d[3] (1533:1533:1533) (1775:1775:1775))
        (PORT d[4] (1601:1601:1601) (1923:1923:1923))
        (PORT d[5] (1654:1654:1654) (1976:1976:1976))
        (PORT d[6] (2037:2037:2037) (2376:2376:2376))
        (PORT d[7] (1606:1606:1606) (1847:1847:1847))
        (PORT d[8] (1078:1078:1078) (1275:1275:1275))
        (PORT d[9] (1264:1264:1264) (1497:1497:1497))
        (PORT d[10] (1191:1191:1191) (1409:1409:1409))
        (PORT d[11] (1095:1095:1095) (1280:1280:1280))
        (PORT d[12] (1208:1208:1208) (1424:1424:1424))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (949:949:949) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1442:1442:1442))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (593:593:593) (671:671:671))
        (PORT datad (349:349:349) (399:399:399))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (446:446:446))
        (PORT datac (1750:1750:1750) (2085:2085:2085))
        (PORT datad (734:734:734) (830:830:830))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1137:1137:1137))
        (PORT clk (1657:1657:1657) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1447:1447:1447))
        (PORT d[1] (763:763:763) (902:902:902))
        (PORT d[2] (778:778:778) (934:934:934))
        (PORT d[3] (875:875:875) (1031:1031:1031))
        (PORT d[4] (1149:1149:1149) (1342:1342:1342))
        (PORT d[5] (751:751:751) (884:884:884))
        (PORT d[6] (734:734:734) (869:869:869))
        (PORT d[7] (592:592:592) (710:710:710))
        (PORT d[8] (734:734:734) (877:877:877))
        (PORT d[9] (552:552:552) (656:656:656))
        (PORT d[10] (852:852:852) (993:993:993))
        (PORT d[11] (679:679:679) (797:797:797))
        (PORT d[12] (944:944:944) (1112:1112:1112))
        (PORT clk (1655:1655:1655) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (702:702:702) (747:747:747))
        (PORT clk (1655:1655:1655) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1820:1820:1820))
        (PORT d[0] (990:990:990) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1359:1359:1359))
        (PORT d[1] (1211:1211:1211) (1394:1394:1394))
        (PORT d[2] (1296:1296:1296) (1530:1530:1530))
        (PORT d[3] (1010:1010:1010) (1192:1192:1192))
        (PORT d[4] (940:940:940) (1089:1089:1089))
        (PORT d[5] (1225:1225:1225) (1434:1434:1434))
        (PORT d[6] (1350:1350:1350) (1581:1581:1581))
        (PORT d[7] (928:928:928) (1061:1061:1061))
        (PORT d[8] (950:950:950) (1103:1103:1103))
        (PORT d[9] (862:862:862) (980:980:980))
        (PORT d[10] (1111:1111:1111) (1278:1278:1278))
        (PORT d[11] (891:891:891) (1031:1031:1031))
        (PORT d[12] (970:970:970) (1122:1122:1122))
        (PORT clk (1272:1272:1272) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1296:1296:1296))
        (PORT d[0] (840:840:840) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1387:1387:1387))
        (PORT clk (1359:1359:1359) (1502:1502:1502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1440:1440:1440))
        (PORT d[1] (1117:1117:1117) (1301:1301:1301))
        (PORT d[2] (999:999:999) (1189:1189:1189))
        (PORT d[3] (1214:1214:1214) (1450:1450:1450))
        (PORT d[4] (1055:1055:1055) (1244:1244:1244))
        (PORT d[5] (1120:1120:1120) (1314:1314:1314))
        (PORT d[6] (1030:1030:1030) (1196:1196:1196))
        (PORT d[7] (907:907:907) (1067:1067:1067))
        (PORT d[8] (1466:1466:1466) (1749:1749:1749))
        (PORT d[9] (1132:1132:1132) (1327:1327:1327))
        (PORT d[10] (1217:1217:1217) (1411:1411:1411))
        (PORT d[11] (1204:1204:1204) (1385:1385:1385))
        (PORT d[12] (1280:1280:1280) (1495:1495:1495))
        (PORT clk (1357:1357:1357) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1133:1133:1133))
        (PORT clk (1357:1357:1357) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1502:1502:1502))
        (PORT d[0] (1321:1321:1321) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1781:1781:1781))
        (PORT d[1] (2346:2346:2346) (2732:2732:2732))
        (PORT d[2] (1293:1293:1293) (1520:1520:1520))
        (PORT d[3] (1039:1039:1039) (1229:1229:1229))
        (PORT d[4] (1316:1316:1316) (1555:1555:1555))
        (PORT d[5] (1214:1214:1214) (1420:1420:1420))
        (PORT d[6] (1702:1702:1702) (1967:1967:1967))
        (PORT d[7] (1262:1262:1262) (1437:1437:1437))
        (PORT d[8] (1191:1191:1191) (1388:1388:1388))
        (PORT d[9] (1285:1285:1285) (1479:1479:1479))
        (PORT d[10] (1539:1539:1539) (1783:1783:1783))
        (PORT d[11] (1229:1229:1229) (1413:1413:1413))
        (PORT d[12] (1329:1329:1329) (1539:1539:1539))
        (PORT clk (1278:1278:1278) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1302:1302:1302))
        (PORT d[0] (1017:1017:1017) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (964:964:964))
        (PORT datab (513:513:513) (594:594:594))
        (PORT datac (1565:1565:1565) (1853:1853:1853))
        (PORT datad (1254:1254:1254) (1433:1433:1433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1696:1696:1696))
        (PORT clk (1884:1884:1884) (2117:2117:2117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1938:1938:1938))
        (PORT d[1] (1874:1874:1874) (2195:2195:2195))
        (PORT d[2] (1700:1700:1700) (2016:2016:2016))
        (PORT d[3] (1888:1888:1888) (2266:2266:2266))
        (PORT d[4] (1686:1686:1686) (1991:1991:1991))
        (PORT d[5] (1371:1371:1371) (1628:1628:1628))
        (PORT d[6] (1929:1929:1929) (2309:2309:2309))
        (PORT d[7] (2443:2443:2443) (2858:2858:2858))
        (PORT d[8] (1475:1475:1475) (1766:1766:1766))
        (PORT d[9] (1789:1789:1789) (2100:2100:2100))
        (PORT d[10] (1748:1748:1748) (2069:2069:2069))
        (PORT d[11] (1829:1829:1829) (2177:2177:2177))
        (PORT d[12] (2088:2088:2088) (2472:2472:2472))
        (PORT clk (1882:1882:1882) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1783:1783:1783))
        (PORT clk (1882:1882:1882) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (2117:2117:2117))
        (PORT d[0] (1866:1866:1866) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1939:1939:1939))
        (PORT d[1] (1979:1979:1979) (2312:2312:2312))
        (PORT d[2] (1565:1565:1565) (1847:1847:1847))
        (PORT d[3] (1902:1902:1902) (2261:2261:2261))
        (PORT d[4] (1889:1889:1889) (2250:2250:2250))
        (PORT d[5] (1920:1920:1920) (2261:2261:2261))
        (PORT d[6] (2231:2231:2231) (2591:2591:2591))
        (PORT d[7] (1651:1651:1651) (1931:1931:1931))
        (PORT d[8] (1435:1435:1435) (1691:1691:1691))
        (PORT d[9] (1395:1395:1395) (1656:1656:1656))
        (PORT d[10] (1700:1700:1700) (1992:1992:1992))
        (PORT d[11] (1512:1512:1512) (1783:1783:1783))
        (PORT d[12] (1481:1481:1481) (1738:1738:1738))
        (PORT clk (1282:1282:1282) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1307:1307:1307))
        (PORT d[0] (1282:1282:1282) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1370:1370:1370))
        (PORT clk (1389:1389:1389) (1535:1535:1535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1430:1430:1430))
        (PORT d[1] (1071:1071:1071) (1254:1254:1254))
        (PORT d[2] (1156:1156:1156) (1358:1358:1358))
        (PORT d[3] (1257:1257:1257) (1507:1507:1507))
        (PORT d[4] (1030:1030:1030) (1209:1209:1209))
        (PORT d[5] (1286:1286:1286) (1509:1509:1509))
        (PORT d[6] (1201:1201:1201) (1388:1388:1388))
        (PORT d[7] (1067:1067:1067) (1241:1241:1241))
        (PORT d[8] (1534:1534:1534) (1827:1827:1827))
        (PORT d[9] (1263:1263:1263) (1483:1483:1483))
        (PORT d[10] (1060:1060:1060) (1231:1231:1231))
        (PORT d[11] (1048:1048:1048) (1207:1207:1207))
        (PORT d[12] (1467:1467:1467) (1710:1710:1710))
        (PORT clk (1387:1387:1387) (1533:1533:1533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1156:1156:1156))
        (PORT clk (1387:1387:1387) (1533:1533:1533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1535:1535:1535))
        (PORT d[0] (1346:1346:1346) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2112:2112:2112))
        (PORT d[1] (2329:2329:2329) (2712:2712:2712))
        (PORT d[2] (1277:1277:1277) (1500:1500:1500))
        (PORT d[3] (1215:1215:1215) (1431:1431:1431))
        (PORT d[4] (1656:1656:1656) (1942:1942:1942))
        (PORT d[5] (1063:1063:1063) (1252:1252:1252))
        (PORT d[6] (1677:1677:1677) (1938:1938:1938))
        (PORT d[7] (1541:1541:1541) (1754:1754:1754))
        (PORT d[8] (1542:1542:1542) (1815:1815:1815))
        (PORT d[9] (1189:1189:1189) (1387:1387:1387))
        (PORT d[10] (1525:1525:1525) (1769:1769:1769))
        (PORT d[11] (1306:1306:1306) (1529:1529:1529))
        (PORT d[12] (1298:1298:1298) (1501:1501:1501))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (861:861:861) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1088:1088:1088) (1255:1255:1255))
        (PORT datac (338:338:338) (390:390:390))
        (PORT datad (1254:1254:1254) (1433:1433:1433))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (1093:1093:1093))
        (PORT clk (1497:1497:1497) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1255:1255:1255))
        (PORT d[1] (1129:1129:1129) (1315:1315:1315))
        (PORT d[2] (806:806:806) (961:961:961))
        (PORT d[3] (1228:1228:1228) (1468:1468:1468))
        (PORT d[4] (1129:1129:1129) (1319:1319:1319))
        (PORT d[5] (758:758:758) (892:892:892))
        (PORT d[6] (843:843:843) (985:985:985))
        (PORT d[7] (862:862:862) (1011:1011:1011))
        (PORT d[8] (755:755:755) (904:904:904))
        (PORT d[9] (1599:1599:1599) (1862:1862:1862))
        (PORT d[10] (705:705:705) (826:826:826))
        (PORT d[11] (716:716:716) (840:840:840))
        (PORT d[12] (1117:1117:1117) (1314:1314:1314))
        (PORT clk (1495:1495:1495) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (943:943:943))
        (PORT clk (1495:1495:1495) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1639:1639:1639))
        (PORT d[0] (1153:1153:1153) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1640:1640:1640))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1640:1640:1640))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1640:1640:1640))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1572:1572:1572))
        (PORT d[1] (1383:1383:1383) (1588:1588:1588))
        (PORT d[2] (1276:1276:1276) (1507:1507:1507))
        (PORT d[3] (1141:1141:1141) (1344:1344:1344))
        (PORT d[4] (1306:1306:1306) (1548:1548:1548))
        (PORT d[5] (1052:1052:1052) (1242:1242:1242))
        (PORT d[6] (1354:1354:1354) (1583:1583:1583))
        (PORT d[7] (936:936:936) (1071:1071:1071))
        (PORT d[8] (1220:1220:1220) (1436:1436:1436))
        (PORT d[9] (925:925:925) (1065:1065:1065))
        (PORT d[10] (1334:1334:1334) (1538:1538:1538))
        (PORT d[11] (989:989:989) (1133:1133:1133))
        (PORT d[12] (959:959:959) (1105:1105:1105))
        (PORT clk (1259:1259:1259) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1282:1282:1282))
        (PORT d[0] (703:703:703) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1281:1281:1281))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (731:731:731) (842:842:842))
        (PORT clk (1504:1504:1504) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (827:827:827))
        (PORT d[1] (949:949:949) (1097:1097:1097))
        (PORT d[2] (1134:1134:1134) (1357:1357:1357))
        (PORT d[3] (931:931:931) (1101:1101:1101))
        (PORT d[4] (958:958:958) (1093:1093:1093))
        (PORT d[5] (1125:1125:1125) (1285:1285:1285))
        (PORT d[6] (1017:1017:1017) (1220:1220:1220))
        (PORT d[7] (1586:1586:1586) (1851:1851:1851))
        (PORT d[8] (1509:1509:1509) (1808:1808:1808))
        (PORT d[9] (1124:1124:1124) (1293:1293:1293))
        (PORT d[10] (1364:1364:1364) (1620:1620:1620))
        (PORT d[11] (918:918:918) (1101:1101:1101))
        (PORT d[12] (1250:1250:1250) (1443:1443:1443))
        (PORT clk (1502:1502:1502) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (856:856:856))
        (PORT clk (1502:1502:1502) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1645:1645:1645))
        (PORT d[0] (1090:1090:1090) (1149:1149:1149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1646:1646:1646))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1646:1646:1646))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1646:1646:1646))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1996:1996:1996))
        (PORT d[1] (1101:1101:1101) (1262:1262:1262))
        (PORT d[2] (1095:1095:1095) (1270:1270:1270))
        (PORT d[3] (1455:1455:1455) (1735:1735:1735))
        (PORT d[4] (1705:1705:1705) (1975:1975:1975))
        (PORT d[5] (953:953:953) (1126:1126:1126))
        (PORT d[6] (1047:1047:1047) (1184:1184:1184))
        (PORT d[7] (1488:1488:1488) (1740:1740:1740))
        (PORT d[8] (1304:1304:1304) (1542:1542:1542))
        (PORT d[9] (1493:1493:1493) (1766:1766:1766))
        (PORT d[10] (1407:1407:1407) (1652:1652:1652))
        (PORT d[11] (1233:1233:1233) (1464:1464:1464))
        (PORT d[12] (1100:1100:1100) (1291:1291:1291))
        (PORT clk (1275:1275:1275) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (PORT d[0] (968:968:968) (1075:1075:1075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1299:1299:1299))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1318:1318:1318))
        (PORT clk (1406:1406:1406) (1530:1530:1530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1429:1429:1429))
        (PORT d[1] (1065:1065:1065) (1243:1243:1243))
        (PORT d[2] (1364:1364:1364) (1602:1602:1602))
        (PORT d[3] (1238:1238:1238) (1484:1484:1484))
        (PORT d[4] (1073:1073:1073) (1262:1262:1262))
        (PORT d[5] (1295:1295:1295) (1523:1523:1523))
        (PORT d[6] (1372:1372:1372) (1581:1581:1581))
        (PORT d[7] (1262:1262:1262) (1470:1470:1470))
        (PORT d[8] (1633:1633:1633) (1940:1940:1940))
        (PORT d[9] (1421:1421:1421) (1662:1662:1662))
        (PORT d[10] (1419:1419:1419) (1639:1639:1639))
        (PORT d[11] (1389:1389:1389) (1661:1661:1661))
        (PORT d[12] (1615:1615:1615) (1890:1890:1890))
        (PORT clk (1404:1404:1404) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (987:987:987))
        (PORT clk (1404:1404:1404) (1528:1528:1528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1530:1530:1530))
        (PORT d[0] (1177:1177:1177) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2081:2081:2081))
        (PORT d[1] (2154:2154:2154) (2513:2513:2513))
        (PORT d[2] (1636:1636:1636) (1937:1937:1937))
        (PORT d[3] (1207:1207:1207) (1431:1431:1431))
        (PORT d[4] (1693:1693:1693) (1989:1989:1989))
        (PORT d[5] (1438:1438:1438) (1683:1683:1683))
        (PORT d[6] (1919:1919:1919) (2230:2230:2230))
        (PORT d[7] (1605:1605:1605) (1871:1871:1871))
        (PORT d[8] (1373:1373:1373) (1626:1626:1626))
        (PORT d[9] (1372:1372:1372) (1603:1603:1603))
        (PORT d[10] (1518:1518:1518) (1753:1753:1753))
        (PORT d[11] (1333:1333:1333) (1551:1551:1551))
        (PORT d[12] (1317:1317:1317) (1524:1524:1524))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT d[0] (927:927:927) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1213:1213:1213))
        (PORT datab (1549:1549:1549) (1826:1826:1826))
        (PORT datac (1958:1958:1958) (2291:2291:2291))
        (PORT datad (673:673:673) (750:750:750))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (917:917:917))
        (PORT clk (1300:1300:1300) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1523:1523:1523))
        (PORT d[1] (1582:1582:1582) (1856:1856:1856))
        (PORT d[2] (1541:1541:1541) (1840:1840:1840))
        (PORT d[3] (1163:1163:1163) (1384:1384:1384))
        (PORT d[4] (967:967:967) (1145:1145:1145))
        (PORT d[5] (1437:1437:1437) (1686:1686:1686))
        (PORT d[6] (1231:1231:1231) (1471:1471:1471))
        (PORT d[7] (1462:1462:1462) (1727:1727:1727))
        (PORT d[8] (1382:1382:1382) (1639:1639:1639))
        (PORT d[9] (1294:1294:1294) (1524:1524:1524))
        (PORT d[10] (1378:1378:1378) (1631:1631:1631))
        (PORT d[11] (1292:1292:1292) (1546:1546:1546))
        (PORT d[12] (1346:1346:1346) (1576:1576:1576))
        (PORT clk (1298:1298:1298) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1319:1319:1319))
        (PORT clk (1298:1298:1298) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1407:1407:1407))
        (PORT d[0] (1500:1500:1500) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2082:2082:2082))
        (PORT d[1] (2099:2099:2099) (2440:2440:2440))
        (PORT d[2] (1880:1880:1880) (2215:2215:2215))
        (PORT d[3] (1669:1669:1669) (1986:1986:1986))
        (PORT d[4] (1780:1780:1780) (2072:2072:2072))
        (PORT d[5] (1152:1152:1152) (1359:1359:1359))
        (PORT d[6] (1870:1870:1870) (2190:2190:2190))
        (PORT d[7] (1790:1790:1790) (2103:2103:2103))
        (PORT d[8] (1524:1524:1524) (1784:1784:1784))
        (PORT d[9] (1294:1294:1294) (1519:1519:1519))
        (PORT d[10] (1683:1683:1683) (1965:1965:1965))
        (PORT d[11] (1427:1427:1427) (1691:1691:1691))
        (PORT d[12] (1332:1332:1332) (1552:1552:1552))
        (PORT clk (1283:1283:1283) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1307:1307:1307))
        (PORT d[0] (1169:1169:1169) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (853:853:853))
        (PORT datab (1971:1971:1971) (2309:2309:2309))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (610:610:610) (688:688:688))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1437:1437:1437))
        (PORT clk (1389:1389:1389) (1479:1479:1479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1340:1340:1340))
        (PORT d[1] (1169:1169:1169) (1371:1371:1371))
        (PORT d[2] (1674:1674:1674) (1949:1949:1949))
        (PORT d[3] (1426:1426:1426) (1694:1694:1694))
        (PORT d[4] (1363:1363:1363) (1588:1588:1588))
        (PORT d[5] (1329:1329:1329) (1560:1560:1560))
        (PORT d[6] (1564:1564:1564) (1799:1799:1799))
        (PORT d[7] (1471:1471:1471) (1733:1733:1733))
        (PORT d[8] (1636:1636:1636) (1924:1924:1924))
        (PORT d[9] (1365:1365:1365) (1589:1589:1589))
        (PORT d[10] (1620:1620:1620) (1871:1871:1871))
        (PORT d[11] (1513:1513:1513) (1790:1790:1790))
        (PORT d[12] (1469:1469:1469) (1723:1723:1723))
        (PORT clk (1387:1387:1387) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1345:1345:1345))
        (PORT clk (1387:1387:1387) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1479:1479:1479))
        (PORT d[0] (1505:1505:1505) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (2207:2207:2207))
        (PORT d[1] (2313:2313:2313) (2692:2692:2692))
        (PORT d[2] (1415:1415:1415) (1672:1672:1672))
        (PORT d[3] (1224:1224:1224) (1454:1454:1454))
        (PORT d[4] (1308:1308:1308) (1546:1546:1546))
        (PORT d[5] (1086:1086:1086) (1273:1273:1273))
        (PORT d[6] (1962:1962:1962) (2286:2286:2286))
        (PORT d[7] (1818:1818:1818) (2120:2120:2120))
        (PORT d[8] (1448:1448:1448) (1709:1709:1709))
        (PORT d[9] (1491:1491:1491) (1764:1764:1764))
        (PORT d[10] (1588:1588:1588) (1860:1860:1860))
        (PORT d[11] (1432:1432:1432) (1647:1647:1647))
        (PORT d[12] (1626:1626:1626) (1862:1862:1862))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (969:969:969) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1284:1284:1284))
        (PORT clk (1337:1337:1337) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1655:1655:1655))
        (PORT d[1] (1323:1323:1323) (1534:1534:1534))
        (PORT d[2] (1574:1574:1574) (1879:1879:1879))
        (PORT d[3] (1214:1214:1214) (1445:1445:1445))
        (PORT d[4] (1376:1376:1376) (1615:1615:1615))
        (PORT d[5] (1789:1789:1789) (2099:2099:2099))
        (PORT d[6] (1550:1550:1550) (1833:1833:1833))
        (PORT d[7] (1624:1624:1624) (1918:1918:1918))
        (PORT d[8] (1763:1763:1763) (2061:2061:2061))
        (PORT d[9] (1585:1585:1585) (1855:1855:1855))
        (PORT d[10] (1482:1482:1482) (1749:1749:1749))
        (PORT d[11] (1358:1358:1358) (1613:1613:1613))
        (PORT d[12] (1425:1425:1425) (1665:1665:1665))
        (PORT clk (1335:1335:1335) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1452:1452:1452))
        (PORT clk (1335:1335:1335) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1451:1451:1451))
        (PORT d[0] (1450:1450:1450) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2130:2130:2130))
        (PORT d[1] (1675:1675:1675) (1937:1937:1937))
        (PORT d[2] (2257:2257:2257) (2671:2671:2671))
        (PORT d[3] (1670:1670:1670) (1987:1987:1987))
        (PORT d[4] (1473:1473:1473) (1744:1744:1744))
        (PORT d[5] (1369:1369:1369) (1620:1620:1620))
        (PORT d[6] (2355:2355:2355) (2732:2732:2732))
        (PORT d[7] (1708:1708:1708) (1998:1998:1998))
        (PORT d[8] (1676:1676:1676) (1963:1963:1963))
        (PORT d[9] (1911:1911:1911) (2247:2247:2247))
        (PORT d[10] (1776:1776:1776) (2073:2073:2073))
        (PORT d[11] (1637:1637:1637) (1939:1939:1939))
        (PORT d[12] (1450:1450:1450) (1696:1696:1696))
        (PORT clk (1284:1284:1284) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1309:1309:1309))
        (PORT d[0] (1233:1233:1233) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1308:1308:1308))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (2297:2297:2297))
        (PORT datab (1551:1551:1551) (1828:1828:1828))
        (PORT datac (893:893:893) (1003:1003:1003))
        (PORT datad (998:998:998) (1146:1146:1146))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1360:1360:1360))
        (PORT clk (1323:1323:1323) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1223:1223:1223))
        (PORT d[1] (1312:1312:1312) (1530:1530:1530))
        (PORT d[2] (1670:1670:1670) (1944:1944:1944))
        (PORT d[3] (1421:1421:1421) (1689:1689:1689))
        (PORT d[4] (1243:1243:1243) (1460:1460:1460))
        (PORT d[5] (1328:1328:1328) (1559:1559:1559))
        (PORT d[6] (1564:1564:1564) (1799:1799:1799))
        (PORT d[7] (1547:1547:1547) (1837:1837:1837))
        (PORT d[8] (1673:1673:1673) (1987:1987:1987))
        (PORT d[9] (1347:1347:1347) (1567:1567:1567))
        (PORT d[10] (1607:1607:1607) (1851:1851:1851))
        (PORT d[11] (1543:1543:1543) (1841:1841:1841))
        (PORT d[12] (1462:1462:1462) (1716:1716:1716))
        (PORT clk (1321:1321:1321) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1302:1302:1302))
        (PORT clk (1321:1321:1321) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1414:1414:1414))
        (PORT d[0] (1462:1462:1462) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (2022:2022:2022))
        (PORT d[1] (2341:2341:2341) (2730:2730:2730))
        (PORT d[2] (1387:1387:1387) (1642:1642:1642))
        (PORT d[3] (1253:1253:1253) (1488:1488:1488))
        (PORT d[4] (1480:1480:1480) (1748:1748:1748))
        (PORT d[5] (1432:1432:1432) (1676:1676:1676))
        (PORT d[6] (2085:2085:2085) (2424:2424:2424))
        (PORT d[7] (1844:1844:1844) (2155:2155:2155))
        (PORT d[8] (1337:1337:1337) (1587:1587:1587))
        (PORT d[9] (1640:1640:1640) (1934:1934:1934))
        (PORT d[10] (1570:1570:1570) (1839:1839:1839))
        (PORT d[11] (1479:1479:1479) (1720:1720:1720))
        (PORT d[12] (1283:1283:1283) (1473:1473:1473))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (984:984:984) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1170:1170:1170))
        (PORT clk (1243:1243:1243) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1680:1680:1680))
        (PORT d[1] (1603:1603:1603) (1885:1885:1885))
        (PORT d[2] (1512:1512:1512) (1789:1789:1789))
        (PORT d[3] (1383:1383:1383) (1634:1634:1634))
        (PORT d[4] (1773:1773:1773) (2092:2092:2092))
        (PORT d[5] (1687:1687:1687) (1986:1986:1986))
        (PORT d[6] (1453:1453:1453) (1730:1730:1730))
        (PORT d[7] (1499:1499:1499) (1767:1767:1767))
        (PORT d[8] (1630:1630:1630) (1920:1920:1920))
        (PORT d[9] (1697:1697:1697) (1979:1979:1979))
        (PORT d[10] (1693:1693:1693) (1993:1993:1993))
        (PORT d[11] (1530:1530:1530) (1808:1808:1808))
        (PORT d[12] (1578:1578:1578) (1845:1845:1845))
        (PORT clk (1241:1241:1241) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1545:1545:1545))
        (PORT clk (1241:1241:1241) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1333:1333:1333))
        (PORT d[0] (1659:1659:1659) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2120:2120:2120))
        (PORT d[1] (1741:1741:1741) (2024:2024:2024))
        (PORT d[2] (1978:1978:1978) (2335:2335:2335))
        (PORT d[3] (1988:1988:1988) (2331:2331:2331))
        (PORT d[4] (1666:1666:1666) (1962:1962:1962))
        (PORT d[5] (1528:1528:1528) (1805:1805:1805))
        (PORT d[6] (2340:2340:2340) (2735:2735:2735))
        (PORT d[7] (1758:1758:1758) (2057:2057:2057))
        (PORT d[8] (1687:1687:1687) (1979:1979:1979))
        (PORT d[9] (1698:1698:1698) (1997:1997:1997))
        (PORT d[10] (1688:1688:1688) (1978:1978:1978))
        (PORT d[11] (1644:1644:1644) (1942:1942:1942))
        (PORT d[12] (1716:1716:1716) (2004:2004:2004))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1304:1304:1304) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (881:881:881) (991:991:991))
        (PORT datac (1434:1434:1434) (1634:1634:1634))
        (PORT datad (1538:1538:1538) (1806:1806:1806))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (3062:3062:3062) (3539:3539:3539))
        (PORT datac (2278:2278:2278) (2682:2682:2682))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1524:1524:1524))
        (PORT clk (1305:1305:1305) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1287:1287:1287))
        (PORT d[1] (1141:1141:1141) (1344:1344:1344))
        (PORT d[2] (1553:1553:1553) (1810:1810:1810))
        (PORT d[3] (1256:1256:1256) (1495:1495:1495))
        (PORT d[4] (1626:1626:1626) (1932:1932:1932))
        (PORT d[5] (1309:1309:1309) (1538:1538:1538))
        (PORT d[6] (1703:1703:1703) (2013:2013:2013))
        (PORT d[7] (1488:1488:1488) (1764:1764:1764))
        (PORT d[8] (1544:1544:1544) (1839:1839:1839))
        (PORT d[9] (1370:1370:1370) (1594:1594:1594))
        (PORT d[10] (1588:1588:1588) (1831:1831:1831))
        (PORT d[11] (1387:1387:1387) (1654:1654:1654))
        (PORT d[12] (1470:1470:1470) (1727:1727:1727))
        (PORT clk (1303:1303:1303) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1055:1055:1055) (1157:1157:1157))
        (PORT clk (1303:1303:1303) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1424:1424:1424))
        (PORT d[0] (1339:1339:1339) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2057:2057:2057))
        (PORT d[1] (2285:2285:2285) (2665:2665:2665))
        (PORT d[2] (1481:1481:1481) (1765:1765:1765))
        (PORT d[3] (1217:1217:1217) (1443:1443:1443))
        (PORT d[4] (1505:1505:1505) (1773:1773:1773))
        (PORT d[5] (1401:1401:1401) (1638:1638:1638))
        (PORT d[6] (1712:1712:1712) (1981:1981:1981))
        (PORT d[7] (1914:1914:1914) (2244:2244:2244))
        (PORT d[8] (1495:1495:1495) (1770:1770:1770))
        (PORT d[9] (1500:1500:1500) (1779:1779:1779))
        (PORT d[10] (1354:1354:1354) (1574:1574:1574))
        (PORT d[11] (1460:1460:1460) (1689:1689:1689))
        (PORT d[12] (1482:1482:1482) (1706:1706:1706))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (1115:1115:1115) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1367:1367:1367))
        (PORT clk (1552:1552:1552) (1707:1707:1707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1256:1256:1256))
        (PORT d[1] (1441:1441:1441) (1694:1694:1694))
        (PORT d[2] (1450:1450:1450) (1723:1723:1723))
        (PORT d[3] (1386:1386:1386) (1646:1646:1646))
        (PORT d[4] (1400:1400:1400) (1651:1651:1651))
        (PORT d[5] (1533:1533:1533) (1801:1801:1801))
        (PORT d[6] (1646:1646:1646) (1971:1971:1971))
        (PORT d[7] (1493:1493:1493) (1764:1764:1764))
        (PORT d[8] (1245:1245:1245) (1486:1486:1486))
        (PORT d[9] (1514:1514:1514) (1787:1787:1787))
        (PORT d[10] (1542:1542:1542) (1819:1819:1819))
        (PORT d[11] (1434:1434:1434) (1716:1716:1716))
        (PORT d[12] (1772:1772:1772) (2091:2091:2091))
        (PORT clk (1550:1550:1550) (1705:1705:1705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1400:1400:1400))
        (PORT clk (1550:1550:1550) (1705:1705:1705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1707:1707:1707))
        (PORT d[0] (1539:1539:1539) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2066:2066:2066))
        (PORT d[1] (2012:2012:2012) (2356:2356:2356))
        (PORT d[2] (1474:1474:1474) (1724:1724:1724))
        (PORT d[3] (1869:1869:1869) (2213:2213:2213))
        (PORT d[4] (1625:1625:1625) (1936:1936:1936))
        (PORT d[5] (1449:1449:1449) (1714:1714:1714))
        (PORT d[6] (1755:1755:1755) (2046:2046:2046))
        (PORT d[7] (1708:1708:1708) (2013:2013:2013))
        (PORT d[8] (1143:1143:1143) (1354:1354:1354))
        (PORT d[9] (1311:1311:1311) (1543:1543:1543))
        (PORT d[10] (1654:1654:1654) (1923:1923:1923))
        (PORT d[11] (1267:1267:1267) (1458:1458:1458))
        (PORT d[12] (1233:1233:1233) (1452:1452:1452))
        (PORT clk (1292:1292:1292) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1317:1317:1317))
        (PORT d[0] (1048:1048:1048) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1316:1316:1316))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1303:1303:1303))
        (PORT clk (1264:1264:1264) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1814:1814:1814))
        (PORT d[1] (1574:1574:1574) (1847:1847:1847))
        (PORT d[2] (1550:1550:1550) (1846:1846:1846))
        (PORT d[3] (1495:1495:1495) (1758:1758:1758))
        (PORT d[4] (1618:1618:1618) (1921:1921:1921))
        (PORT d[5] (1695:1695:1695) (1993:1993:1993))
        (PORT d[6] (1453:1453:1453) (1730:1730:1730))
        (PORT d[7] (1638:1638:1638) (1930:1930:1930))
        (PORT d[8] (1637:1637:1637) (1928:1928:1928))
        (PORT d[9] (1757:1757:1757) (2048:2048:2048))
        (PORT d[10] (1606:1606:1606) (1900:1900:1900))
        (PORT d[11] (1691:1691:1691) (1998:1998:1998))
        (PORT d[12] (1593:1593:1593) (1862:1862:1862))
        (PORT clk (1262:1262:1262) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1581:1581:1581))
        (PORT clk (1262:1262:1262) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1357:1357:1357))
        (PORT d[0] (1718:1718:1718) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (2085:2085:2085))
        (PORT d[1] (1888:1888:1888) (2188:2188:2188))
        (PORT d[2] (1945:1945:1945) (2290:2290:2290))
        (PORT d[3] (1869:1869:1869) (2214:2214:2214))
        (PORT d[4] (1470:1470:1470) (1732:1732:1732))
        (PORT d[5] (1537:1537:1537) (1812:1812:1812))
        (PORT d[6] (2331:2331:2331) (2725:2725:2725))
        (PORT d[7] (1723:1723:1723) (2013:2013:2013))
        (PORT d[8] (1678:1678:1678) (1965:1965:1965))
        (PORT d[9] (1722:1722:1722) (2027:2027:2027))
        (PORT d[10] (1677:1677:1677) (1961:1961:1961))
        (PORT d[11] (1657:1657:1657) (1961:1961:1961))
        (PORT d[12] (1722:1722:1722) (2007:2007:2007))
        (PORT clk (1306:1306:1306) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1332:1332:1332))
        (PORT d[0] (1274:1274:1274) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (907:907:907))
        (PORT clk (1261:1261:1261) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1449:1449:1449))
        (PORT d[1] (1385:1385:1385) (1629:1629:1629))
        (PORT d[2] (1527:1527:1527) (1821:1821:1821))
        (PORT d[3] (1275:1275:1275) (1502:1502:1502))
        (PORT d[4] (1289:1289:1289) (1509:1509:1509))
        (PORT d[5] (1447:1447:1447) (1700:1700:1700))
        (PORT d[6] (1230:1230:1230) (1463:1463:1463))
        (PORT d[7] (1415:1415:1415) (1678:1678:1678))
        (PORT d[8] (1500:1500:1500) (1782:1782:1782))
        (PORT d[9] (1479:1479:1479) (1738:1738:1738))
        (PORT d[10] (1444:1444:1444) (1709:1709:1709))
        (PORT d[11] (1544:1544:1544) (1831:1831:1831))
        (PORT d[12] (1633:1633:1633) (1914:1914:1914))
        (PORT clk (1259:1259:1259) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1416:1416:1416))
        (PORT clk (1259:1259:1259) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1368:1368:1368))
        (PORT d[0] (1558:1558:1558) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2053:2053:2053))
        (PORT d[1] (1929:1929:1929) (2242:2242:2242))
        (PORT d[2] (1661:1661:1661) (1968:1968:1968))
        (PORT d[3] (1623:1623:1623) (1922:1922:1922))
        (PORT d[4] (1629:1629:1629) (1893:1893:1893))
        (PORT d[5] (1294:1294:1294) (1519:1519:1519))
        (PORT d[6] (1817:1817:1817) (2119:2119:2119))
        (PORT d[7] (1769:1769:1769) (2078:2078:2078))
        (PORT d[8] (1382:1382:1382) (1635:1635:1635))
        (PORT d[9] (1518:1518:1518) (1791:1791:1791))
        (PORT d[10] (1638:1638:1638) (1911:1911:1911))
        (PORT d[11] (1452:1452:1452) (1722:1722:1722))
        (PORT d[12] (1519:1519:1519) (1762:1762:1762))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT d[0] (1191:1191:1191) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1320:1320:1320))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1379:1379:1379))
        (PORT datab (1551:1551:1551) (1828:1828:1828))
        (PORT datac (1956:1956:1956) (2288:2288:2288))
        (PORT datad (777:777:777) (882:882:882))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (817:817:817))
        (PORT datab (815:815:815) (913:913:913))
        (PORT datac (1565:1565:1565) (1852:1852:1852))
        (PORT datad (588:588:588) (673:673:673))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (2368:2368:2368))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (607:607:607) (699:699:699))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (153:153:153) (196:196:196))
        (PORT datac (2385:2385:2385) (2696:2696:2696))
        (PORT datad (122:122:122) (145:145:145))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (380:380:380))
        (PORT datab (332:332:332) (403:403:403))
        (PORT datac (471:471:471) (556:556:556))
        (PORT datad (325:325:325) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (224:224:224))
        (PORT datac (131:131:131) (174:174:174))
        (PORT datad (427:427:427) (488:488:488))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3064:3064:3064) (2727:2727:2727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3006:3006:3006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1026:1026:1026))
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1895:1895:1895))
        (PORT datab (1513:1513:1513) (1760:1760:1760))
        (PORT datac (1211:1211:1211) (1397:1397:1397))
        (PORT datad (1111:1111:1111) (1283:1283:1283))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1896:1896:1896))
        (PORT datab (1513:1513:1513) (1759:1759:1759))
        (PORT datac (1210:1210:1210) (1396:1396:1396))
        (PORT datad (1111:1111:1111) (1283:1283:1283))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1898:1898:1898))
        (PORT datab (1510:1510:1510) (1756:1756:1756))
        (PORT datac (1208:1208:1208) (1394:1394:1394))
        (PORT datad (1110:1110:1110) (1282:1282:1282))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1898:1898:1898))
        (PORT datab (1511:1511:1511) (1757:1757:1757))
        (PORT datac (1209:1209:1209) (1395:1395:1395))
        (PORT datad (1111:1111:1111) (1282:1282:1282))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1903:1903:1903))
        (PORT datab (1504:1504:1504) (1750:1750:1750))
        (PORT datac (1203:1203:1203) (1388:1388:1388))
        (PORT datad (1108:1108:1108) (1280:1280:1280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1895:1895:1895))
        (PORT datab (1514:1514:1514) (1761:1761:1761))
        (PORT datac (1212:1212:1212) (1398:1398:1398))
        (PORT datad (1112:1112:1112) (1283:1283:1283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1902:1902:1902))
        (PORT datab (1506:1506:1506) (1751:1751:1751))
        (PORT datac (1204:1204:1204) (1390:1390:1390))
        (PORT datad (1109:1109:1109) (1280:1280:1280))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1088:1088:1088))
        (PORT datab (886:886:886) (1011:1011:1011))
        (PORT datac (948:948:948) (1070:1070:1070))
        (PORT datad (670:670:670) (782:782:782))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1088:1088:1088))
        (PORT datab (886:886:886) (1012:1012:1012))
        (PORT datac (947:947:947) (1070:1070:1070))
        (PORT datad (669:669:669) (781:781:781))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1079:1079:1079))
        (PORT datab (896:896:896) (1023:1023:1023))
        (PORT datac (937:937:937) (1059:1059:1059))
        (PORT datad (661:661:661) (771:771:771))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1085:1085:1085))
        (PORT datab (889:889:889) (1015:1015:1015))
        (PORT datac (945:945:945) (1067:1067:1067))
        (PORT datad (667:667:667) (778:778:778))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1082:1082:1082))
        (PORT datab (894:894:894) (1020:1020:1020))
        (PORT datac (940:940:940) (1062:1062:1062))
        (PORT datad (663:663:663) (774:774:774))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1081:1081:1081))
        (PORT datab (894:894:894) (1020:1020:1020))
        (PORT datac (939:939:939) (1061:1061:1061))
        (PORT datad (662:662:662) (773:773:773))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1085:1085:1085))
        (PORT datab (890:890:890) (1016:1016:1016))
        (PORT datac (944:944:944) (1066:1066:1066))
        (PORT datad (666:666:666) (777:777:777))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1266:1266:1266))
        (PORT datab (866:866:866) (1018:1018:1018))
        (PORT datac (1116:1116:1116) (1264:1264:1264))
        (PORT datad (1137:1137:1137) (1285:1285:1285))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1264:1264:1264))
        (PORT datab (863:863:863) (1015:1015:1015))
        (PORT datac (1119:1119:1119) (1267:1267:1267))
        (PORT datad (1139:1139:1139) (1287:1287:1287))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1262:1262:1262))
        (PORT datab (861:861:861) (1012:1012:1012))
        (PORT datac (1122:1122:1122) (1270:1270:1270))
        (PORT datad (1140:1140:1140) (1288:1288:1288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1267:1267:1267))
        (PORT datab (867:867:867) (1019:1019:1019))
        (PORT datac (1114:1114:1114) (1261:1261:1261))
        (PORT datad (1136:1136:1136) (1284:1284:1284))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1267:1267:1267))
        (PORT datab (868:868:868) (1020:1020:1020))
        (PORT datac (1113:1113:1113) (1261:1261:1261))
        (PORT datad (1136:1136:1136) (1284:1284:1284))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1263:1263:1263))
        (PORT datab (862:862:862) (1014:1014:1014))
        (PORT datac (1120:1120:1120) (1268:1268:1268))
        (PORT datad (1139:1139:1139) (1287:1287:1287))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1261:1261:1261))
        (PORT datab (860:860:860) (1011:1011:1011))
        (PORT datac (1123:1123:1123) (1272:1272:1272))
        (PORT datad (1141:1141:1141) (1289:1289:1289))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2301:2301:2301))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1340:1340:1340) (1550:1550:1550))
        (PORT ena (1307:1307:1307) (1441:1441:1441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (879:879:879))
        (PORT datab (619:619:619) (718:718:718))
        (PORT datac (744:744:744) (854:854:854))
        (PORT datad (747:747:747) (852:852:852))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (882:882:882))
        (PORT datab (621:621:621) (721:721:721))
        (PORT datac (742:742:742) (852:852:852))
        (PORT datad (748:748:748) (853:853:853))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (880:880:880))
        (PORT datab (619:619:619) (719:719:719))
        (PORT datac (743:743:743) (853:853:853))
        (PORT datad (747:747:747) (852:852:852))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (886:886:886))
        (PORT datab (624:624:624) (725:725:725))
        (PORT datac (739:739:739) (849:849:849))
        (PORT datad (749:749:749) (855:855:855))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (884:884:884))
        (PORT datab (623:623:623) (723:723:723))
        (PORT datac (740:740:740) (851:851:851))
        (PORT datad (749:749:749) (854:854:854))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (884:884:884))
        (PORT datab (623:623:623) (723:723:723))
        (PORT datac (740:740:740) (850:850:850))
        (PORT datad (749:749:749) (854:854:854))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (882:882:882))
        (PORT datab (621:621:621) (720:720:720))
        (PORT datac (742:742:742) (852:852:852))
        (PORT datad (748:748:748) (853:853:853))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
