// Seed: 3840535240
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_4 = ~-1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd1,
    parameter id_2 = 32'd3
) (
    _id_1,
    _id_2,
    id_3
);
  input wire id_3;
  inout wire _id_2;
  inout wire _id_1;
  logic [id_2 : 1 'b0] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
  logic [id_1 : 1 'h0] id_5 = id_2;
  logic id_6;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wand id_4;
  output reg id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_3 = 1;
  always
    while (1) begin : LABEL_0
      id_3 <= -1;
    end
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  assign id_4 = 1 - 1;
endmodule
