<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nvm_cfg.h source code [linux-4.18.y/drivers/net/qede/base/nvm_cfg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="nvm_cfg,nvm_cfg1,nvm_cfg1_func,nvm_cfg1_glob,nvm_cfg1_path,nvm_cfg1_port,nvm_cfg_mac_address,nvm_cfg_sections "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/qede/base/nvm_cfg.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='nvm_cfg.h.html'>nvm_cfg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/****************************************************************************</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Name:        nvm_cfg.h</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Description: NVM config file - Generated file from nvm cfg excel.</i></td></tr>
<tr><th id="12">12</th><td><i> *              DO NOT MODIFY !!!</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * Created:     5/8/2017</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> ****************************************************************************/</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">ifndef</span> <span class="macro" data-ref="_M/NVM_CFG_H">NVM_CFG_H</span></u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG_H" data-ref="_M/NVM_CFG_H">NVM_CFG_H</dfn></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG_version" data-ref="_M/NVM_CFG_version">NVM_CFG_version</dfn> 0x83000</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG_new_option_seq" data-ref="_M/NVM_CFG_new_option_seq">NVM_CFG_new_option_seq</dfn> 23</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG_removed_option_seq" data-ref="_M/NVM_CFG_removed_option_seq">NVM_CFG_removed_option_seq</dfn> 1</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG_updated_value_seq" data-ref="_M/NVM_CFG_updated_value_seq">NVM_CFG_updated_value_seq</dfn> 4</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>struct</b> <dfn class="type def" id="nvm_cfg_mac_address" title='nvm_cfg_mac_address' data-ref="nvm_cfg_mac_address">nvm_cfg_mac_address</dfn> {</td></tr>
<tr><th id="30">30</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg_mac_address::mac_addr_hi" title='nvm_cfg_mac_address::mac_addr_hi' data-ref="nvm_cfg_mac_address::mac_addr_hi">mac_addr_hi</dfn>;</td></tr>
<tr><th id="31">31</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG_MAC_ADDRESS_HI_MASK" data-ref="_M/NVM_CFG_MAC_ADDRESS_HI_MASK">NVM_CFG_MAC_ADDRESS_HI_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="32">32</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG_MAC_ADDRESS_HI_OFFSET" data-ref="_M/NVM_CFG_MAC_ADDRESS_HI_OFFSET">NVM_CFG_MAC_ADDRESS_HI_OFFSET</dfn> 0</u></td></tr>
<tr><th id="33">33</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg_mac_address::mac_addr_lo" title='nvm_cfg_mac_address::mac_addr_lo' data-ref="nvm_cfg_mac_address::mac_addr_lo">mac_addr_lo</dfn>;</td></tr>
<tr><th id="34">34</th><td>};</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/******************************************</i></td></tr>
<tr><th id="37">37</th><td><i> * nvm_cfg1 structs</i></td></tr>
<tr><th id="38">38</th><td><i> ******************************************/</i></td></tr>
<tr><th id="39">39</th><td><b>struct</b> <dfn class="type def" id="nvm_cfg1_glob" title='nvm_cfg1_glob' data-ref="nvm_cfg1_glob">nvm_cfg1_glob</dfn> {</td></tr>
<tr><th id="40">40</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::generic_cont0" title='nvm_cfg1_glob::generic_cont0' data-ref="nvm_cfg1_glob::generic_cont0">generic_cont0</dfn>; <i>/* 0x0 */</i></td></tr>
<tr><th id="41">41</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BOARD_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_BOARD_SWAP_MASK">NVM_CFG1_GLOB_BOARD_SWAP_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="42">42</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BOARD_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_BOARD_SWAP_OFFSET">NVM_CFG1_GLOB_BOARD_SWAP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="43">43</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BOARD_SWAP_NONE" data-ref="_M/NVM_CFG1_GLOB_BOARD_SWAP_NONE">NVM_CFG1_GLOB_BOARD_SWAP_NONE</dfn> 0x0</u></td></tr>
<tr><th id="44">44</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BOARD_SWAP_PATH" data-ref="_M/NVM_CFG1_GLOB_BOARD_SWAP_PATH">NVM_CFG1_GLOB_BOARD_SWAP_PATH</dfn> 0x1</u></td></tr>
<tr><th id="45">45</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BOARD_SWAP_PORT" data-ref="_M/NVM_CFG1_GLOB_BOARD_SWAP_PORT">NVM_CFG1_GLOB_BOARD_SWAP_PORT</dfn> 0x2</u></td></tr>
<tr><th id="46">46</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BOARD_SWAP_BOTH" data-ref="_M/NVM_CFG1_GLOB_BOARD_SWAP_BOTH">NVM_CFG1_GLOB_BOARD_SWAP_BOTH</dfn> 0x3</u></td></tr>
<tr><th id="47">47</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_MASK">NVM_CFG1_GLOB_MF_MODE_MASK</dfn> 0x00000FF0</u></td></tr>
<tr><th id="48">48</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_OFFSET">NVM_CFG1_GLOB_MF_MODE_OFFSET</dfn> 4</u></td></tr>
<tr><th id="49">49</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_MF_ALLOWED" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_MF_ALLOWED">NVM_CFG1_GLOB_MF_MODE_MF_ALLOWED</dfn> 0x0</u></td></tr>
<tr><th id="50">50</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_DEFAULT" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_DEFAULT">NVM_CFG1_GLOB_MF_MODE_DEFAULT</dfn> 0x1</u></td></tr>
<tr><th id="51">51</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_SPIO4" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_SPIO4">NVM_CFG1_GLOB_MF_MODE_SPIO4</dfn> 0x2</u></td></tr>
<tr><th id="52">52</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_NPAR1_0" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_NPAR1_0">NVM_CFG1_GLOB_MF_MODE_NPAR1_0</dfn> 0x3</u></td></tr>
<tr><th id="53">53</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_NPAR1_5" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_NPAR1_5">NVM_CFG1_GLOB_MF_MODE_NPAR1_5</dfn> 0x4</u></td></tr>
<tr><th id="54">54</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_NPAR2_0" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_NPAR2_0">NVM_CFG1_GLOB_MF_MODE_NPAR2_0</dfn> 0x5</u></td></tr>
<tr><th id="55">55</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_BD" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_BD">NVM_CFG1_GLOB_MF_MODE_BD</dfn> 0x6</u></td></tr>
<tr><th id="56">56</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MF_MODE_UFP" data-ref="_M/NVM_CFG1_GLOB_MF_MODE_UFP">NVM_CFG1_GLOB_MF_MODE_UFP</dfn> 0x7</u></td></tr>
<tr><th id="57">57</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_MASK" data-ref="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_MASK">NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_MASK</dfn> 0x00001000</u></td></tr>
<tr><th id="58">58</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_OFFSET">NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_OFFSET</dfn> 12</u></td></tr>
<tr><th id="59">59</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_DISABLED" data-ref="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_DISABLED">NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="60">60</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_ENABLED" data-ref="_M/NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_ENABLED">NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="61">61</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MARGIN_LOW_MASK" data-ref="_M/NVM_CFG1_GLOB_AVS_MARGIN_LOW_MASK">NVM_CFG1_GLOB_AVS_MARGIN_LOW_MASK</dfn> 0x001FE000</u></td></tr>
<tr><th id="62">62</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MARGIN_LOW_OFFSET" data-ref="_M/NVM_CFG1_GLOB_AVS_MARGIN_LOW_OFFSET">NVM_CFG1_GLOB_AVS_MARGIN_LOW_OFFSET</dfn> 13</u></td></tr>
<tr><th id="63">63</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MARGIN_HIGH_MASK" data-ref="_M/NVM_CFG1_GLOB_AVS_MARGIN_HIGH_MASK">NVM_CFG1_GLOB_AVS_MARGIN_HIGH_MASK</dfn> 0x1FE00000</u></td></tr>
<tr><th id="64">64</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MARGIN_HIGH_OFFSET" data-ref="_M/NVM_CFG1_GLOB_AVS_MARGIN_HIGH_OFFSET">NVM_CFG1_GLOB_AVS_MARGIN_HIGH_OFFSET</dfn> 21</u></td></tr>
<tr><th id="65">65</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_MASK" data-ref="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_MASK">NVM_CFG1_GLOB_ENABLE_SRIOV_MASK</dfn> 0x20000000</u></td></tr>
<tr><th id="66">66</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_OFFSET" data-ref="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_OFFSET">NVM_CFG1_GLOB_ENABLE_SRIOV_OFFSET</dfn> 29</u></td></tr>
<tr><th id="67">67</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_DISABLED" data-ref="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_DISABLED">NVM_CFG1_GLOB_ENABLE_SRIOV_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="68">68</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_ENABLED" data-ref="_M/NVM_CFG1_GLOB_ENABLE_SRIOV_ENABLED">NVM_CFG1_GLOB_ENABLE_SRIOV_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="69">69</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_ATC_MASK" data-ref="_M/NVM_CFG1_GLOB_ENABLE_ATC_MASK">NVM_CFG1_GLOB_ENABLE_ATC_MASK</dfn> 0x40000000</u></td></tr>
<tr><th id="70">70</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_ATC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_ENABLE_ATC_OFFSET">NVM_CFG1_GLOB_ENABLE_ATC_OFFSET</dfn> 30</u></td></tr>
<tr><th id="71">71</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_ATC_DISABLED" data-ref="_M/NVM_CFG1_GLOB_ENABLE_ATC_DISABLED">NVM_CFG1_GLOB_ENABLE_ATC_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="72">72</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ENABLE_ATC_ENABLED" data-ref="_M/NVM_CFG1_GLOB_ENABLE_ATC_ENABLED">NVM_CFG1_GLOB_ENABLE_ATC_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="73">73</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_MASK" data-ref="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_MASK">NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_MASK</dfn> \</u></td></tr>
<tr><th id="74">74</th><td><u>								0x80000000</u></td></tr>
<tr><th id="75">75</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_OFFSET">NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_OFFSET</dfn> 31</u></td></tr>
<tr><th id="76">76</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_DISABLED" data-ref="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_DISABLED">NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_DISABLED</dfn> \</u></td></tr>
<tr><th id="77">77</th><td><u>								0x0</u></td></tr>
<tr><th id="78">78</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_ENABLED" data-ref="_M/NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_ENABLED">NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="79">79</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::engineering_change" title='nvm_cfg1_glob::engineering_change' data-ref="nvm_cfg1_glob::engineering_change">engineering_change</dfn>[<var>3</var>]; <i>/* 0x4 */</i></td></tr>
<tr><th id="80">80</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::manufacturing_id" title='nvm_cfg1_glob::manufacturing_id' data-ref="nvm_cfg1_glob::manufacturing_id">manufacturing_id</dfn>; <i>/* 0x10 */</i></td></tr>
<tr><th id="81">81</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::serial_number" title='nvm_cfg1_glob::serial_number' data-ref="nvm_cfg1_glob::serial_number">serial_number</dfn>[<var>4</var>]; <i>/* 0x14 */</i></td></tr>
<tr><th id="82">82</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::pcie_cfg" title='nvm_cfg1_glob::pcie_cfg' data-ref="nvm_cfg1_glob::pcie_cfg">pcie_cfg</dfn>; <i>/* 0x24 */</i></td></tr>
<tr><th id="83">83</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCI_GEN_MASK" data-ref="_M/NVM_CFG1_GLOB_PCI_GEN_MASK">NVM_CFG1_GLOB_PCI_GEN_MASK</dfn> 0x00000003</u></td></tr>
<tr><th id="84">84</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCI_GEN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PCI_GEN_OFFSET">NVM_CFG1_GLOB_PCI_GEN_OFFSET</dfn> 0</u></td></tr>
<tr><th id="85">85</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCI_GEN_PCI_GEN1" data-ref="_M/NVM_CFG1_GLOB_PCI_GEN_PCI_GEN1">NVM_CFG1_GLOB_PCI_GEN_PCI_GEN1</dfn> 0x0</u></td></tr>
<tr><th id="86">86</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCI_GEN_PCI_GEN2" data-ref="_M/NVM_CFG1_GLOB_PCI_GEN_PCI_GEN2">NVM_CFG1_GLOB_PCI_GEN_PCI_GEN2</dfn> 0x1</u></td></tr>
<tr><th id="87">87</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCI_GEN_PCI_GEN3" data-ref="_M/NVM_CFG1_GLOB_PCI_GEN_PCI_GEN3">NVM_CFG1_GLOB_PCI_GEN_PCI_GEN3</dfn> 0x2</u></td></tr>
<tr><th id="88">88</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_MASK" data-ref="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_MASK">NVM_CFG1_GLOB_BEACON_WOL_ENABLED_MASK</dfn> 0x00000004</u></td></tr>
<tr><th id="89">89</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_OFFSET" data-ref="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_OFFSET">NVM_CFG1_GLOB_BEACON_WOL_ENABLED_OFFSET</dfn> 2</u></td></tr>
<tr><th id="90">90</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_DISABLED" data-ref="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_DISABLED">NVM_CFG1_GLOB_BEACON_WOL_ENABLED_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="91">91</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_ENABLED" data-ref="_M/NVM_CFG1_GLOB_BEACON_WOL_ENABLED_ENABLED">NVM_CFG1_GLOB_BEACON_WOL_ENABLED_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="92">92</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_MASK" data-ref="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_MASK">NVM_CFG1_GLOB_ASPM_SUPPORT_MASK</dfn> 0x00000018</u></td></tr>
<tr><th id="93">93</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_OFFSET">NVM_CFG1_GLOB_ASPM_SUPPORT_OFFSET</dfn> 3</u></td></tr>
<tr><th id="94">94</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_ENABLED" data-ref="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_ENABLED">NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_ENABLED</dfn> 0x0</u></td></tr>
<tr><th id="95">95</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_DISABLED" data-ref="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_DISABLED">NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_DISABLED</dfn> 0x1</u></td></tr>
<tr><th id="96">96</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L1_DISABLED" data-ref="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L1_DISABLED">NVM_CFG1_GLOB_ASPM_SUPPORT_L1_DISABLED</dfn> 0x2</u></td></tr>
<tr><th id="97">97</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_DISABLED" data-ref="_M/NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_DISABLED">NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_DISABLED</dfn> 0x3</u></td></tr>
<tr><th id="98">98</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_MASK" data-ref="_M/NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_MASK">NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_MASK</dfn> \</u></td></tr>
<tr><th id="99">99</th><td><u>			0x00000020</u></td></tr>
<tr><th id="100">100</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_OFFSET">NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_OFFSET</dfn> 5</u></td></tr>
<tr><th id="101">101</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_MASK" data-ref="_M/NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_MASK">NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_MASK</dfn> 0x000003C0</u></td></tr>
<tr><th id="102">102</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_OFFSET">NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_OFFSET</dfn> 6</u></td></tr>
<tr><th id="103">103</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_MASK" data-ref="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_MASK">NVM_CFG1_GLOB_PCIE_PREEMPHASIS_MASK</dfn> 0x00001C00</u></td></tr>
<tr><th id="104">104</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_OFFSET">NVM_CFG1_GLOB_PCIE_PREEMPHASIS_OFFSET</dfn> 10</u></td></tr>
<tr><th id="105">105</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_HW" data-ref="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_HW">NVM_CFG1_GLOB_PCIE_PREEMPHASIS_HW</dfn> 0x0</u></td></tr>
<tr><th id="106">106</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_0DB" data-ref="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_0DB">NVM_CFG1_GLOB_PCIE_PREEMPHASIS_0DB</dfn> 0x1</u></td></tr>
<tr><th id="107">107</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_3_5DB" data-ref="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_3_5DB">NVM_CFG1_GLOB_PCIE_PREEMPHASIS_3_5DB</dfn> 0x2</u></td></tr>
<tr><th id="108">108</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_6_0DB" data-ref="_M/NVM_CFG1_GLOB_PCIE_PREEMPHASIS_6_0DB">NVM_CFG1_GLOB_PCIE_PREEMPHASIS_6_0DB</dfn> 0x3</u></td></tr>
<tr><th id="109">109</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX0_MASK" data-ref="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX0_MASK">NVM_CFG1_GLOB_WWN_NODE_PREFIX0_MASK</dfn> 0x001FE000</u></td></tr>
<tr><th id="110">110</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX0_OFFSET" data-ref="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX0_OFFSET">NVM_CFG1_GLOB_WWN_NODE_PREFIX0_OFFSET</dfn> 13</u></td></tr>
<tr><th id="111">111</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX1_MASK" data-ref="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX1_MASK">NVM_CFG1_GLOB_WWN_NODE_PREFIX1_MASK</dfn> 0x1FE00000</u></td></tr>
<tr><th id="112">112</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX1_OFFSET" data-ref="_M/NVM_CFG1_GLOB_WWN_NODE_PREFIX1_OFFSET">NVM_CFG1_GLOB_WWN_NODE_PREFIX1_OFFSET</dfn> 21</u></td></tr>
<tr><th id="113">113</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_MASK" data-ref="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_MASK">NVM_CFG1_GLOB_NCSI_PACKAGE_ID_MASK</dfn> 0x60000000</u></td></tr>
<tr><th id="114">114</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_OFFSET" data-ref="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_OFFSET">NVM_CFG1_GLOB_NCSI_PACKAGE_ID_OFFSET</dfn> 29</u></td></tr>
<tr><th id="115">115</th><td>	<i>/*  Set the duration, in sec, fan failure signal should be sampled */</i></td></tr>
<tr><th id="116">116</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_MASK" data-ref="_M/NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_MASK">NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_MASK</dfn> \</u></td></tr>
<tr><th id="117">117</th><td><u>			0x80000000</u></td></tr>
<tr><th id="118">118</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_OFFSET">NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_OFFSET</dfn> 31</u></td></tr>
<tr><th id="119">119</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mgmt_traffic" title='nvm_cfg1_glob::mgmt_traffic' data-ref="nvm_cfg1_glob::mgmt_traffic">mgmt_traffic</dfn>; <i>/* 0x28 */</i></td></tr>
<tr><th id="120">120</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED60_MASK" data-ref="_M/NVM_CFG1_GLOB_RESERVED60_MASK">NVM_CFG1_GLOB_RESERVED60_MASK</dfn> 0x00000001</u></td></tr>
<tr><th id="121">121</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESERVED60_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RESERVED60_OFFSET">NVM_CFG1_GLOB_RESERVED60_OFFSET</dfn> 0</u></td></tr>
<tr><th id="122">122</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX0_MASK" data-ref="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX0_MASK">NVM_CFG1_GLOB_WWN_PORT_PREFIX0_MASK</dfn> 0x000001FE</u></td></tr>
<tr><th id="123">123</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX0_OFFSET" data-ref="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX0_OFFSET">NVM_CFG1_GLOB_WWN_PORT_PREFIX0_OFFSET</dfn> 1</u></td></tr>
<tr><th id="124">124</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX1_MASK" data-ref="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX1_MASK">NVM_CFG1_GLOB_WWN_PORT_PREFIX1_MASK</dfn> 0x0001FE00</u></td></tr>
<tr><th id="125">125</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX1_OFFSET" data-ref="_M/NVM_CFG1_GLOB_WWN_PORT_PREFIX1_OFFSET">NVM_CFG1_GLOB_WWN_PORT_PREFIX1_OFFSET</dfn> 9</u></td></tr>
<tr><th id="126">126</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SMBUS_ADDRESS_MASK" data-ref="_M/NVM_CFG1_GLOB_SMBUS_ADDRESS_MASK">NVM_CFG1_GLOB_SMBUS_ADDRESS_MASK</dfn> 0x01FE0000</u></td></tr>
<tr><th id="127">127</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SMBUS_ADDRESS_OFFSET" data-ref="_M/NVM_CFG1_GLOB_SMBUS_ADDRESS_OFFSET">NVM_CFG1_GLOB_SMBUS_ADDRESS_OFFSET</dfn> 17</u></td></tr>
<tr><th id="128">128</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_MASK">NVM_CFG1_GLOB_SIDEBAND_MODE_MASK</dfn> 0x06000000</u></td></tr>
<tr><th id="129">129</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_OFFSET">NVM_CFG1_GLOB_SIDEBAND_MODE_OFFSET</dfn> 25</u></td></tr>
<tr><th id="130">130</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_DISABLED">NVM_CFG1_GLOB_SIDEBAND_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="131">131</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_RMII" data-ref="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_RMII">NVM_CFG1_GLOB_SIDEBAND_MODE_RMII</dfn> 0x1</u></td></tr>
<tr><th id="132">132</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_SGMII" data-ref="_M/NVM_CFG1_GLOB_SIDEBAND_MODE_SGMII">NVM_CFG1_GLOB_SIDEBAND_MODE_SGMII</dfn> 0x2</u></td></tr>
<tr><th id="133">133</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AUX_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_AUX_MODE_MASK">NVM_CFG1_GLOB_AUX_MODE_MASK</dfn> 0x78000000</u></td></tr>
<tr><th id="134">134</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AUX_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_AUX_MODE_OFFSET">NVM_CFG1_GLOB_AUX_MODE_OFFSET</dfn> 27</u></td></tr>
<tr><th id="135">135</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AUX_MODE_DEFAULT" data-ref="_M/NVM_CFG1_GLOB_AUX_MODE_DEFAULT">NVM_CFG1_GLOB_AUX_MODE_DEFAULT</dfn> 0x0</u></td></tr>
<tr><th id="136">136</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AUX_MODE_SMBUS_ONLY" data-ref="_M/NVM_CFG1_GLOB_AUX_MODE_SMBUS_ONLY">NVM_CFG1_GLOB_AUX_MODE_SMBUS_ONLY</dfn> 0x1</u></td></tr>
<tr><th id="137">137</th><td>	<i>/*  Indicates whether external thermal sonsor is available */</i></td></tr>
<tr><th id="138">138</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_MASK" data-ref="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_MASK">NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_MASK</dfn> 0x80000000</u></td></tr>
<tr><th id="139">139</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_OFFSET" data-ref="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_OFFSET">NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_OFFSET</dfn> 31</u></td></tr>
<tr><th id="140">140</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_DISABLED" data-ref="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_DISABLED">NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="141">141</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ENABLED" data-ref="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ENABLED">NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::core_cfg" title='nvm_cfg1_glob::core_cfg' data-ref="nvm_cfg1_glob::core_cfg">core_cfg</dfn>; <i>/* 0x2C */</i></td></tr>
<tr><th id="143">143</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_MASK">NVM_CFG1_GLOB_NETWORK_PORT_MODE_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="144">144</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_OFFSET">NVM_CFG1_GLOB_NETWORK_PORT_MODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="145">145</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_2X40G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_2X40G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_2X40G</dfn> 0x0</u></td></tr>
<tr><th id="146">146</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X50G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X50G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X50G</dfn> 0x1</u></td></tr>
<tr><th id="147">147</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_1X100G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_1X100G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_1X100G</dfn> 0x2</u></td></tr>
<tr><th id="148">148</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X10G_F" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X10G_F">NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X10G_F</dfn> 0x3</u></td></tr>
<tr><th id="149">149</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X10G_E" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X10G_E">NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X10G_E</dfn> 0x4</u></td></tr>
<tr><th id="150">150</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X20G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X20G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X20G</dfn> 0x5</u></td></tr>
<tr><th id="151">151</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X40G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X40G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X40G</dfn> 0xB</u></td></tr>
<tr><th id="152">152</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X25G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X25G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X25G</dfn> 0xC</u></td></tr>
<tr><th id="153">153</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X25G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X25G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X25G</dfn> 0xD</u></td></tr>
<tr><th id="154">154</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X25G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X25G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X25G</dfn> 0xE</u></td></tr>
<tr><th id="155">155</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X10G" data-ref="_M/NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X10G">NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X10G</dfn> 0xF</u></td></tr>
<tr><th id="156">156</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_MASK" data-ref="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_MASK">NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_MASK</dfn> 0x00000100</u></td></tr>
<tr><th id="157">157</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_OFFSET">NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_OFFSET</dfn> 8</u></td></tr>
<tr><th id="158">158</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_DISABLED" data-ref="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_DISABLED">NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="159">159</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_ENABLED" data-ref="_M/NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_ENABLED">NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="160">160</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_MASK" data-ref="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_MASK">NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_MASK</dfn> 0x00000200</u></td></tr>
<tr><th id="161">161</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_OFFSET">NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_OFFSET</dfn> 9</u></td></tr>
<tr><th id="162">162</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_DISABLED" data-ref="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_DISABLED">NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="163">163</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_ENABLED" data-ref="_M/NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_ENABLED">NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="164">164</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS10_CORE_ADDR_MASK" data-ref="_M/NVM_CFG1_GLOB_MPS10_CORE_ADDR_MASK">NVM_CFG1_GLOB_MPS10_CORE_ADDR_MASK</dfn> 0x0003FC00</u></td></tr>
<tr><th id="165">165</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS10_CORE_ADDR_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MPS10_CORE_ADDR_OFFSET">NVM_CFG1_GLOB_MPS10_CORE_ADDR_OFFSET</dfn> 10</u></td></tr>
<tr><th id="166">166</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS25_CORE_ADDR_MASK" data-ref="_M/NVM_CFG1_GLOB_MPS25_CORE_ADDR_MASK">NVM_CFG1_GLOB_MPS25_CORE_ADDR_MASK</dfn> 0x03FC0000</u></td></tr>
<tr><th id="167">167</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MPS25_CORE_ADDR_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MPS25_CORE_ADDR_OFFSET">NVM_CFG1_GLOB_MPS25_CORE_ADDR_OFFSET</dfn> 18</u></td></tr>
<tr><th id="168">168</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_AVS_MODE_MASK">NVM_CFG1_GLOB_AVS_MODE_MASK</dfn> 0x1C000000</u></td></tr>
<tr><th id="169">169</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_AVS_MODE_OFFSET">NVM_CFG1_GLOB_AVS_MODE_OFFSET</dfn> 26</u></td></tr>
<tr><th id="170">170</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MODE_CLOSE_LOOP" data-ref="_M/NVM_CFG1_GLOB_AVS_MODE_CLOSE_LOOP">NVM_CFG1_GLOB_AVS_MODE_CLOSE_LOOP</dfn> 0x0</u></td></tr>
<tr><th id="171">171</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_CFG" data-ref="_M/NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_CFG">NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_CFG</dfn> 0x1</u></td></tr>
<tr><th id="172">172</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_OTP" data-ref="_M/NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_OTP">NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_OTP</dfn> 0x2</u></td></tr>
<tr><th id="173">173</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_MODE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_AVS_MODE_DISABLED">NVM_CFG1_GLOB_AVS_MODE_DISABLED</dfn> 0x3</u></td></tr>
<tr><th id="174">174</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_MASK">NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_MASK</dfn> 0x60000000</u></td></tr>
<tr><th id="175">175</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_OFFSET">NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_OFFSET</dfn> 29</u></td></tr>
<tr><th id="176">176</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_DISABLED">NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="177">177</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_ENABLED" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_ENABLED">NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::e_lane_cfg1" title='nvm_cfg1_glob::e_lane_cfg1' data-ref="nvm_cfg1_glob::e_lane_cfg1">e_lane_cfg1</dfn>; <i>/* 0x30 */</i></td></tr>
<tr><th id="179">179</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="180">180</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="181">181</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="182">182</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET</dfn> 4</u></td></tr>
<tr><th id="183">183</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK</dfn> 0x00000F00</u></td></tr>
<tr><th id="184">184</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET</dfn> 8</u></td></tr>
<tr><th id="185">185</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK</dfn> 0x0000F000</u></td></tr>
<tr><th id="186">186</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET</dfn> 12</u></td></tr>
<tr><th id="187">187</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK</dfn> 0x000F0000</u></td></tr>
<tr><th id="188">188</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="189">189</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK</dfn> 0x00F00000</u></td></tr>
<tr><th id="190">190</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET</dfn> 20</u></td></tr>
<tr><th id="191">191</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK</dfn> 0x0F000000</u></td></tr>
<tr><th id="192">192</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET</dfn> 24</u></td></tr>
<tr><th id="193">193</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK</dfn> 0xF0000000</u></td></tr>
<tr><th id="194">194</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET</dfn> 28</u></td></tr>
<tr><th id="195">195</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::e_lane_cfg2" title='nvm_cfg1_glob::e_lane_cfg2' data-ref="nvm_cfg1_glob::e_lane_cfg2">e_lane_cfg2</dfn>; <i>/* 0x34 */</i></td></tr>
<tr><th id="196">196</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK</dfn> 0x00000001</u></td></tr>
<tr><th id="197">197</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="198">198</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK</dfn> 0x00000002</u></td></tr>
<tr><th id="199">199</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET</dfn> 1</u></td></tr>
<tr><th id="200">200</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK</dfn> 0x00000004</u></td></tr>
<tr><th id="201">201</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET</dfn> 2</u></td></tr>
<tr><th id="202">202</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK</dfn> 0x00000008</u></td></tr>
<tr><th id="203">203</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET</dfn> 3</u></td></tr>
<tr><th id="204">204</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK</dfn> 0x00000010</u></td></tr>
<tr><th id="205">205</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET</dfn> 4</u></td></tr>
<tr><th id="206">206</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK</dfn> 0x00000020</u></td></tr>
<tr><th id="207">207</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET</dfn> 5</u></td></tr>
<tr><th id="208">208</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK</dfn> 0x00000040</u></td></tr>
<tr><th id="209">209</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET</dfn> 6</u></td></tr>
<tr><th id="210">210</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK</dfn> 0x00000080</u></td></tr>
<tr><th id="211">211</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET</dfn> 7</u></td></tr>
<tr><th id="212">212</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SMBUS_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_SMBUS_MODE_MASK">NVM_CFG1_GLOB_SMBUS_MODE_MASK</dfn> 0x00000F00</u></td></tr>
<tr><th id="213">213</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SMBUS_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_SMBUS_MODE_OFFSET">NVM_CFG1_GLOB_SMBUS_MODE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="214">214</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SMBUS_MODE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_SMBUS_MODE_DISABLED">NVM_CFG1_GLOB_SMBUS_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="215">215</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SMBUS_MODE_100KHZ" data-ref="_M/NVM_CFG1_GLOB_SMBUS_MODE_100KHZ">NVM_CFG1_GLOB_SMBUS_MODE_100KHZ</dfn> 0x1</u></td></tr>
<tr><th id="216">216</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SMBUS_MODE_400KHZ" data-ref="_M/NVM_CFG1_GLOB_SMBUS_MODE_400KHZ">NVM_CFG1_GLOB_SMBUS_MODE_400KHZ</dfn> 0x2</u></td></tr>
<tr><th id="217">217</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_MASK" data-ref="_M/NVM_CFG1_GLOB_NCSI_MASK">NVM_CFG1_GLOB_NCSI_MASK</dfn> 0x0000F000</u></td></tr>
<tr><th id="218">218</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_OFFSET" data-ref="_M/NVM_CFG1_GLOB_NCSI_OFFSET">NVM_CFG1_GLOB_NCSI_OFFSET</dfn> 12</u></td></tr>
<tr><th id="219">219</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_DISABLED" data-ref="_M/NVM_CFG1_GLOB_NCSI_DISABLED">NVM_CFG1_GLOB_NCSI_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="220">220</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_ENABLED" data-ref="_M/NVM_CFG1_GLOB_NCSI_ENABLED">NVM_CFG1_GLOB_NCSI_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="221">221</th><td>	<i>/*  Maximum advertised pcie link width */</i></td></tr>
<tr><th id="222">222</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_MASK" data-ref="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_MASK">NVM_CFG1_GLOB_MAX_LINK_WIDTH_MASK</dfn> 0x000F0000</u></td></tr>
<tr><th id="223">223</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_OFFSET">NVM_CFG1_GLOB_MAX_LINK_WIDTH_OFFSET</dfn> 16</u></td></tr>
<tr><th id="224">224</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_BB_16_LANES" data-ref="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_BB_16_LANES">NVM_CFG1_GLOB_MAX_LINK_WIDTH_BB_16_LANES</dfn> 0x0</u></td></tr>
<tr><th id="225">225</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_1_LANE" data-ref="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_1_LANE">NVM_CFG1_GLOB_MAX_LINK_WIDTH_1_LANE</dfn> 0x1</u></td></tr>
<tr><th id="226">226</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_2_LANES" data-ref="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_2_LANES">NVM_CFG1_GLOB_MAX_LINK_WIDTH_2_LANES</dfn> 0x2</u></td></tr>
<tr><th id="227">227</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_4_LANES" data-ref="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_4_LANES">NVM_CFG1_GLOB_MAX_LINK_WIDTH_4_LANES</dfn> 0x3</u></td></tr>
<tr><th id="228">228</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_8_LANES" data-ref="_M/NVM_CFG1_GLOB_MAX_LINK_WIDTH_8_LANES">NVM_CFG1_GLOB_MAX_LINK_WIDTH_8_LANES</dfn> 0x4</u></td></tr>
<tr><th id="229">229</th><td>	<i>/*  ASPM L1 mode */</i></td></tr>
<tr><th id="230">230</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_MASK">NVM_CFG1_GLOB_ASPM_L1_MODE_MASK</dfn> 0x00300000</u></td></tr>
<tr><th id="231">231</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_OFFSET">NVM_CFG1_GLOB_ASPM_L1_MODE_OFFSET</dfn> 20</u></td></tr>
<tr><th id="232">232</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_FORCED" data-ref="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_FORCED">NVM_CFG1_GLOB_ASPM_L1_MODE_FORCED</dfn> 0x0</u></td></tr>
<tr><th id="233">233</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_DYNAMIC_LOW_LATENCY" data-ref="_M/NVM_CFG1_GLOB_ASPM_L1_MODE_DYNAMIC_LOW_LATENCY">NVM_CFG1_GLOB_ASPM_L1_MODE_DYNAMIC_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="234">234</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_MASK">NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_MASK</dfn> 0x01C00000</u></td></tr>
<tr><th id="235">235</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_OFFSET">NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_OFFSET</dfn> 22</u></td></tr>
<tr><th id="236">236</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_DISABLED">NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="237">237</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_I2C" data-ref="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_I2C">NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_I2C</dfn> 0x1</u></td></tr>
<tr><th id="238">238</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_ONLY" data-ref="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_ONLY">NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_ONLY</dfn> 0x2</u></td></tr>
<tr><th id="239">239</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_SMBUS" data-ref="_M/NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_SMBUS">NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_SMBUS</dfn> 0x3</u></td></tr>
<tr><th id="240">240</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_MASK">NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_MASK</dfn> \</u></td></tr>
<tr><th id="241">241</th><td><u>			0x06000000</u></td></tr>
<tr><th id="242">242</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_OFFSET">NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_OFFSET</dfn> 25</u></td></tr>
<tr><th id="243">243</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_DISABLE" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_DISABLE">NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_DISABLE</dfn> 0x0</u></td></tr>
<tr><th id="244">244</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_INTERNAL" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_INTERNAL">NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_INTERNAL</dfn> 0x1</u></td></tr>
<tr><th id="245">245</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_EXTERNAL" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_EXTERNAL">NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_EXTERNAL</dfn> 0x2</u></td></tr>
<tr><th id="246">246</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_BOTH" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_BOTH">NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_BOTH</dfn> 0x3</u></td></tr>
<tr><th id="247">247</th><td>	<i>/*  Set the PLDM sensor modes */</i></td></tr>
<tr><th id="248">248</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_MASK">NVM_CFG1_GLOB_PLDM_SENSOR_MODE_MASK</dfn> 0x38000000</u></td></tr>
<tr><th id="249">249</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_OFFSET">NVM_CFG1_GLOB_PLDM_SENSOR_MODE_OFFSET</dfn> 27</u></td></tr>
<tr><th id="250">250</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_INTERNAL" data-ref="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_INTERNAL">NVM_CFG1_GLOB_PLDM_SENSOR_MODE_INTERNAL</dfn> 0x0</u></td></tr>
<tr><th id="251">251</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_EXTERNAL" data-ref="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_EXTERNAL">NVM_CFG1_GLOB_PLDM_SENSOR_MODE_EXTERNAL</dfn> 0x1</u></td></tr>
<tr><th id="252">252</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_BOTH" data-ref="_M/NVM_CFG1_GLOB_PLDM_SENSOR_MODE_BOTH">NVM_CFG1_GLOB_PLDM_SENSOR_MODE_BOTH</dfn> 0x2</u></td></tr>
<tr><th id="253">253</th><td>	<i>/*  ROL enable */</i></td></tr>
<tr><th id="254">254</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESET_ON_LAN_MASK" data-ref="_M/NVM_CFG1_GLOB_RESET_ON_LAN_MASK">NVM_CFG1_GLOB_RESET_ON_LAN_MASK</dfn> 0x80000000</u></td></tr>
<tr><th id="255">255</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESET_ON_LAN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RESET_ON_LAN_OFFSET">NVM_CFG1_GLOB_RESET_ON_LAN_OFFSET</dfn> 31</u></td></tr>
<tr><th id="256">256</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESET_ON_LAN_DISABLED" data-ref="_M/NVM_CFG1_GLOB_RESET_ON_LAN_DISABLED">NVM_CFG1_GLOB_RESET_ON_LAN_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="257">257</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RESET_ON_LAN_ENABLED" data-ref="_M/NVM_CFG1_GLOB_RESET_ON_LAN_ENABLED">NVM_CFG1_GLOB_RESET_ON_LAN_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="258">258</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::f_lane_cfg1" title='nvm_cfg1_glob::f_lane_cfg1' data-ref="nvm_cfg1_glob::f_lane_cfg1">f_lane_cfg1</dfn>; <i>/* 0x38 */</i></td></tr>
<tr><th id="259">259</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="260">260</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="261">261</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="262">262</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET</dfn> 4</u></td></tr>
<tr><th id="263">263</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK</dfn> 0x00000F00</u></td></tr>
<tr><th id="264">264</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET</dfn> 8</u></td></tr>
<tr><th id="265">265</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK">NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK</dfn> 0x0000F000</u></td></tr>
<tr><th id="266">266</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET">NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET</dfn> 12</u></td></tr>
<tr><th id="267">267</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK</dfn> 0x000F0000</u></td></tr>
<tr><th id="268">268</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="269">269</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK</dfn> 0x00F00000</u></td></tr>
<tr><th id="270">270</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET</dfn> 20</u></td></tr>
<tr><th id="271">271</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK</dfn> 0x0F000000</u></td></tr>
<tr><th id="272">272</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET</dfn> 24</u></td></tr>
<tr><th id="273">273</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK">NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK</dfn> 0xF0000000</u></td></tr>
<tr><th id="274">274</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET">NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET</dfn> 28</u></td></tr>
<tr><th id="275">275</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::f_lane_cfg2" title='nvm_cfg1_glob::f_lane_cfg2' data-ref="nvm_cfg1_glob::f_lane_cfg2">f_lane_cfg2</dfn>; <i>/* 0x3C */</i></td></tr>
<tr><th id="276">276</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK</dfn> 0x00000001</u></td></tr>
<tr><th id="277">277</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="278">278</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK</dfn> 0x00000002</u></td></tr>
<tr><th id="279">279</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET</dfn> 1</u></td></tr>
<tr><th id="280">280</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK</dfn> 0x00000004</u></td></tr>
<tr><th id="281">281</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET</dfn> 2</u></td></tr>
<tr><th id="282">282</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK">NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK</dfn> 0x00000008</u></td></tr>
<tr><th id="283">283</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET">NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET</dfn> 3</u></td></tr>
<tr><th id="284">284</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK</dfn> 0x00000010</u></td></tr>
<tr><th id="285">285</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET</dfn> 4</u></td></tr>
<tr><th id="286">286</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK</dfn> 0x00000020</u></td></tr>
<tr><th id="287">287</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET</dfn> 5</u></td></tr>
<tr><th id="288">288</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK</dfn> 0x00000040</u></td></tr>
<tr><th id="289">289</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET</dfn> 6</u></td></tr>
<tr><th id="290">290</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK">NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK</dfn> 0x00000080</u></td></tr>
<tr><th id="291">291</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET">NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET</dfn> 7</u></td></tr>
<tr><th id="292">292</th><td>	<i>/*  Control the period between two successive checks */</i></td></tr>
<tr><th id="293">293</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_MASK" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_MASK">NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_MASK</dfn> \</u></td></tr>
<tr><th id="294">294</th><td><u>			0x0000FF00</u></td></tr>
<tr><th id="295">295</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_OFFSET" data-ref="_M/NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_OFFSET">NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_OFFSET</dfn> 8</u></td></tr>
<tr><th id="296">296</th><td>	<i>/*  Set shutdown temperature */</i></td></tr>
<tr><th id="297">297</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_MASK" data-ref="_M/NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_MASK">NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_MASK</dfn> \</u></td></tr>
<tr><th id="298">298</th><td><u>			0x00FF0000</u></td></tr>
<tr><th id="299">299</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_OFFSET">NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="300">300</th><td>	<i>/*  Set max. count for over operational temperature */</i></td></tr>
<tr><th id="301">301</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_MASK" data-ref="_M/NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_MASK">NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="302">302</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_OFFSET">NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_OFFSET</dfn> 24</u></td></tr>
<tr><th id="303">303</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps10_preemphasis" title='nvm_cfg1_glob::mps10_preemphasis' data-ref="nvm_cfg1_glob::mps10_preemphasis">mps10_preemphasis</dfn>; <i>/* 0x40 */</i></td></tr>
<tr><th id="304">304</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_PREEMP_MASK">NVM_CFG1_GLOB_LANE0_PREEMP_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="305">305</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="306">306</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_PREEMP_MASK">NVM_CFG1_GLOB_LANE1_PREEMP_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="307">307</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET</dfn> 8</u></td></tr>
<tr><th id="308">308</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_PREEMP_MASK">NVM_CFG1_GLOB_LANE2_PREEMP_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="309">309</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="310">310</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_PREEMP_MASK">NVM_CFG1_GLOB_LANE3_PREEMP_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="311">311</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET</dfn> 24</u></td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps10_driver_current" title='nvm_cfg1_glob::mps10_driver_current' data-ref="nvm_cfg1_glob::mps10_driver_current">mps10_driver_current</dfn>; <i>/* 0x44 */</i></td></tr>
<tr><th id="313">313</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_AMP_MASK">NVM_CFG1_GLOB_LANE0_AMP_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="314">314</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_AMP_OFFSET">NVM_CFG1_GLOB_LANE0_AMP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="315">315</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_AMP_MASK">NVM_CFG1_GLOB_LANE1_AMP_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="316">316</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_AMP_OFFSET">NVM_CFG1_GLOB_LANE1_AMP_OFFSET</dfn> 8</u></td></tr>
<tr><th id="317">317</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_AMP_MASK">NVM_CFG1_GLOB_LANE2_AMP_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="318">318</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_AMP_OFFSET">NVM_CFG1_GLOB_LANE2_AMP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="319">319</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_AMP_MASK">NVM_CFG1_GLOB_LANE3_AMP_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="320">320</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_AMP_OFFSET">NVM_CFG1_GLOB_LANE3_AMP_OFFSET</dfn> 24</u></td></tr>
<tr><th id="321">321</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps25_preemphasis" title='nvm_cfg1_glob::mps25_preemphasis' data-ref="nvm_cfg1_glob::mps25_preemphasis">mps25_preemphasis</dfn>; <i>/* 0x48 */</i></td></tr>
<tr><th id="322">322</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_PREEMP_MASK">NVM_CFG1_GLOB_LANE0_PREEMP_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="323">323</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="324">324</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_PREEMP_MASK">NVM_CFG1_GLOB_LANE1_PREEMP_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="325">325</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET</dfn> 8</u></td></tr>
<tr><th id="326">326</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_PREEMP_MASK">NVM_CFG1_GLOB_LANE2_PREEMP_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="327">327</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="328">328</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_PREEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_PREEMP_MASK">NVM_CFG1_GLOB_LANE3_PREEMP_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="329">329</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET">NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET</dfn> 24</u></td></tr>
<tr><th id="330">330</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps25_driver_current" title='nvm_cfg1_glob::mps25_driver_current' data-ref="nvm_cfg1_glob::mps25_driver_current">mps25_driver_current</dfn>; <i>/* 0x4C */</i></td></tr>
<tr><th id="331">331</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_AMP_MASK">NVM_CFG1_GLOB_LANE0_AMP_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="332">332</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_AMP_OFFSET">NVM_CFG1_GLOB_LANE0_AMP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="333">333</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_AMP_MASK">NVM_CFG1_GLOB_LANE1_AMP_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="334">334</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_AMP_OFFSET">NVM_CFG1_GLOB_LANE1_AMP_OFFSET</dfn> 8</u></td></tr>
<tr><th id="335">335</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_AMP_MASK">NVM_CFG1_GLOB_LANE2_AMP_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="336">336</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_AMP_OFFSET">NVM_CFG1_GLOB_LANE2_AMP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="337">337</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_AMP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_AMP_MASK">NVM_CFG1_GLOB_LANE3_AMP_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="338">338</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_AMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_AMP_OFFSET">NVM_CFG1_GLOB_LANE3_AMP_OFFSET</dfn> 24</u></td></tr>
<tr><th id="339">339</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::pci_id" title='nvm_cfg1_glob::pci_id' data-ref="nvm_cfg1_glob::pci_id">pci_id</dfn>; <i>/* 0x50 */</i></td></tr>
<tr><th id="340">340</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VENDOR_ID_MASK" data-ref="_M/NVM_CFG1_GLOB_VENDOR_ID_MASK">NVM_CFG1_GLOB_VENDOR_ID_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="341">341</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VENDOR_ID_OFFSET" data-ref="_M/NVM_CFG1_GLOB_VENDOR_ID_OFFSET">NVM_CFG1_GLOB_VENDOR_ID_OFFSET</dfn> 0</u></td></tr>
<tr><th id="342">342</th><td>	<i>/*  Set caution temperature */</i></td></tr>
<tr><th id="343">343</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_DEAD_TEMP_TH_TEMPERATURE_MASK" data-ref="_M/NVM_CFG1_GLOB_DEAD_TEMP_TH_TEMPERATURE_MASK">NVM_CFG1_GLOB_DEAD_TEMP_TH_TEMPERATURE_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="344">344</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_DEAD_TEMP_TH_TEMPERATURE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_DEAD_TEMP_TH_TEMPERATURE_OFFSET">NVM_CFG1_GLOB_DEAD_TEMP_TH_TEMPERATURE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="345">345</th><td>	<i>/*  Set external thermal sensor I2C address */</i></td></tr>
<tr><th id="346">346</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_MASK" data-ref="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_MASK">NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_MASK</dfn> \</u></td></tr>
<tr><th id="347">347</th><td><u>			0xFF000000</u></td></tr>
<tr><th id="348">348</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_OFFSET" data-ref="_M/NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_OFFSET">NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_OFFSET</dfn> 24</u></td></tr>
<tr><th id="349">349</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::pci_subsys_id" title='nvm_cfg1_glob::pci_subsys_id' data-ref="nvm_cfg1_glob::pci_subsys_id">pci_subsys_id</dfn>; <i>/* 0x54 */</i></td></tr>
<tr><th id="350">350</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_MASK" data-ref="_M/NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_MASK">NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="351">351</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_OFFSET" data-ref="_M/NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_OFFSET">NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_OFFSET</dfn> 0</u></td></tr>
<tr><th id="352">352</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_MASK" data-ref="_M/NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_MASK">NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_MASK</dfn> 0xFFFF0000</u></td></tr>
<tr><th id="353">353</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_OFFSET" data-ref="_M/NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_OFFSET">NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_OFFSET</dfn> 16</u></td></tr>
<tr><th id="354">354</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::bar" title='nvm_cfg1_glob::bar' data-ref="nvm_cfg1_glob::bar">bar</dfn>; <i>/* 0x58 */</i></td></tr>
<tr><th id="355">355</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_MASK" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_MASK">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="356">356</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_OFFSET">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="357">357</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_DISABLED">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="358">358</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2K</dfn> 0x1</u></td></tr>
<tr><th id="359">359</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4K</dfn> 0x2</u></td></tr>
<tr><th id="360">360</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8K</dfn> 0x3</u></td></tr>
<tr><th id="361">361</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16K</dfn> 0x4</u></td></tr>
<tr><th id="362">362</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32K</dfn> 0x5</u></td></tr>
<tr><th id="363">363</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_64K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_64K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_64K</dfn> 0x6</u></td></tr>
<tr><th id="364">364</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_128K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_128K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_128K</dfn> 0x7</u></td></tr>
<tr><th id="365">365</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_256K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_256K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_256K</dfn> 0x8</u></td></tr>
<tr><th id="366">366</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_512K" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_512K">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_512K</dfn> 0x9</u></td></tr>
<tr><th id="367">367</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_1M" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_1M">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_1M</dfn> 0xA</u></td></tr>
<tr><th id="368">368</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2M" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2M">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2M</dfn> 0xB</u></td></tr>
<tr><th id="369">369</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4M" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4M">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4M</dfn> 0xC</u></td></tr>
<tr><th id="370">370</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8M" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8M">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8M</dfn> 0xD</u></td></tr>
<tr><th id="371">371</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16M" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16M">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16M</dfn> 0xE</u></td></tr>
<tr><th id="372">372</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32M" data-ref="_M/NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32M">NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32M</dfn> 0xF</u></td></tr>
<tr><th id="373">373</th><td>	<i>/*  BB VF BAR2 size */</i></td></tr>
<tr><th id="374">374</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_MASK" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_MASK">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="375">375</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_OFFSET">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_OFFSET</dfn> 4</u></td></tr>
<tr><th id="376">376</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_DISABLED">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="377">377</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4K</dfn> 0x1</u></td></tr>
<tr><th id="378">378</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8K</dfn> 0x2</u></td></tr>
<tr><th id="379">379</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16K</dfn> 0x3</u></td></tr>
<tr><th id="380">380</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32K</dfn> 0x4</u></td></tr>
<tr><th id="381">381</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64K</dfn> 0x5</u></td></tr>
<tr><th id="382">382</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_128K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_128K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_128K</dfn> 0x6</u></td></tr>
<tr><th id="383">383</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_256K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_256K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_256K</dfn> 0x7</u></td></tr>
<tr><th id="384">384</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_512K" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_512K">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_512K</dfn> 0x8</u></td></tr>
<tr><th id="385">385</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_1M" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_1M">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_1M</dfn> 0x9</u></td></tr>
<tr><th id="386">386</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_2M" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_2M">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_2M</dfn> 0xA</u></td></tr>
<tr><th id="387">387</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4M" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4M">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4M</dfn> 0xB</u></td></tr>
<tr><th id="388">388</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8M" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8M">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8M</dfn> 0xC</u></td></tr>
<tr><th id="389">389</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16M" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16M">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16M</dfn> 0xD</u></td></tr>
<tr><th id="390">390</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32M" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32M">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32M</dfn> 0xE</u></td></tr>
<tr><th id="391">391</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64M" data-ref="_M/NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64M">NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64M</dfn> 0xF</u></td></tr>
<tr><th id="392">392</th><td>	<i>/*  BB BAR2 size (global) */</i></td></tr>
<tr><th id="393">393</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_MASK" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_MASK">NVM_CFG1_GLOB_BAR2_SIZE_MASK</dfn> 0x00000F00</u></td></tr>
<tr><th id="394">394</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_OFFSET">NVM_CFG1_GLOB_BAR2_SIZE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="395">395</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_DISABLED">NVM_CFG1_GLOB_BAR2_SIZE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="396">396</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_64K" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_64K">NVM_CFG1_GLOB_BAR2_SIZE_64K</dfn> 0x1</u></td></tr>
<tr><th id="397">397</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_128K" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_128K">NVM_CFG1_GLOB_BAR2_SIZE_128K</dfn> 0x2</u></td></tr>
<tr><th id="398">398</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_256K" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_256K">NVM_CFG1_GLOB_BAR2_SIZE_256K</dfn> 0x3</u></td></tr>
<tr><th id="399">399</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_512K" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_512K">NVM_CFG1_GLOB_BAR2_SIZE_512K</dfn> 0x4</u></td></tr>
<tr><th id="400">400</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_1M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_1M">NVM_CFG1_GLOB_BAR2_SIZE_1M</dfn> 0x5</u></td></tr>
<tr><th id="401">401</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_2M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_2M">NVM_CFG1_GLOB_BAR2_SIZE_2M</dfn> 0x6</u></td></tr>
<tr><th id="402">402</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_4M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_4M">NVM_CFG1_GLOB_BAR2_SIZE_4M</dfn> 0x7</u></td></tr>
<tr><th id="403">403</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_8M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_8M">NVM_CFG1_GLOB_BAR2_SIZE_8M</dfn> 0x8</u></td></tr>
<tr><th id="404">404</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_16M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_16M">NVM_CFG1_GLOB_BAR2_SIZE_16M</dfn> 0x9</u></td></tr>
<tr><th id="405">405</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_32M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_32M">NVM_CFG1_GLOB_BAR2_SIZE_32M</dfn> 0xA</u></td></tr>
<tr><th id="406">406</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_64M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_64M">NVM_CFG1_GLOB_BAR2_SIZE_64M</dfn> 0xB</u></td></tr>
<tr><th id="407">407</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_128M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_128M">NVM_CFG1_GLOB_BAR2_SIZE_128M</dfn> 0xC</u></td></tr>
<tr><th id="408">408</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_256M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_256M">NVM_CFG1_GLOB_BAR2_SIZE_256M</dfn> 0xD</u></td></tr>
<tr><th id="409">409</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_512M" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_512M">NVM_CFG1_GLOB_BAR2_SIZE_512M</dfn> 0xE</u></td></tr>
<tr><th id="410">410</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_SIZE_1G" data-ref="_M/NVM_CFG1_GLOB_BAR2_SIZE_1G">NVM_CFG1_GLOB_BAR2_SIZE_1G</dfn> 0xF</u></td></tr>
<tr><th id="411">411</th><td>	<i>/*  Set the duration, in secs, fan failure signal should be sampled */</i></td></tr>
<tr><th id="412">412</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_FAN_FAILURE_DURATION_MASK" data-ref="_M/NVM_CFG1_GLOB_FAN_FAILURE_DURATION_MASK">NVM_CFG1_GLOB_FAN_FAILURE_DURATION_MASK</dfn> 0x0000F000</u></td></tr>
<tr><th id="413">413</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_FAN_FAILURE_DURATION_OFFSET" data-ref="_M/NVM_CFG1_GLOB_FAN_FAILURE_DURATION_OFFSET">NVM_CFG1_GLOB_FAN_FAILURE_DURATION_OFFSET</dfn> 12</u></td></tr>
<tr><th id="414">414</th><td>	<i>/*  This field defines the board total budget  for bar2 when disabled</i></td></tr>
<tr><th id="415">415</th><td><i>	 * the regular bar size is used.</i></td></tr>
<tr><th id="416">416</th><td><i>	 */</i></td></tr>
<tr><th id="417">417</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_MASK" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_MASK">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="418">418</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_OFFSET" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_OFFSET">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_OFFSET</dfn> 16</u></td></tr>
<tr><th id="419">419</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_DISABLED" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_DISABLED">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="420">420</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64K" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64K">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64K</dfn> 0x1</u></td></tr>
<tr><th id="421">421</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128K" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128K">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128K</dfn> 0x2</u></td></tr>
<tr><th id="422">422</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256K" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256K">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256K</dfn> 0x3</u></td></tr>
<tr><th id="423">423</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512K" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512K">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512K</dfn> 0x4</u></td></tr>
<tr><th id="424">424</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1M</dfn> 0x5</u></td></tr>
<tr><th id="425">425</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_2M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_2M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_2M</dfn> 0x6</u></td></tr>
<tr><th id="426">426</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_4M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_4M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_4M</dfn> 0x7</u></td></tr>
<tr><th id="427">427</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_8M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_8M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_8M</dfn> 0x8</u></td></tr>
<tr><th id="428">428</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_16M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_16M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_16M</dfn> 0x9</u></td></tr>
<tr><th id="429">429</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_32M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_32M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_32M</dfn> 0xA</u></td></tr>
<tr><th id="430">430</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64M</dfn> 0xB</u></td></tr>
<tr><th id="431">431</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128M</dfn> 0xC</u></td></tr>
<tr><th id="432">432</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256M</dfn> 0xD</u></td></tr>
<tr><th id="433">433</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512M" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512M">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512M</dfn> 0xE</u></td></tr>
<tr><th id="434">434</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1G" data-ref="_M/NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1G">NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1G</dfn> 0xF</u></td></tr>
<tr><th id="435">435</th><td>	<i>/*  Enable/Disable Crash dump triggers */</i></td></tr>
<tr><th id="436">436</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_MASK" data-ref="_M/NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_MASK">NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="437">437</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_OFFSET">NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_OFFSET</dfn> 24</u></td></tr>
<tr><th id="438">438</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps10_txfir_main" title='nvm_cfg1_glob::mps10_txfir_main' data-ref="nvm_cfg1_glob::mps10_txfir_main">mps10_txfir_main</dfn>; <i>/* 0x5C */</i></td></tr>
<tr><th id="439">439</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="440">440</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET</dfn> 0</u></td></tr>
<tr><th id="441">441</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="442">442</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET</dfn> 8</u></td></tr>
<tr><th id="443">443</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="444">444</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET</dfn> 16</u></td></tr>
<tr><th id="445">445</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="446">446</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET</dfn> 24</u></td></tr>
<tr><th id="447">447</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps10_txfir_post" title='nvm_cfg1_glob::mps10_txfir_post' data-ref="nvm_cfg1_glob::mps10_txfir_post">mps10_txfir_post</dfn>; <i>/* 0x60 */</i></td></tr>
<tr><th id="448">448</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="449">449</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET</dfn> 0</u></td></tr>
<tr><th id="450">450</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="451">451</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET</dfn> 8</u></td></tr>
<tr><th id="452">452</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="453">453</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET</dfn> 16</u></td></tr>
<tr><th id="454">454</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="455">455</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET</dfn> 24</u></td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps25_txfir_main" title='nvm_cfg1_glob::mps25_txfir_main' data-ref="nvm_cfg1_glob::mps25_txfir_main">mps25_txfir_main</dfn>; <i>/* 0x64 */</i></td></tr>
<tr><th id="457">457</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="458">458</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET</dfn> 0</u></td></tr>
<tr><th id="459">459</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="460">460</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET</dfn> 8</u></td></tr>
<tr><th id="461">461</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="462">462</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET</dfn> 16</u></td></tr>
<tr><th id="463">463</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="464">464</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET</dfn> 24</u></td></tr>
<tr><th id="465">465</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps25_txfir_post" title='nvm_cfg1_glob::mps25_txfir_post' data-ref="nvm_cfg1_glob::mps25_txfir_post">mps25_txfir_post</dfn>; <i>/* 0x68 */</i></td></tr>
<tr><th id="466">466</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="467">467</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET</dfn> 0</u></td></tr>
<tr><th id="468">468</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="469">469</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET</dfn> 8</u></td></tr>
<tr><th id="470">470</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="471">471</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET</dfn> 16</u></td></tr>
<tr><th id="472">472</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="473">473</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET</dfn> 24</u></td></tr>
<tr><th id="474">474</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::manufacture_ver" title='nvm_cfg1_glob::manufacture_ver' data-ref="nvm_cfg1_glob::manufacture_ver">manufacture_ver</dfn>; <i>/* 0x6C */</i></td></tr>
<tr><th id="475">475</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF0_VER_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF0_VER_MASK">NVM_CFG1_GLOB_MANUF0_VER_MASK</dfn> 0x0000003F</u></td></tr>
<tr><th id="476">476</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF0_VER_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF0_VER_OFFSET">NVM_CFG1_GLOB_MANUF0_VER_OFFSET</dfn> 0</u></td></tr>
<tr><th id="477">477</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF1_VER_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF1_VER_MASK">NVM_CFG1_GLOB_MANUF1_VER_MASK</dfn> 0x00000FC0</u></td></tr>
<tr><th id="478">478</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF1_VER_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF1_VER_OFFSET">NVM_CFG1_GLOB_MANUF1_VER_OFFSET</dfn> 6</u></td></tr>
<tr><th id="479">479</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF2_VER_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF2_VER_MASK">NVM_CFG1_GLOB_MANUF2_VER_MASK</dfn> 0x0003F000</u></td></tr>
<tr><th id="480">480</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF2_VER_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF2_VER_OFFSET">NVM_CFG1_GLOB_MANUF2_VER_OFFSET</dfn> 12</u></td></tr>
<tr><th id="481">481</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF3_VER_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF3_VER_MASK">NVM_CFG1_GLOB_MANUF3_VER_MASK</dfn> 0x00FC0000</u></td></tr>
<tr><th id="482">482</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF3_VER_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF3_VER_OFFSET">NVM_CFG1_GLOB_MANUF3_VER_OFFSET</dfn> 18</u></td></tr>
<tr><th id="483">483</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF4_VER_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF4_VER_MASK">NVM_CFG1_GLOB_MANUF4_VER_MASK</dfn> 0x3F000000</u></td></tr>
<tr><th id="484">484</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF4_VER_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF4_VER_OFFSET">NVM_CFG1_GLOB_MANUF4_VER_OFFSET</dfn> 24</u></td></tr>
<tr><th id="485">485</th><td>	<i>/*  Select package id method */</i></td></tr>
<tr><th id="486">486</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_MASK" data-ref="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_MASK">NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_MASK</dfn> 0x40000000</u></td></tr>
<tr><th id="487">487</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_OFFSET">NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_OFFSET</dfn> 30</u></td></tr>
<tr><th id="488">488</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_NVRAM" data-ref="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_NVRAM">NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_NVRAM</dfn> 0x0</u></td></tr>
<tr><th id="489">489</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_IO_PINS" data-ref="_M/NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_IO_PINS">NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_IO_PINS</dfn> 0x1</u></td></tr>
<tr><th id="490">490</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RECOVERY_MODE_MASK" data-ref="_M/NVM_CFG1_GLOB_RECOVERY_MODE_MASK">NVM_CFG1_GLOB_RECOVERY_MODE_MASK</dfn> 0x80000000</u></td></tr>
<tr><th id="491">491</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RECOVERY_MODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RECOVERY_MODE_OFFSET">NVM_CFG1_GLOB_RECOVERY_MODE_OFFSET</dfn> 31</u></td></tr>
<tr><th id="492">492</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RECOVERY_MODE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_RECOVERY_MODE_DISABLED">NVM_CFG1_GLOB_RECOVERY_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="493">493</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RECOVERY_MODE_ENABLED" data-ref="_M/NVM_CFG1_GLOB_RECOVERY_MODE_ENABLED">NVM_CFG1_GLOB_RECOVERY_MODE_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="494">494</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::manufacture_time" title='nvm_cfg1_glob::manufacture_time' data-ref="nvm_cfg1_glob::manufacture_time">manufacture_time</dfn>; <i>/* 0x70 */</i></td></tr>
<tr><th id="495">495</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF0_TIME_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF0_TIME_MASK">NVM_CFG1_GLOB_MANUF0_TIME_MASK</dfn> 0x0000003F</u></td></tr>
<tr><th id="496">496</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF0_TIME_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF0_TIME_OFFSET">NVM_CFG1_GLOB_MANUF0_TIME_OFFSET</dfn> 0</u></td></tr>
<tr><th id="497">497</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF1_TIME_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF1_TIME_MASK">NVM_CFG1_GLOB_MANUF1_TIME_MASK</dfn> 0x00000FC0</u></td></tr>
<tr><th id="498">498</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF1_TIME_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF1_TIME_OFFSET">NVM_CFG1_GLOB_MANUF1_TIME_OFFSET</dfn> 6</u></td></tr>
<tr><th id="499">499</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF2_TIME_MASK" data-ref="_M/NVM_CFG1_GLOB_MANUF2_TIME_MASK">NVM_CFG1_GLOB_MANUF2_TIME_MASK</dfn> 0x0003F000</u></td></tr>
<tr><th id="500">500</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MANUF2_TIME_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MANUF2_TIME_OFFSET">NVM_CFG1_GLOB_MANUF2_TIME_OFFSET</dfn> 12</u></td></tr>
<tr><th id="501">501</th><td>	<i>/*  Max MSIX for Ethernet in default mode */</i></td></tr>
<tr><th id="502">502</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_MSIX_MASK" data-ref="_M/NVM_CFG1_GLOB_MAX_MSIX_MASK">NVM_CFG1_GLOB_MAX_MSIX_MASK</dfn> 0x03FC0000</u></td></tr>
<tr><th id="503">503</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_MSIX_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MAX_MSIX_OFFSET">NVM_CFG1_GLOB_MAX_MSIX_OFFSET</dfn> 18</u></td></tr>
<tr><th id="504">504</th><td>	<i>/*  PF Mapping */</i></td></tr>
<tr><th id="505">505</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PF_MAPPING_MASK" data-ref="_M/NVM_CFG1_GLOB_PF_MAPPING_MASK">NVM_CFG1_GLOB_PF_MAPPING_MASK</dfn> 0x0C000000</u></td></tr>
<tr><th id="506">506</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PF_MAPPING_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PF_MAPPING_OFFSET">NVM_CFG1_GLOB_PF_MAPPING_OFFSET</dfn> 26</u></td></tr>
<tr><th id="507">507</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PF_MAPPING_CONTINUOUS" data-ref="_M/NVM_CFG1_GLOB_PF_MAPPING_CONTINUOUS">NVM_CFG1_GLOB_PF_MAPPING_CONTINUOUS</dfn> 0x0</u></td></tr>
<tr><th id="508">508</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PF_MAPPING_FIXED" data-ref="_M/NVM_CFG1_GLOB_PF_MAPPING_FIXED">NVM_CFG1_GLOB_PF_MAPPING_FIXED</dfn> 0x1</u></td></tr>
<tr><th id="509">509</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_MASK" data-ref="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_MASK">NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_MASK</dfn> 0x30000000</u></td></tr>
<tr><th id="510">510</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_OFFSET">NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_OFFSET</dfn> 28</u></td></tr>
<tr><th id="511">511</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_DISABLED" data-ref="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_DISABLED">NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="512">512</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_TI" data-ref="_M/NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_TI">NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_TI</dfn> 0x1</u></td></tr>
<tr><th id="513">513</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::led_global_settings" title='nvm_cfg1_glob::led_global_settings' data-ref="nvm_cfg1_glob::led_global_settings">led_global_settings</dfn>; <i>/* 0x74 */</i></td></tr>
<tr><th id="514">514</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_0_MASK" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_0_MASK">NVM_CFG1_GLOB_LED_SWAP_0_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="515">515</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_0_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_0_OFFSET">NVM_CFG1_GLOB_LED_SWAP_0_OFFSET</dfn> 0</u></td></tr>
<tr><th id="516">516</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_1_MASK" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_1_MASK">NVM_CFG1_GLOB_LED_SWAP_1_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="517">517</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_1_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_1_OFFSET">NVM_CFG1_GLOB_LED_SWAP_1_OFFSET</dfn> 4</u></td></tr>
<tr><th id="518">518</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_2_MASK" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_2_MASK">NVM_CFG1_GLOB_LED_SWAP_2_MASK</dfn> 0x00000F00</u></td></tr>
<tr><th id="519">519</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_2_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_2_OFFSET">NVM_CFG1_GLOB_LED_SWAP_2_OFFSET</dfn> 8</u></td></tr>
<tr><th id="520">520</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_3_MASK" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_3_MASK">NVM_CFG1_GLOB_LED_SWAP_3_MASK</dfn> 0x0000F000</u></td></tr>
<tr><th id="521">521</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LED_SWAP_3_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LED_SWAP_3_OFFSET">NVM_CFG1_GLOB_LED_SWAP_3_OFFSET</dfn> 12</u></td></tr>
<tr><th id="522">522</th><td>	<i>/*  Max. continues operating temperature */</i></td></tr>
<tr><th id="523">523</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_MASK" data-ref="_M/NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_MASK">NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="524">524</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_OFFSET">NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="525">525</th><td>	<i>/*  GPIO which triggers run-time port swap according to the map</i></td></tr>
<tr><th id="526">526</th><td><i>	 *  specified in option 205</i></td></tr>
<tr><th id="527">527</th><td><i>	 */</i></td></tr>
<tr><th id="528">528</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_MASK">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="529">529</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_OFFSET">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_OFFSET</dfn> 24</u></td></tr>
<tr><th id="530">530</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_NA">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="531">531</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO0">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="532">532</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO1">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="533">533</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO2">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="534">534</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO3">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="535">535</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO4">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="536">536</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO5">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="537">537</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO6">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="538">538</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO7">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="539">539</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO8">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="540">540</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO9">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="541">541</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO10">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="542">542</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO11">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="543">543</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO12">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="544">544</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO13">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="545">545</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO14">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="546">546</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO15">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="547">547</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO16">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="548">548</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO17">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="549">549</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO18">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="550">550</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO19">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="551">551</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO20">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="552">552</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO21">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="553">553</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO22">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="554">554</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO23">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="555">555</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO24">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="556">556</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO25">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="557">557</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO26">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="558">558</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO27">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="559">559</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO28">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="560">560</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO29">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="561">561</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO30">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="562">562</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO31">NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="563">563</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::generic_cont1" title='nvm_cfg1_glob::generic_cont1' data-ref="nvm_cfg1_glob::generic_cont1">generic_cont1</dfn>; <i>/* 0x78 */</i></td></tr>
<tr><th id="564">564</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_DAC_CODE_MASK" data-ref="_M/NVM_CFG1_GLOB_AVS_DAC_CODE_MASK">NVM_CFG1_GLOB_AVS_DAC_CODE_MASK</dfn> 0x000003FF</u></td></tr>
<tr><th id="565">565</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_AVS_DAC_CODE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_AVS_DAC_CODE_OFFSET">NVM_CFG1_GLOB_AVS_DAC_CODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="566">566</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_SWAP_MASK">NVM_CFG1_GLOB_LANE0_SWAP_MASK</dfn> 0x00000C00</u></td></tr>
<tr><th id="567">567</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_SWAP_OFFSET">NVM_CFG1_GLOB_LANE0_SWAP_OFFSET</dfn> 10</u></td></tr>
<tr><th id="568">568</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_SWAP_MASK">NVM_CFG1_GLOB_LANE1_SWAP_MASK</dfn> 0x00003000</u></td></tr>
<tr><th id="569">569</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_SWAP_OFFSET">NVM_CFG1_GLOB_LANE1_SWAP_OFFSET</dfn> 12</u></td></tr>
<tr><th id="570">570</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_SWAP_MASK">NVM_CFG1_GLOB_LANE2_SWAP_MASK</dfn> 0x0000C000</u></td></tr>
<tr><th id="571">571</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_SWAP_OFFSET">NVM_CFG1_GLOB_LANE2_SWAP_OFFSET</dfn> 14</u></td></tr>
<tr><th id="572">572</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_SWAP_MASK">NVM_CFG1_GLOB_LANE3_SWAP_MASK</dfn> 0x00030000</u></td></tr>
<tr><th id="573">573</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_SWAP_OFFSET">NVM_CFG1_GLOB_LANE3_SWAP_OFFSET</dfn> 16</u></td></tr>
<tr><th id="574">574</th><td>	<i>/*  Enable option 195 - Overriding the PCIe Preset value */</i></td></tr>
<tr><th id="575">575</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_MASK" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_MASK">NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_MASK</dfn> 0x00040000</u></td></tr>
<tr><th id="576">576</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_OFFSET" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_OFFSET">NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_OFFSET</dfn> 18</u></td></tr>
<tr><th id="577">577</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_DISABLED" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_DISABLED">NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="578">578</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_ENABLED" data-ref="_M/NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_ENABLED">NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="579">579</th><td>	<i>/*  PCIe Preset value - applies only if option 194 is enabled */</i></td></tr>
<tr><th id="580">580</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PRESET_VALUE_MASK" data-ref="_M/NVM_CFG1_GLOB_PCIE_PRESET_VALUE_MASK">NVM_CFG1_GLOB_PCIE_PRESET_VALUE_MASK</dfn> 0x00780000</u></td></tr>
<tr><th id="581">581</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PCIE_PRESET_VALUE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PCIE_PRESET_VALUE_OFFSET">NVM_CFG1_GLOB_PCIE_PRESET_VALUE_OFFSET</dfn> 19</u></td></tr>
<tr><th id="582">582</th><td>	<i>/*  Port mapping to be used when the run-time GPIO for port-swap is</i></td></tr>
<tr><th id="583">583</th><td><i>	 *  defined and set.</i></td></tr>
<tr><th id="584">584</th><td><i>	 */</i></td></tr>
<tr><th id="585">585</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_MASK">NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_MASK</dfn> 0x01800000</u></td></tr>
<tr><th id="586">586</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_OFFSET">NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_OFFSET</dfn> 23</u></td></tr>
<tr><th id="587">587</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_MASK">NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_MASK</dfn> 0x06000000</u></td></tr>
<tr><th id="588">588</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_OFFSET">NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_OFFSET</dfn> 25</u></td></tr>
<tr><th id="589">589</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_MASK">NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_MASK</dfn> 0x18000000</u></td></tr>
<tr><th id="590">590</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_OFFSET">NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_OFFSET</dfn> 27</u></td></tr>
<tr><th id="591">591</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_MASK" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_MASK">NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_MASK</dfn> 0x60000000</u></td></tr>
<tr><th id="592">592</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_OFFSET">NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_OFFSET</dfn> 29</u></td></tr>
<tr><th id="593">593</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mbi_version" title='nvm_cfg1_glob::mbi_version' data-ref="nvm_cfg1_glob::mbi_version">mbi_version</dfn>; <i>/* 0x7C */</i></td></tr>
<tr><th id="594">594</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MBI_VERSION_0_MASK" data-ref="_M/NVM_CFG1_GLOB_MBI_VERSION_0_MASK">NVM_CFG1_GLOB_MBI_VERSION_0_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="595">595</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MBI_VERSION_0_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MBI_VERSION_0_OFFSET">NVM_CFG1_GLOB_MBI_VERSION_0_OFFSET</dfn> 0</u></td></tr>
<tr><th id="596">596</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MBI_VERSION_1_MASK" data-ref="_M/NVM_CFG1_GLOB_MBI_VERSION_1_MASK">NVM_CFG1_GLOB_MBI_VERSION_1_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="597">597</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MBI_VERSION_1_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MBI_VERSION_1_OFFSET">NVM_CFG1_GLOB_MBI_VERSION_1_OFFSET</dfn> 8</u></td></tr>
<tr><th id="598">598</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MBI_VERSION_2_MASK" data-ref="_M/NVM_CFG1_GLOB_MBI_VERSION_2_MASK">NVM_CFG1_GLOB_MBI_VERSION_2_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="599">599</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MBI_VERSION_2_OFFSET" data-ref="_M/NVM_CFG1_GLOB_MBI_VERSION_2_OFFSET">NVM_CFG1_GLOB_MBI_VERSION_2_OFFSET</dfn> 16</u></td></tr>
<tr><th id="600">600</th><td>	<i>/*  If set to other than NA, 0 - Normal operation, 1 - Thermal event</i></td></tr>
<tr><th id="601">601</th><td><i>	 *  occurred</i></td></tr>
<tr><th id="602">602</th><td><i>	 */</i></td></tr>
<tr><th id="603">603</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_MASK">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="604">604</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_OFFSET">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_OFFSET</dfn> 24</u></td></tr>
<tr><th id="605">605</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_NA">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="606">606</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO0">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="607">607</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO1">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="608">608</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO2">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="609">609</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO3">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="610">610</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO4">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="611">611</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO5">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="612">612</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO6">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="613">613</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO7">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="614">614</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO8">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="615">615</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO9">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="616">616</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO10">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="617">617</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO11">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="618">618</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO12">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="619">619</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO13">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="620">620</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO14">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="621">621</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO15">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="622">622</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO16">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="623">623</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO17">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="624">624</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO18">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="625">625</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO19">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="626">626</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO20">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="627">627</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO21">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="628">628</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO22">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="629">629</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO23">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="630">630</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO24">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="631">631</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO25">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="632">632</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO26">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="633">633</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO27">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="634">634</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO28">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="635">635</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO29">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="636">636</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO30">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="637">637</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO31">NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mbi_date" title='nvm_cfg1_glob::mbi_date' data-ref="nvm_cfg1_glob::mbi_date">mbi_date</dfn>; <i>/* 0x80 */</i></td></tr>
<tr><th id="639">639</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::misc_sig" title='nvm_cfg1_glob::misc_sig' data-ref="nvm_cfg1_glob::misc_sig">misc_sig</dfn>; <i>/* 0x84 */</i></td></tr>
<tr><th id="640">640</th><td>	<i>/*  Define the GPIO mapping to switch i2c mux */</i></td></tr>
<tr><th id="641">641</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_MASK" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_MASK">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="642">642</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_OFFSET" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_OFFSET">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_OFFSET</dfn> 0</u></td></tr>
<tr><th id="643">643</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_MASK" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_MASK">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="644">644</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_OFFSET" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_OFFSET">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_OFFSET</dfn> 8</u></td></tr>
<tr><th id="645">645</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__NA" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__NA">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__NA</dfn> 0x0</u></td></tr>
<tr><th id="646">646</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO0" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO0">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="647">647</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO1" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO1">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="648">648</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO2" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO2">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="649">649</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO3" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO3">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="650">650</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO4" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO4">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="651">651</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO5" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO5">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="652">652</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO6" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO6">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="653">653</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO7" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO7">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="654">654</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO8" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO8">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="655">655</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO9" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO9">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="656">656</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO10" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO10">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="657">657</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO11" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO11">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="658">658</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO12" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO12">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="659">659</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO13" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO13">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="660">660</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO14" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO14">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="661">661</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO15" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO15">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="662">662</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO16" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO16">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="663">663</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO17" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO17">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="664">664</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO18" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO18">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="665">665</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO19" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO19">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="666">666</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO20" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO20">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="667">667</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO21" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO21">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="668">668</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO22" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO22">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="669">669</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO23" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO23">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="670">670</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO24" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO24">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="671">671</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO25" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO25">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="672">672</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO26" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO26">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="673">673</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO27" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO27">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="674">674</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO28" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO28">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="675">675</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO29" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO29">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="676">676</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO30" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO30">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="677">677</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO31" data-ref="_M/NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO31">NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="678">678</th><td>	<i>/*  Interrupt signal used for SMBus/I2C management interface</i></td></tr>
<tr><th id="679">679</th><td><i>	 *  0 = Interrupt event occurred</i></td></tr>
<tr><th id="680">680</th><td><i>	 *  1 = Normal</i></td></tr>
<tr><th id="681">681</th><td><i>	 */</i></td></tr>
<tr><th id="682">682</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_MASK">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="683">683</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_OFFSET">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_OFFSET</dfn> 16</u></td></tr>
<tr><th id="684">684</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_NA">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="685">685</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO0">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="686">686</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO1">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="687">687</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO2">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="688">688</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO3">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="689">689</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO4">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="690">690</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO5">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="691">691</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO6">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="692">692</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO7">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="693">693</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO8">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="694">694</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO9">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="695">695</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO10">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="696">696</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO11">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="697">697</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO12">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="698">698</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO13">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="699">699</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO14">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="700">700</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO15">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="701">701</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO16">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="702">702</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO17">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="703">703</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO18">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="704">704</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO19">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="705">705</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO20">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="706">706</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO21">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="707">707</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO22">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="708">708</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO23">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="709">709</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO24">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="710">710</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO25">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="711">711</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO26">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="712">712</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO27">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="713">713</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO28">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="714">714</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO29">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="715">715</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO30">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="716">716</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO31">NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="717">717</th><td>	<i>/*  Set aLOM FAN on GPIO */</i></td></tr>
<tr><th id="718">718</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_MASK">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="719">719</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_OFFSET">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_OFFSET</dfn> 24</u></td></tr>
<tr><th id="720">720</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_NA">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="721">721</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO0">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="722">722</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO1">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="723">723</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO2">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="724">724</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO3">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="725">725</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO4">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="726">726</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO5">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="727">727</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO6">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="728">728</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO7">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="729">729</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO8">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="730">730</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO9">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="731">731</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO10">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="732">732</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO11">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="733">733</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO12">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="734">734</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO13">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="735">735</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO14">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="736">736</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO15">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="737">737</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO16">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="738">738</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO17">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="739">739</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO18">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="740">740</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO19">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="741">741</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO20">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="742">742</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO21">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="743">743</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO22">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="744">744</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO23">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="745">745</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO24">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="746">746</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO25">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="747">747</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO26">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="748">748</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO27">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="749">749</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO28">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="750">750</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO29">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="751">751</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO30">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="752">752</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO31">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="753">753</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::device_capabilities" title='nvm_cfg1_glob::device_capabilities' data-ref="nvm_cfg1_glob::device_capabilities">device_capabilities</dfn>; <i>/* 0x88 */</i></td></tr>
<tr><th id="754">754</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ETHERNET" data-ref="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ETHERNET">NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ETHERNET</dfn> 0x1</u></td></tr>
<tr><th id="755">755</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_FCOE" data-ref="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_FCOE">NVM_CFG1_GLOB_DEVICE_CAPABILITIES_FCOE</dfn> 0x2</u></td></tr>
<tr><th id="756">756</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ISCSI" data-ref="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ISCSI">NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ISCSI</dfn> 0x4</u></td></tr>
<tr><th id="757">757</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ROCE" data-ref="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ROCE">NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ROCE</dfn> 0x8</u></td></tr>
<tr><th id="758">758</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_IWARP" data-ref="_M/NVM_CFG1_GLOB_DEVICE_CAPABILITIES_IWARP">NVM_CFG1_GLOB_DEVICE_CAPABILITIES_IWARP</dfn> 0x10</u></td></tr>
<tr><th id="759">759</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::power_dissipated" title='nvm_cfg1_glob::power_dissipated' data-ref="nvm_cfg1_glob::power_dissipated">power_dissipated</dfn>; <i>/* 0x8C */</i></td></tr>
<tr><th id="760">760</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D0_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D0_MASK">NVM_CFG1_GLOB_POWER_DIS_D0_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="761">761</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D0_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D0_OFFSET">NVM_CFG1_GLOB_POWER_DIS_D0_OFFSET</dfn> 0</u></td></tr>
<tr><th id="762">762</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D1_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D1_MASK">NVM_CFG1_GLOB_POWER_DIS_D1_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="763">763</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D1_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D1_OFFSET">NVM_CFG1_GLOB_POWER_DIS_D1_OFFSET</dfn> 8</u></td></tr>
<tr><th id="764">764</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D2_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D2_MASK">NVM_CFG1_GLOB_POWER_DIS_D2_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="765">765</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D2_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D2_OFFSET">NVM_CFG1_GLOB_POWER_DIS_D2_OFFSET</dfn> 16</u></td></tr>
<tr><th id="766">766</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D3_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D3_MASK">NVM_CFG1_GLOB_POWER_DIS_D3_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="767">767</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_DIS_D3_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_DIS_D3_OFFSET">NVM_CFG1_GLOB_POWER_DIS_D3_OFFSET</dfn> 24</u></td></tr>
<tr><th id="768">768</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::power_consumed" title='nvm_cfg1_glob::power_consumed' data-ref="nvm_cfg1_glob::power_consumed">power_consumed</dfn>; <i>/* 0x90 */</i></td></tr>
<tr><th id="769">769</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D0_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D0_MASK">NVM_CFG1_GLOB_POWER_CONS_D0_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="770">770</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D0_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D0_OFFSET">NVM_CFG1_GLOB_POWER_CONS_D0_OFFSET</dfn> 0</u></td></tr>
<tr><th id="771">771</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D1_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D1_MASK">NVM_CFG1_GLOB_POWER_CONS_D1_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="772">772</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D1_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D1_OFFSET">NVM_CFG1_GLOB_POWER_CONS_D1_OFFSET</dfn> 8</u></td></tr>
<tr><th id="773">773</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D2_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D2_MASK">NVM_CFG1_GLOB_POWER_CONS_D2_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="774">774</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D2_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D2_OFFSET">NVM_CFG1_GLOB_POWER_CONS_D2_OFFSET</dfn> 16</u></td></tr>
<tr><th id="775">775</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D3_MASK" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D3_MASK">NVM_CFG1_GLOB_POWER_CONS_D3_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="776">776</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_POWER_CONS_D3_OFFSET" data-ref="_M/NVM_CFG1_GLOB_POWER_CONS_D3_OFFSET">NVM_CFG1_GLOB_POWER_CONS_D3_OFFSET</dfn> 24</u></td></tr>
<tr><th id="777">777</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::efi_version" title='nvm_cfg1_glob::efi_version' data-ref="nvm_cfg1_glob::efi_version">efi_version</dfn>; <i>/* 0x94 */</i></td></tr>
<tr><th id="778">778</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::multi_network_modes_capability" title='nvm_cfg1_glob::multi_network_modes_capability' data-ref="nvm_cfg1_glob::multi_network_modes_capability">multi_network_modes_capability</dfn>; <i>/* 0x98 */</i></td></tr>
<tr><th id="779">779</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X10G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X10G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X10G</dfn> 0x1</u></td></tr>
<tr><th id="780">780</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X25G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X25G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X25G</dfn> 0x2</u></td></tr>
<tr><th id="781">781</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X25G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X25G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X25G</dfn> 0x4</u></td></tr>
<tr><th id="782">782</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X25G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X25G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X25G</dfn> 0x8</u></td></tr>
<tr><th id="783">783</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X40G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X40G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X40G</dfn> 0x10</u></td></tr>
<tr><th id="784">784</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X40G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X40G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X40G</dfn> 0x20</u></td></tr>
<tr><th id="785">785</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X50G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X50G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X50G</dfn> 0x40</u></td></tr>
<tr><th id="786">786</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_BB_1X100G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_BB_1X100G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_BB_1X100G</dfn> \</u></td></tr>
<tr><th id="787">787</th><td><u>			0x80</u></td></tr>
<tr><th id="788">788</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X10G" data-ref="_M/NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X10G">NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X10G</dfn> 0x100</u></td></tr>
<tr><th id="789">789</th><td>	<i>/* @DPDK */</i></td></tr>
<tr><th id="790">790</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::reserved1" title='nvm_cfg1_glob::reserved1' data-ref="nvm_cfg1_glob::reserved1">reserved1</dfn>[<var>12</var>]; <i>/* 0x9C */</i></td></tr>
<tr><th id="791">791</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::oem1_number" title='nvm_cfg1_glob::oem1_number' data-ref="nvm_cfg1_glob::oem1_number">oem1_number</dfn>[<var>8</var>]; <i>/* 0xCC */</i></td></tr>
<tr><th id="792">792</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::oem2_number" title='nvm_cfg1_glob::oem2_number' data-ref="nvm_cfg1_glob::oem2_number">oem2_number</dfn>[<var>8</var>]; <i>/* 0xEC */</i></td></tr>
<tr><th id="793">793</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps25_active_txfir_pre" title='nvm_cfg1_glob::mps25_active_txfir_pre' data-ref="nvm_cfg1_glob::mps25_active_txfir_pre">mps25_active_txfir_pre</dfn>; <i>/* 0x10C */</i></td></tr>
<tr><th id="794">794</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_MASK">NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="795">795</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_OFFSET">NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="796">796</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_MASK">NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="797">797</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_OFFSET">NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="798">798</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_MASK">NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="799">799</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_OFFSET">NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="800">800</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_MASK">NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="801">801</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_OFFSET">NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_OFFSET</dfn> 24</u></td></tr>
<tr><th id="802">802</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps25_active_txfir_main" title='nvm_cfg1_glob::mps25_active_txfir_main' data-ref="nvm_cfg1_glob::mps25_active_txfir_main">mps25_active_txfir_main</dfn>; <i>/* 0x110 */</i></td></tr>
<tr><th id="803">803</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="804">804</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_OFFSET</dfn> 0</u></td></tr>
<tr><th id="805">805</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="806">806</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_OFFSET</dfn> 8</u></td></tr>
<tr><th id="807">807</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="808">808</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_OFFSET</dfn> 16</u></td></tr>
<tr><th id="809">809</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_MASK">NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="810">810</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_OFFSET">NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_OFFSET</dfn> 24</u></td></tr>
<tr><th id="811">811</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::mps25_active_txfir_post" title='nvm_cfg1_glob::mps25_active_txfir_post' data-ref="nvm_cfg1_glob::mps25_active_txfir_post">mps25_active_txfir_post</dfn>; <i>/* 0x114 */</i></td></tr>
<tr><th id="812">812</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="813">813</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_OFFSET</dfn> 0</u></td></tr>
<tr><th id="814">814</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="815">815</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_OFFSET</dfn> 8</u></td></tr>
<tr><th id="816">816</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="817">817</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_OFFSET</dfn> 16</u></td></tr>
<tr><th id="818">818</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_MASK" data-ref="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_MASK">NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="819">819</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_OFFSET" data-ref="_M/NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_OFFSET">NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_OFFSET</dfn> 24</u></td></tr>
<tr><th id="820">820</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::features" title='nvm_cfg1_glob::features' data-ref="nvm_cfg1_glob::features">features</dfn>; <i>/* 0x118 */</i></td></tr>
<tr><th id="821">821</th><td>	<i>/*  Set the Aux Fan on temperature  */</i></td></tr>
<tr><th id="822">822</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_MASK" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_MASK">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="823">823</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_OFFSET" data-ref="_M/NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_OFFSET">NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="824">824</th><td>	<i>/*  Set NC-SI package ID */</i></td></tr>
<tr><th id="825">825</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_MASK">NVM_CFG1_GLOB_SLOT_ID_GPIO_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="826">826</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_OFFSET">NVM_CFG1_GLOB_SLOT_ID_GPIO_OFFSET</dfn> 8</u></td></tr>
<tr><th id="827">827</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_NA">NVM_CFG1_GLOB_SLOT_ID_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="828">828</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO0">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="829">829</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO1">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="830">830</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO2">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="831">831</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO3">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="832">832</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO4">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="833">833</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO5">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="834">834</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO6">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="835">835</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO7">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="836">836</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO8">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="837">837</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO9">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="838">838</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO10">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="839">839</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO11">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="840">840</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO12">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="841">841</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO13">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="842">842</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO14">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="843">843</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO15">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="844">844</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO16">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="845">845</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO17">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="846">846</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO18">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="847">847</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO19">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="848">848</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO20">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="849">849</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO21">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="850">850</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO22">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="851">851</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO23">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="852">852</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO24">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="853">853</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO25">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="854">854</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO26">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="855">855</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO27">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="856">856</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO28">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="857">857</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO29">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="858">858</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO30">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="859">859</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO31">NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="860">860</th><td>	<i>/*  PMBUS Clock GPIO */</i></td></tr>
<tr><th id="861">861</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_MASK">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="862">862</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_OFFSET">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_OFFSET</dfn> 16</u></td></tr>
<tr><th id="863">863</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_NA">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="864">864</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO0">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="865">865</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO1">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="866">866</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO2">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="867">867</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO3">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="868">868</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO4">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="869">869</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO5">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="870">870</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO6">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="871">871</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO7">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="872">872</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO8">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="873">873</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO9">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="874">874</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO10">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="875">875</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO11">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="876">876</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO12">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="877">877</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO13">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="878">878</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO14">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="879">879</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO15">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="880">880</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO16">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="881">881</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO17">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="882">882</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO18">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="883">883</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO19">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="884">884</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO20">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="885">885</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO21">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="886">886</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO22">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="887">887</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO23">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="888">888</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO24">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="889">889</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO25">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="890">890</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO26">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="891">891</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO27">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="892">892</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO28">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="893">893</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO29">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="894">894</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO30">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="895">895</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO31">NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="896">896</th><td>	<i>/*  PMBUS Data GPIO */</i></td></tr>
<tr><th id="897">897</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_MASK">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="898">898</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_OFFSET">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_OFFSET</dfn> 24</u></td></tr>
<tr><th id="899">899</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_NA">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="900">900</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO0">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="901">901</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO1">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="902">902</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO2">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="903">903</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO3">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="904">904</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO4">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="905">905</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO5">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="906">906</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO6">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="907">907</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO7">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="908">908</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO8">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="909">909</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO9">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="910">910</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO10">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="911">911</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO11">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="912">912</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO12">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="913">913</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO13">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="914">914</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO14">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="915">915</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO15">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="916">916</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO16">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="917">917</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO17">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="918">918</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO18">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="919">919</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO19">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="920">920</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO20">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="921">921</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO21">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="922">922</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO22">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="923">923</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO23">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="924">924</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO24">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="925">925</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO25">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="926">926</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO26">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="927">927</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO27">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="928">928</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO28">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="929">929</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO29">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="930">930</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO30">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="931">931</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO31">NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="932">932</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_25g_hlpc" title='nvm_cfg1_glob::tx_rx_eq_25g_hlpc' data-ref="nvm_cfg1_glob::tx_rx_eq_25g_hlpc">tx_rx_eq_25g_hlpc</dfn>; <i>/* 0x11C */</i></td></tr>
<tr><th id="933">933</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="934">934</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_OFFSET</dfn> 0</u></td></tr>
<tr><th id="935">935</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="936">936</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_OFFSET</dfn> 8</u></td></tr>
<tr><th id="937">937</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="938">938</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_OFFSET</dfn> 16</u></td></tr>
<tr><th id="939">939</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="940">940</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_OFFSET</dfn> 24</u></td></tr>
<tr><th id="941">941</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_25g_llpc" title='nvm_cfg1_glob::tx_rx_eq_25g_llpc' data-ref="nvm_cfg1_glob::tx_rx_eq_25g_llpc">tx_rx_eq_25g_llpc</dfn>; <i>/* 0x120 */</i></td></tr>
<tr><th id="942">942</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="943">943</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_OFFSET</dfn> 0</u></td></tr>
<tr><th id="944">944</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="945">945</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_OFFSET</dfn> 8</u></td></tr>
<tr><th id="946">946</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="947">947</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_OFFSET</dfn> 16</u></td></tr>
<tr><th id="948">948</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="949">949</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_OFFSET</dfn> 24</u></td></tr>
<tr><th id="950">950</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_25g_ac" title='nvm_cfg1_glob::tx_rx_eq_25g_ac' data-ref="nvm_cfg1_glob::tx_rx_eq_25g_ac">tx_rx_eq_25g_ac</dfn>; <i>/* 0x124 */</i></td></tr>
<tr><th id="951">951</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="952">952</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_OFFSET</dfn> 0</u></td></tr>
<tr><th id="953">953</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="954">954</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_OFFSET</dfn> 8</u></td></tr>
<tr><th id="955">955</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="956">956</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_OFFSET</dfn> 16</u></td></tr>
<tr><th id="957">957</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="958">958</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_OFFSET</dfn> 24</u></td></tr>
<tr><th id="959">959</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_10g_pc" title='nvm_cfg1_glob::tx_rx_eq_10g_pc' data-ref="nvm_cfg1_glob::tx_rx_eq_10g_pc">tx_rx_eq_10g_pc</dfn>; <i>/* 0x128 */</i></td></tr>
<tr><th id="960">960</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="961">961</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_OFFSET</dfn> 0</u></td></tr>
<tr><th id="962">962</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="963">963</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_OFFSET</dfn> 8</u></td></tr>
<tr><th id="964">964</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="965">965</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_OFFSET</dfn> 16</u></td></tr>
<tr><th id="966">966</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="967">967</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_OFFSET</dfn> 24</u></td></tr>
<tr><th id="968">968</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_10g_ac" title='nvm_cfg1_glob::tx_rx_eq_10g_ac' data-ref="nvm_cfg1_glob::tx_rx_eq_10g_ac">tx_rx_eq_10g_ac</dfn>; <i>/* 0x12C */</i></td></tr>
<tr><th id="969">969</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="970">970</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_OFFSET</dfn> 0</u></td></tr>
<tr><th id="971">971</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="972">972</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_OFFSET</dfn> 8</u></td></tr>
<tr><th id="973">973</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="974">974</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_OFFSET</dfn> 16</u></td></tr>
<tr><th id="975">975</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="976">976</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_OFFSET</dfn> 24</u></td></tr>
<tr><th id="977">977</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_1g" title='nvm_cfg1_glob::tx_rx_eq_1g' data-ref="nvm_cfg1_glob::tx_rx_eq_1g">tx_rx_eq_1g</dfn>; <i>/* 0x130 */</i></td></tr>
<tr><th id="978">978</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="979">979</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_OFFSET</dfn> 0</u></td></tr>
<tr><th id="980">980</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="981">981</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_OFFSET</dfn> 8</u></td></tr>
<tr><th id="982">982</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="983">983</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_OFFSET</dfn> 16</u></td></tr>
<tr><th id="984">984</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="985">985</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_OFFSET</dfn> 24</u></td></tr>
<tr><th id="986">986</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_25g_bt" title='nvm_cfg1_glob::tx_rx_eq_25g_bt' data-ref="nvm_cfg1_glob::tx_rx_eq_25g_bt">tx_rx_eq_25g_bt</dfn>; <i>/* 0x134 */</i></td></tr>
<tr><th id="987">987</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="988">988</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_OFFSET</dfn> 0</u></td></tr>
<tr><th id="989">989</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="990">990</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_OFFSET</dfn> 8</u></td></tr>
<tr><th id="991">991</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="992">992</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_OFFSET</dfn> 16</u></td></tr>
<tr><th id="993">993</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="994">994</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_OFFSET</dfn> 24</u></td></tr>
<tr><th id="995">995</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::tx_rx_eq_10g_bt" title='nvm_cfg1_glob::tx_rx_eq_10g_bt' data-ref="nvm_cfg1_glob::tx_rx_eq_10g_bt">tx_rx_eq_10g_bt</dfn>; <i>/* 0x138 */</i></td></tr>
<tr><th id="996">996</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_MASK">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="997">997</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_OFFSET">NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_OFFSET</dfn> 0</u></td></tr>
<tr><th id="998">998</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_MASK">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="999">999</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_OFFSET">NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1000">1000</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_MASK">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="1001">1001</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_OFFSET">NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1002">1002</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_MASK" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_MASK">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1003">1003</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_OFFSET" data-ref="_M/NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_OFFSET">NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1004">1004</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::generic_cont4" title='nvm_cfg1_glob::generic_cont4' data-ref="nvm_cfg1_glob::generic_cont4">generic_cont4</dfn>; <i>/* 0x13C */</i></td></tr>
<tr><th id="1005">1005</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_MASK" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_MASK">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1006">1006</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_OFFSET" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_OFFSET">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1007">1007</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_NA" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_NA">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_NA</dfn> 0x0</u></td></tr>
<tr><th id="1008">1008</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO0" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO0">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="1009">1009</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO1" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO1">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="1010">1010</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO2" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO2">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="1011">1011</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO3" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO3">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="1012">1012</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO4" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO4">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="1013">1013</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO5" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO5">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="1014">1014</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO6" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO6">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="1015">1015</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO7" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO7">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="1016">1016</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO8" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO8">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="1017">1017</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO9" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO9">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="1018">1018</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO10" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO10">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="1019">1019</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO11" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO11">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="1020">1020</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO12" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO12">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="1021">1021</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO13" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO13">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="1022">1022</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO14" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO14">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="1023">1023</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO15" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO15">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="1024">1024</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO16" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO16">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="1025">1025</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO17" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO17">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="1026">1026</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO18" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO18">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="1027">1027</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO19" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO19">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="1028">1028</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO20" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO20">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="1029">1029</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO21" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO21">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="1030">1030</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO22" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO22">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="1031">1031</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO23" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO23">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="1032">1032</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO24" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO24">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="1033">1033</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO25" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO25">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="1034">1034</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO26" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO26">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="1035">1035</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO27" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO27">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="1036">1036</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO28" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO28">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="1037">1037</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO29" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO29">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="1038">1038</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO30" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO30">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="1039">1039</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO31" data-ref="_M/NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO31">NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="1040">1040</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::preboot_debug_mode_std" title='nvm_cfg1_glob::preboot_debug_mode_std' data-ref="nvm_cfg1_glob::preboot_debug_mode_std">preboot_debug_mode_std</dfn>; <i>/* 0x140 */</i></td></tr>
<tr><th id="1041">1041</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::preboot_debug_mode_ext" title='nvm_cfg1_glob::preboot_debug_mode_ext' data-ref="nvm_cfg1_glob::preboot_debug_mode_ext">preboot_debug_mode_ext</dfn>; <i>/* 0x144 */</i></td></tr>
<tr><th id="1042">1042</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::ext_phy_cfg1" title='nvm_cfg1_glob::ext_phy_cfg1' data-ref="nvm_cfg1_glob::ext_phy_cfg1">ext_phy_cfg1</dfn>; <i>/* 0x148 */</i></td></tr>
<tr><th id="1043">1043</th><td>	<i>/*  Ext PHY MDI pair swap value */</i></td></tr>
<tr><th id="1044">1044</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXT_PHY_MDI_PAIR_SWAP_MASK" data-ref="_M/NVM_CFG1_GLOB_EXT_PHY_MDI_PAIR_SWAP_MASK">NVM_CFG1_GLOB_EXT_PHY_MDI_PAIR_SWAP_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1045">1045</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_GLOB_EXT_PHY_MDI_PAIR_SWAP_OFFSET" data-ref="_M/NVM_CFG1_GLOB_EXT_PHY_MDI_PAIR_SWAP_OFFSET">NVM_CFG1_GLOB_EXT_PHY_MDI_PAIR_SWAP_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1046">1046</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_glob::reserved" title='nvm_cfg1_glob::reserved' data-ref="nvm_cfg1_glob::reserved">reserved</dfn>[<var>55</var>]; <i>/* 0x14C */</i></td></tr>
<tr><th id="1047">1047</th><td>};</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><b>struct</b> <dfn class="type def" id="nvm_cfg1_path" title='nvm_cfg1_path' data-ref="nvm_cfg1_path">nvm_cfg1_path</dfn> {</td></tr>
<tr><th id="1050">1050</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_path::reserved" title='nvm_cfg1_path::reserved' data-ref="nvm_cfg1_path::reserved">reserved</dfn>[<var>1</var>]; <i>/* 0x0 */</i></td></tr>
<tr><th id="1051">1051</th><td>};</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><b>struct</b> <dfn class="type def" id="nvm_cfg1_port" title='nvm_cfg1_port' data-ref="nvm_cfg1_port">nvm_cfg1_port</dfn> {</td></tr>
<tr><th id="1054">1054</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::reserved__m_relocated_to_option_123" title='nvm_cfg1_port::reserved__m_relocated_to_option_123' data-ref="nvm_cfg1_port::reserved__m_relocated_to_option_123">reserved__m_relocated_to_option_123</dfn>; <i>/* 0x0 */</i></td></tr>
<tr><th id="1055">1055</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::reserved__m_relocated_to_option_124" title='nvm_cfg1_port::reserved__m_relocated_to_option_124' data-ref="nvm_cfg1_port::reserved__m_relocated_to_option_124">reserved__m_relocated_to_option_124</dfn>; <i>/* 0x4 */</i></td></tr>
<tr><th id="1056">1056</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::generic_cont0" title='nvm_cfg1_port::generic_cont0' data-ref="nvm_cfg1_port::generic_cont0">generic_cont0</dfn>; <i>/* 0x8 */</i></td></tr>
<tr><th id="1057">1057</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_LED_MODE_MASK">NVM_CFG1_PORT_LED_MODE_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1058">1058</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_LED_MODE_OFFSET">NVM_CFG1_PORT_LED_MODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1059">1059</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_MAC1" data-ref="_M/NVM_CFG1_PORT_LED_MODE_MAC1">NVM_CFG1_PORT_LED_MODE_MAC1</dfn> 0x0</u></td></tr>
<tr><th id="1060">1060</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY1" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY1">NVM_CFG1_PORT_LED_MODE_PHY1</dfn> 0x1</u></td></tr>
<tr><th id="1061">1061</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY2" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY2">NVM_CFG1_PORT_LED_MODE_PHY2</dfn> 0x2</u></td></tr>
<tr><th id="1062">1062</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY3" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY3">NVM_CFG1_PORT_LED_MODE_PHY3</dfn> 0x3</u></td></tr>
<tr><th id="1063">1063</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_MAC2" data-ref="_M/NVM_CFG1_PORT_LED_MODE_MAC2">NVM_CFG1_PORT_LED_MODE_MAC2</dfn> 0x4</u></td></tr>
<tr><th id="1064">1064</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY4" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY4">NVM_CFG1_PORT_LED_MODE_PHY4</dfn> 0x5</u></td></tr>
<tr><th id="1065">1065</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY5" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY5">NVM_CFG1_PORT_LED_MODE_PHY5</dfn> 0x6</u></td></tr>
<tr><th id="1066">1066</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY6" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY6">NVM_CFG1_PORT_LED_MODE_PHY6</dfn> 0x7</u></td></tr>
<tr><th id="1067">1067</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_MAC3" data-ref="_M/NVM_CFG1_PORT_LED_MODE_MAC3">NVM_CFG1_PORT_LED_MODE_MAC3</dfn> 0x8</u></td></tr>
<tr><th id="1068">1068</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY7" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY7">NVM_CFG1_PORT_LED_MODE_PHY7</dfn> 0x9</u></td></tr>
<tr><th id="1069">1069</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY8" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY8">NVM_CFG1_PORT_LED_MODE_PHY8</dfn> 0xA</u></td></tr>
<tr><th id="1070">1070</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY9" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY9">NVM_CFG1_PORT_LED_MODE_PHY9</dfn> 0xB</u></td></tr>
<tr><th id="1071">1071</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_MAC4" data-ref="_M/NVM_CFG1_PORT_LED_MODE_MAC4">NVM_CFG1_PORT_LED_MODE_MAC4</dfn> 0xC</u></td></tr>
<tr><th id="1072">1072</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY10" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY10">NVM_CFG1_PORT_LED_MODE_PHY10</dfn> 0xD</u></td></tr>
<tr><th id="1073">1073</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY11" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY11">NVM_CFG1_PORT_LED_MODE_PHY11</dfn> 0xE</u></td></tr>
<tr><th id="1074">1074</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_PHY12" data-ref="_M/NVM_CFG1_PORT_LED_MODE_PHY12">NVM_CFG1_PORT_LED_MODE_PHY12</dfn> 0xF</u></td></tr>
<tr><th id="1075">1075</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LED_MODE_BREAKOUT" data-ref="_M/NVM_CFG1_PORT_LED_MODE_BREAKOUT">NVM_CFG1_PORT_LED_MODE_BREAKOUT</dfn> 0x10</u></td></tr>
<tr><th id="1076">1076</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ROCE_PRIORITY_MASK" data-ref="_M/NVM_CFG1_PORT_ROCE_PRIORITY_MASK">NVM_CFG1_PORT_ROCE_PRIORITY_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1077">1077</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ROCE_PRIORITY_OFFSET" data-ref="_M/NVM_CFG1_PORT_ROCE_PRIORITY_OFFSET">NVM_CFG1_PORT_ROCE_PRIORITY_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1078">1078</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DCBX_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_DCBX_MODE_MASK">NVM_CFG1_PORT_DCBX_MODE_MASK</dfn> 0x000F0000</u></td></tr>
<tr><th id="1079">1079</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DCBX_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_DCBX_MODE_OFFSET">NVM_CFG1_PORT_DCBX_MODE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1080">1080</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DCBX_MODE_DISABLED" data-ref="_M/NVM_CFG1_PORT_DCBX_MODE_DISABLED">NVM_CFG1_PORT_DCBX_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1081">1081</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DCBX_MODE_IEEE" data-ref="_M/NVM_CFG1_PORT_DCBX_MODE_IEEE">NVM_CFG1_PORT_DCBX_MODE_IEEE</dfn> 0x1</u></td></tr>
<tr><th id="1082">1082</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DCBX_MODE_CEE" data-ref="_M/NVM_CFG1_PORT_DCBX_MODE_CEE">NVM_CFG1_PORT_DCBX_MODE_CEE</dfn> 0x2</u></td></tr>
<tr><th id="1083">1083</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DCBX_MODE_DYNAMIC" data-ref="_M/NVM_CFG1_PORT_DCBX_MODE_DYNAMIC">NVM_CFG1_PORT_DCBX_MODE_DYNAMIC</dfn> 0x3</u></td></tr>
<tr><th id="1084">1084</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_MASK" data-ref="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_MASK">NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_MASK</dfn> 0x00F00000</u></td></tr>
<tr><th id="1085">1085</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_OFFSET" data-ref="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_OFFSET">NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_OFFSET</dfn> 20</u></td></tr>
<tr><th id="1086">1086</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ETHERNET" data-ref="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ETHERNET">NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ETHERNET</dfn> 0x1</u></td></tr>
<tr><th id="1087">1087</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_FCOE" data-ref="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_FCOE">NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_FCOE</dfn> 0x2</u></td></tr>
<tr><th id="1088">1088</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ISCSI" data-ref="_M/NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ISCSI">NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ISCSI</dfn> 0x4</u></td></tr>
<tr><th id="1089">1089</th><td>	<i>/* GPIO for HW reset the PHY. In case it is the same for all ports,</i></td></tr>
<tr><th id="1090">1090</th><td><i>	 * need to set same value for all ports</i></td></tr>
<tr><th id="1091">1091</th><td><i>	 */</i></td></tr>
<tr><th id="1092">1092</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_MASK" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_MASK">NVM_CFG1_PORT_EXT_PHY_RESET_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1093">1093</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_OFFSET" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_OFFSET">NVM_CFG1_PORT_EXT_PHY_RESET_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1094">1094</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_NA" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_NA">NVM_CFG1_PORT_EXT_PHY_RESET_NA</dfn> 0x0</u></td></tr>
<tr><th id="1095">1095</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO0" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO0">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="1096">1096</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO1" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO1">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="1097">1097</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO2" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO2">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="1098">1098</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO3" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO3">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="1099">1099</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO4" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO4">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="1100">1100</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO5" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO5">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="1101">1101</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO6" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO6">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="1102">1102</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO7" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO7">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="1103">1103</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO8" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO8">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="1104">1104</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO9" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO9">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="1105">1105</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO10" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO10">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="1106">1106</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO11" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO11">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="1107">1107</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO12" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO12">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="1108">1108</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO13" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO13">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="1109">1109</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO14" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO14">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="1110">1110</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO15" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO15">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="1111">1111</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO16" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO16">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="1112">1112</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO17" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO17">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="1113">1113</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO18" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO18">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="1114">1114</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO19" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO19">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="1115">1115</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO20" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO20">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="1116">1116</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO21" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO21">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="1117">1117</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO22" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO22">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="1118">1118</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO23" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO23">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="1119">1119</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO24" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO24">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="1120">1120</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO25" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO25">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="1121">1121</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO26" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO26">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="1122">1122</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO27" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO27">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="1123">1123</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO28" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO28">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="1124">1124</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO29" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO29">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="1125">1125</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO30" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO30">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="1126">1126</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO31" data-ref="_M/NVM_CFG1_PORT_EXT_PHY_RESET_GPIO31">NVM_CFG1_PORT_EXT_PHY_RESET_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="1127">1127</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::pcie_cfg" title='nvm_cfg1_port::pcie_cfg' data-ref="nvm_cfg1_port::pcie_cfg">pcie_cfg</dfn>; <i>/* 0xC */</i></td></tr>
<tr><th id="1128">1128</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED15_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED15_MASK">NVM_CFG1_PORT_RESERVED15_MASK</dfn> 0x00000007</u></td></tr>
<tr><th id="1129">1129</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED15_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED15_OFFSET">NVM_CFG1_PORT_RESERVED15_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1130">1130</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::features" title='nvm_cfg1_port::features' data-ref="nvm_cfg1_port::features">features</dfn>; <i>/* 0x10 */</i></td></tr>
<tr><th id="1131">1131</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_MASK" data-ref="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_MASK">NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_MASK</dfn> 0x00000001</u></td></tr>
<tr><th id="1132">1132</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_OFFSET" data-ref="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_OFFSET">NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1133">1133</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_DISABLED" data-ref="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_DISABLED">NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1134">1134</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_ENABLED" data-ref="_M/NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_ENABLED">NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1135">1135</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_MASK" data-ref="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_MASK">NVM_CFG1_PORT_MAGIC_PACKET_WOL_MASK</dfn> 0x00000002</u></td></tr>
<tr><th id="1136">1136</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_OFFSET" data-ref="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_OFFSET">NVM_CFG1_PORT_MAGIC_PACKET_WOL_OFFSET</dfn> 1</u></td></tr>
<tr><th id="1137">1137</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_DISABLED" data-ref="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_DISABLED">NVM_CFG1_PORT_MAGIC_PACKET_WOL_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1138">1138</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_ENABLED" data-ref="_M/NVM_CFG1_PORT_MAGIC_PACKET_WOL_ENABLED">NVM_CFG1_PORT_MAGIC_PACKET_WOL_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1139">1139</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::speed_cap_mask" title='nvm_cfg1_port::speed_cap_mask' data-ref="nvm_cfg1_port::speed_cap_mask">speed_cap_mask</dfn>; <i>/* 0x14 */</i></td></tr>
<tr><th id="1140">1140</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1141">1141</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1142">1142</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1143">1143</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1144">1144</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1145">1145</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1146">1146</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1147">1147</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1148">1148</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1149">1149</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_MASK</dfn> 0xFFFF0000</u></td></tr>
<tr><th id="1150">1150</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1151">1151</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1152">1152</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1153">1153</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1154">1154</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1155">1155</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1156">1156</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1157">1157</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1158">1158</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::link_settings" title='nvm_cfg1_port::link_settings' data-ref="nvm_cfg1_port::link_settings">link_settings</dfn>; <i>/* 0x18 */</i></td></tr>
<tr><th id="1159">1159</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_MASK">NVM_CFG1_PORT_DRV_LINK_SPEED_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="1160">1160</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_OFFSET">NVM_CFG1_PORT_DRV_LINK_SPEED_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1161">1161</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_DRV_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1162">1162</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_1G">NVM_CFG1_PORT_DRV_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1163">1163</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_10G">NVM_CFG1_PORT_DRV_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1164">1164</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_20G">NVM_CFG1_PORT_DRV_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1165">1165</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_25G">NVM_CFG1_PORT_DRV_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1166">1166</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_40G">NVM_CFG1_PORT_DRV_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1167">1167</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_50G">NVM_CFG1_PORT_DRV_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1168">1168</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_DRV_LINK_SPEED_BB_100G">NVM_CFG1_PORT_DRV_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1169">1169</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_MASK" data-ref="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_MASK">NVM_CFG1_PORT_DRV_FLOW_CONTROL_MASK</dfn> 0x00000070</u></td></tr>
<tr><th id="1170">1170</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_OFFSET" data-ref="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_OFFSET">NVM_CFG1_PORT_DRV_FLOW_CONTROL_OFFSET</dfn> 4</u></td></tr>
<tr><th id="1171">1171</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_AUTONEG" data-ref="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_AUTONEG">NVM_CFG1_PORT_DRV_FLOW_CONTROL_AUTONEG</dfn> 0x1</u></td></tr>
<tr><th id="1172">1172</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_RX" data-ref="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_RX">NVM_CFG1_PORT_DRV_FLOW_CONTROL_RX</dfn> 0x2</u></td></tr>
<tr><th id="1173">1173</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_TX" data-ref="_M/NVM_CFG1_PORT_DRV_FLOW_CONTROL_TX">NVM_CFG1_PORT_DRV_FLOW_CONTROL_TX</dfn> 0x4</u></td></tr>
<tr><th id="1174">1174</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_MASK">NVM_CFG1_PORT_MFW_LINK_SPEED_MASK</dfn> 0x00000780</u></td></tr>
<tr><th id="1175">1175</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MFW_LINK_SPEED_OFFSET</dfn> 7</u></td></tr>
<tr><th id="1176">1176</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MFW_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1177">1177</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_1G">NVM_CFG1_PORT_MFW_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1178">1178</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_10G">NVM_CFG1_PORT_MFW_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1179">1179</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_20G">NVM_CFG1_PORT_MFW_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1180">1180</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_25G">NVM_CFG1_PORT_MFW_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1181">1181</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_40G">NVM_CFG1_PORT_MFW_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1182">1182</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_50G">NVM_CFG1_PORT_MFW_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1183">1183</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MFW_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MFW_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1184">1184</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_MASK" data-ref="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_MASK">NVM_CFG1_PORT_MFW_FLOW_CONTROL_MASK</dfn> 0x00003800</u></td></tr>
<tr><th id="1185">1185</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_OFFSET" data-ref="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_OFFSET">NVM_CFG1_PORT_MFW_FLOW_CONTROL_OFFSET</dfn> 11</u></td></tr>
<tr><th id="1186">1186</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_AUTONEG">NVM_CFG1_PORT_MFW_FLOW_CONTROL_AUTONEG</dfn> 0x1</u></td></tr>
<tr><th id="1187">1187</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_RX" data-ref="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_RX">NVM_CFG1_PORT_MFW_FLOW_CONTROL_RX</dfn> 0x2</u></td></tr>
<tr><th id="1188">1188</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_TX" data-ref="_M/NVM_CFG1_PORT_MFW_FLOW_CONTROL_TX">NVM_CFG1_PORT_MFW_FLOW_CONTROL_TX</dfn> 0x4</u></td></tr>
<tr><th id="1189">1189</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_MASK" data-ref="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_MASK">NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_MASK</dfn> \</u></td></tr>
<tr><th id="1190">1190</th><td><u>			0x00004000</u></td></tr>
<tr><th id="1191">1191</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_OFFSET" data-ref="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_OFFSET">NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_OFFSET</dfn> 14</u></td></tr>
<tr><th id="1192">1192</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_DISABLED" data-ref="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_DISABLED">NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_DISABLED</dfn> \</u></td></tr>
<tr><th id="1193">1193</th><td><u>			0x0</u></td></tr>
<tr><th id="1194">1194</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_ENABLED" data-ref="_M/NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_ENABLED">NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_ENABLED</dfn> \</u></td></tr>
<tr><th id="1195">1195</th><td><u>			0x1</u></td></tr>
<tr><th id="1196">1196</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_MASK" data-ref="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_MASK">NVM_CFG1_PORT_AN_25G_50G_OUI_MASK</dfn> 0x00018000</u></td></tr>
<tr><th id="1197">1197</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_OFFSET" data-ref="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_OFFSET">NVM_CFG1_PORT_AN_25G_50G_OUI_OFFSET</dfn> 15</u></td></tr>
<tr><th id="1198">1198</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_CONSORTIUM" data-ref="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_CONSORTIUM">NVM_CFG1_PORT_AN_25G_50G_OUI_CONSORTIUM</dfn> 0x0</u></td></tr>
<tr><th id="1199">1199</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_BAM" data-ref="_M/NVM_CFG1_PORT_AN_25G_50G_OUI_BAM">NVM_CFG1_PORT_AN_25G_50G_OUI_BAM</dfn> 0x1</u></td></tr>
<tr><th id="1200">1200</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_MASK">NVM_CFG1_PORT_FEC_FORCE_MODE_MASK</dfn> 0x000E0000</u></td></tr>
<tr><th id="1201">1201</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_OFFSET">NVM_CFG1_PORT_FEC_FORCE_MODE_OFFSET</dfn> 17</u></td></tr>
<tr><th id="1202">1202</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_NONE">NVM_CFG1_PORT_FEC_FORCE_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1203">1203</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_FIRECODE" data-ref="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_FIRECODE">NVM_CFG1_PORT_FEC_FORCE_MODE_FIRECODE</dfn> 0x1</u></td></tr>
<tr><th id="1204">1204</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_RS" data-ref="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_RS">NVM_CFG1_PORT_FEC_FORCE_MODE_RS</dfn> 0x2</u></td></tr>
<tr><th id="1205">1205</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_AUTO" data-ref="_M/NVM_CFG1_PORT_FEC_FORCE_MODE_AUTO">NVM_CFG1_PORT_FEC_FORCE_MODE_AUTO</dfn> 0x7</u></td></tr>
<tr><th id="1206">1206</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_MASK">NVM_CFG1_PORT_FEC_AN_MODE_MASK</dfn> 0x00700000</u></td></tr>
<tr><th id="1207">1207</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_OFFSET">NVM_CFG1_PORT_FEC_AN_MODE_OFFSET</dfn> 20</u></td></tr>
<tr><th id="1208">1208</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_NONE">NVM_CFG1_PORT_FEC_AN_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1209">1209</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_10G_FIRECODE" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_10G_FIRECODE">NVM_CFG1_PORT_FEC_AN_MODE_10G_FIRECODE</dfn> 0x1</u></td></tr>
<tr><th id="1210">1210</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE">NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE</dfn> 0x2</u></td></tr>
<tr><th id="1211">1211</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_10G_AND_25G_FIRECODE" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_10G_AND_25G_FIRECODE">NVM_CFG1_PORT_FEC_AN_MODE_10G_AND_25G_FIRECODE</dfn> 0x3</u></td></tr>
<tr><th id="1212">1212</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_25G_RS" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_25G_RS">NVM_CFG1_PORT_FEC_AN_MODE_25G_RS</dfn> 0x4</u></td></tr>
<tr><th id="1213">1213</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE_AND_RS" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE_AND_RS">NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE_AND_RS</dfn> 0x5</u></td></tr>
<tr><th id="1214">1214</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FEC_AN_MODE_ALL" data-ref="_M/NVM_CFG1_PORT_FEC_AN_MODE_ALL">NVM_CFG1_PORT_FEC_AN_MODE_ALL</dfn> 0x6</u></td></tr>
<tr><th id="1215">1215</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_MASK">NVM_CFG1_PORT_SMARTLINQ_MODE_MASK</dfn> 0x00800000</u></td></tr>
<tr><th id="1216">1216</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_OFFSET">NVM_CFG1_PORT_SMARTLINQ_MODE_OFFSET</dfn> 23</u></td></tr>
<tr><th id="1217">1217</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_DISABLED" data-ref="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_DISABLED">NVM_CFG1_PORT_SMARTLINQ_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1218">1218</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_ENABLED" data-ref="_M/NVM_CFG1_PORT_SMARTLINQ_MODE_ENABLED">NVM_CFG1_PORT_SMARTLINQ_MODE_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1219">1219</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_MASK">NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_MASK</dfn> 0x01000000</u></td></tr>
<tr><th id="1220">1220</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_OFFSET">NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1221">1221</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_DISABLED" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_DISABLED">NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1222">1222</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_ENABLED" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_ENABLED">NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1223">1223</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::phy_cfg" title='nvm_cfg1_port::phy_cfg' data-ref="nvm_cfg1_port::phy_cfg">phy_cfg</dfn>; <i>/* 0x1C */</i></td></tr>
<tr><th id="1224">1224</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_MASK" data-ref="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_MASK">NVM_CFG1_PORT_OPTIONAL_LINK_MODES_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1225">1225</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_OFFSET" data-ref="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_OFFSET">NVM_CFG1_PORT_OPTIONAL_LINK_MODES_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1226">1226</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_HIGIG" data-ref="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_HIGIG">NVM_CFG1_PORT_OPTIONAL_LINK_MODES_HIGIG</dfn> 0x1</u></td></tr>
<tr><th id="1227">1227</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_SCRAMBLER" data-ref="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_SCRAMBLER">NVM_CFG1_PORT_OPTIONAL_LINK_MODES_SCRAMBLER</dfn> 0x2</u></td></tr>
<tr><th id="1228">1228</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_FIBER" data-ref="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_FIBER">NVM_CFG1_PORT_OPTIONAL_LINK_MODES_FIBER</dfn> 0x4</u></td></tr>
<tr><th id="1229">1229</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_CL72_AN" data-ref="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_CL72_AN">NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_CL72_AN</dfn> 0x8</u></td></tr>
<tr><th id="1230">1230</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_FEC_AN" data-ref="_M/NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_FEC_AN">NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_FEC_AN</dfn> 0x10</u></td></tr>
<tr><th id="1231">1231</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_MASK" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_MASK">NVM_CFG1_PORT_SERDES_NET_INTERFACE_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="1232">1232</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_OFFSET" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_OFFSET">NVM_CFG1_PORT_SERDES_NET_INTERFACE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1233">1233</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_BYPASS" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_BYPASS">NVM_CFG1_PORT_SERDES_NET_INTERFACE_BYPASS</dfn> 0x0</u></td></tr>
<tr><th id="1234">1234</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR">NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR</dfn> 0x2</u></td></tr>
<tr><th id="1235">1235</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR2" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR2">NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR2</dfn> 0x3</u></td></tr>
<tr><th id="1236">1236</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR4" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR4">NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR4</dfn> 0x4</u></td></tr>
<tr><th id="1237">1237</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_XFI" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_XFI">NVM_CFG1_PORT_SERDES_NET_INTERFACE_XFI</dfn> 0x8</u></td></tr>
<tr><th id="1238">1238</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_SFI" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_SFI">NVM_CFG1_PORT_SERDES_NET_INTERFACE_SFI</dfn> 0x9</u></td></tr>
<tr><th id="1239">1239</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_1000X" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_1000X">NVM_CFG1_PORT_SERDES_NET_INTERFACE_1000X</dfn> 0xB</u></td></tr>
<tr><th id="1240">1240</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_SGMII" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_SGMII">NVM_CFG1_PORT_SERDES_NET_INTERFACE_SGMII</dfn> 0xC</u></td></tr>
<tr><th id="1241">1241</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLAUI" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLAUI">NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLAUI</dfn> 0x11</u></td></tr>
<tr><th id="1242">1242</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLPPI" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLPPI">NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLPPI</dfn> 0x12</u></td></tr>
<tr><th id="1243">1243</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_CAUI" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_CAUI">NVM_CFG1_PORT_SERDES_NET_INTERFACE_CAUI</dfn> 0x21</u></td></tr>
<tr><th id="1244">1244</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_CPPI" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_CPPI">NVM_CFG1_PORT_SERDES_NET_INTERFACE_CPPI</dfn> 0x22</u></td></tr>
<tr><th id="1245">1245</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_25GAUI" data-ref="_M/NVM_CFG1_PORT_SERDES_NET_INTERFACE_25GAUI">NVM_CFG1_PORT_SERDES_NET_INTERFACE_25GAUI</dfn> 0x31</u></td></tr>
<tr><th id="1246">1246</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_AN_MODE_MASK">NVM_CFG1_PORT_AN_MODE_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1247">1247</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_AN_MODE_OFFSET">NVM_CFG1_PORT_AN_MODE_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1248">1248</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_AN_MODE_NONE">NVM_CFG1_PORT_AN_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1249">1249</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_CL73" data-ref="_M/NVM_CFG1_PORT_AN_MODE_CL73">NVM_CFG1_PORT_AN_MODE_CL73</dfn> 0x1</u></td></tr>
<tr><th id="1250">1250</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_CL37" data-ref="_M/NVM_CFG1_PORT_AN_MODE_CL37">NVM_CFG1_PORT_AN_MODE_CL37</dfn> 0x2</u></td></tr>
<tr><th id="1251">1251</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_CL73_BAM" data-ref="_M/NVM_CFG1_PORT_AN_MODE_CL73_BAM">NVM_CFG1_PORT_AN_MODE_CL73_BAM</dfn> 0x3</u></td></tr>
<tr><th id="1252">1252</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_BB_CL37_BAM" data-ref="_M/NVM_CFG1_PORT_AN_MODE_BB_CL37_BAM">NVM_CFG1_PORT_AN_MODE_BB_CL37_BAM</dfn> 0x4</u></td></tr>
<tr><th id="1253">1253</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_BB_HPAM" data-ref="_M/NVM_CFG1_PORT_AN_MODE_BB_HPAM">NVM_CFG1_PORT_AN_MODE_BB_HPAM</dfn> 0x5</u></td></tr>
<tr><th id="1254">1254</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_AN_MODE_BB_SGMII" data-ref="_M/NVM_CFG1_PORT_AN_MODE_BB_SGMII">NVM_CFG1_PORT_AN_MODE_BB_SGMII</dfn> 0x6</u></td></tr>
<tr><th id="1255">1255</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mgmt_traffic" title='nvm_cfg1_port::mgmt_traffic' data-ref="nvm_cfg1_port::mgmt_traffic">mgmt_traffic</dfn>; <i>/* 0x20 */</i></td></tr>
<tr><th id="1256">1256</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED61_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED61_MASK">NVM_CFG1_PORT_RESERVED61_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="1257">1257</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED61_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED61_OFFSET">NVM_CFG1_PORT_RESERVED61_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1258">1258</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::ext_phy" title='nvm_cfg1_port::ext_phy' data-ref="nvm_cfg1_port::ext_phy">ext_phy</dfn>; <i>/* 0x24 */</i></td></tr>
<tr><th id="1259">1259</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_MASK">NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1260">1260</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_OFFSET">NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1261">1261</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_NONE" data-ref="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_NONE">NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1262">1262</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_BCM8485X" data-ref="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_BCM8485X">NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_BCM8485X</dfn> 0x1</u></td></tr>
<tr><th id="1263">1263</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_BCM5422X" data-ref="_M/NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_BCM5422X">NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_BCM5422X</dfn> 0x2</u></td></tr>
<tr><th id="1264">1264</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_MASK" data-ref="_M/NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_MASK">NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1265">1265</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_OFFSET" data-ref="_M/NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_OFFSET">NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1266">1266</th><td>	<i>/*  EEE power saving mode */</i></td></tr>
<tr><th id="1267">1267</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_MASK">NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="1268">1268</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_OFFSET">NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1269">1269</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_DISABLED" data-ref="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_DISABLED">NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1270">1270</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_BALANCED" data-ref="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_BALANCED">NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_BALANCED</dfn> 0x1</u></td></tr>
<tr><th id="1271">1271</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_AGGRESSIVE" data-ref="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_AGGRESSIVE">NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_AGGRESSIVE</dfn> 0x2</u></td></tr>
<tr><th id="1272">1272</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_LOW_LATENCY" data-ref="_M/NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_LOW_LATENCY">NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_LOW_LATENCY</dfn> 0x3</u></td></tr>
<tr><th id="1273">1273</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mba_cfg1" title='nvm_cfg1_port::mba_cfg1' data-ref="nvm_cfg1_port::mba_cfg1">mba_cfg1</dfn>; <i>/* 0x28 */</i></td></tr>
<tr><th id="1274">1274</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_OPROM_MASK" data-ref="_M/NVM_CFG1_PORT_PREBOOT_OPROM_MASK">NVM_CFG1_PORT_PREBOOT_OPROM_MASK</dfn> 0x00000001</u></td></tr>
<tr><th id="1275">1275</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_OPROM_OFFSET" data-ref="_M/NVM_CFG1_PORT_PREBOOT_OPROM_OFFSET">NVM_CFG1_PORT_PREBOOT_OPROM_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1276">1276</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_OPROM_DISABLED" data-ref="_M/NVM_CFG1_PORT_PREBOOT_OPROM_DISABLED">NVM_CFG1_PORT_PREBOOT_OPROM_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1277">1277</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_OPROM_ENABLED" data-ref="_M/NVM_CFG1_PORT_PREBOOT_OPROM_ENABLED">NVM_CFG1_PORT_PREBOOT_OPROM_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1278">1278</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_MASK">NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_MASK</dfn> 0x00000006</u></td></tr>
<tr><th id="1279">1279</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_OFFSET">NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_OFFSET</dfn> 1</u></td></tr>
<tr><th id="1280">1280</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_DELAY_TIME_MASK" data-ref="_M/NVM_CFG1_PORT_MBA_DELAY_TIME_MASK">NVM_CFG1_PORT_MBA_DELAY_TIME_MASK</dfn> 0x00000078</u></td></tr>
<tr><th id="1281">1281</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_DELAY_TIME_OFFSET" data-ref="_M/NVM_CFG1_PORT_MBA_DELAY_TIME_OFFSET">NVM_CFG1_PORT_MBA_DELAY_TIME_OFFSET</dfn> 3</u></td></tr>
<tr><th id="1282">1282</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_MASK" data-ref="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_MASK">NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_MASK</dfn> 0x00000080</u></td></tr>
<tr><th id="1283">1283</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_OFFSET" data-ref="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_OFFSET">NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_OFFSET</dfn> 7</u></td></tr>
<tr><th id="1284">1284</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_S" data-ref="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_S">NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_S</dfn> 0x0</u></td></tr>
<tr><th id="1285">1285</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_B" data-ref="_M/NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_B">NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_B</dfn> 0x1</u></td></tr>
<tr><th id="1286">1286</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_MASK" data-ref="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_MASK">NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_MASK</dfn> 0x00000100</u></td></tr>
<tr><th id="1287">1287</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_OFFSET" data-ref="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_OFFSET">NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1288">1288</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_DISABLED" data-ref="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_DISABLED">NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1289">1289</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_ENABLED" data-ref="_M/NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_ENABLED">NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1290">1290</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED5_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED5_MASK">NVM_CFG1_PORT_RESERVED5_MASK</dfn> 0x0001FE00</u></td></tr>
<tr><th id="1291">1291</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED5_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED5_OFFSET">NVM_CFG1_PORT_RESERVED5_OFFSET</dfn> 9</u></td></tr>
<tr><th id="1292">1292</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_MASK">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_MASK</dfn> 0x001E0000</u></td></tr>
<tr><th id="1293">1293</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_OFFSET">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_OFFSET</dfn> 17</u></td></tr>
<tr><th id="1294">1294</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1295">1295</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_1G">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1296">1296</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_10G">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1297">1297</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_20G">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1298">1298</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_25G">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1299">1299</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_40G">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1300">1300</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_50G">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1301">1301</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_SPEED_BB_100G">NVM_CFG1_PORT_PREBOOT_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1302">1302</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_MASK">NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_MASK</dfn> \</u></td></tr>
<tr><th id="1303">1303</th><td><u>			0x00E00000</u></td></tr>
<tr><th id="1304">1304</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_OFFSET">NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_OFFSET</dfn> 21</u></td></tr>
<tr><th id="1305">1305</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_MASK">NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_MASK</dfn> \</u></td></tr>
<tr><th id="1306">1306</th><td><u>			0x01000000</u></td></tr>
<tr><th id="1307">1307</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_OFFSET">NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1308">1308</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_DISABLED" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_DISABLED">NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_DISABLED</dfn> \</u></td></tr>
<tr><th id="1309">1309</th><td><u>			0x0</u></td></tr>
<tr><th id="1310">1310</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_ENABLED" data-ref="_M/NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_ENABLED">NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1311">1311</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mba_cfg2" title='nvm_cfg1_port::mba_cfg2' data-ref="nvm_cfg1_port::mba_cfg2">mba_cfg2</dfn>; <i>/* 0x2C */</i></td></tr>
<tr><th id="1312">1312</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED65_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED65_MASK">NVM_CFG1_PORT_RESERVED65_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1313">1313</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED65_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED65_OFFSET">NVM_CFG1_PORT_RESERVED65_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1314">1314</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED66_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED66_MASK">NVM_CFG1_PORT_RESERVED66_MASK</dfn> 0x00010000</u></td></tr>
<tr><th id="1315">1315</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED66_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED66_OFFSET">NVM_CFG1_PORT_RESERVED66_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1316">1316</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_MASK" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_MASK">NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_MASK</dfn> 0x01FE0000</u></td></tr>
<tr><th id="1317">1317</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_OFFSET" data-ref="_M/NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_OFFSET">NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_OFFSET</dfn> 17</u></td></tr>
<tr><th id="1318">1318</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::vf_cfg" title='nvm_cfg1_port::vf_cfg' data-ref="nvm_cfg1_port::vf_cfg">vf_cfg</dfn>; <i>/* 0x30 */</i></td></tr>
<tr><th id="1319">1319</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED8_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED8_MASK">NVM_CFG1_PORT_RESERVED8_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1320">1320</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED8_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED8_OFFSET">NVM_CFG1_PORT_RESERVED8_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1321">1321</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED6_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED6_MASK">NVM_CFG1_PORT_RESERVED6_MASK</dfn> 0x000F0000</u></td></tr>
<tr><th id="1322">1322</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED6_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED6_OFFSET">NVM_CFG1_PORT_RESERVED6_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1323">1323</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg_mac_address" title='nvm_cfg_mac_address' data-ref="nvm_cfg_mac_address">nvm_cfg_mac_address</a> <dfn class="decl field" id="nvm_cfg1_port::lldp_mac_address" title='nvm_cfg1_port::lldp_mac_address' data-ref="nvm_cfg1_port::lldp_mac_address">lldp_mac_address</dfn>; <i>/* 0x34 */</i></td></tr>
<tr><th id="1324">1324</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::led_port_settings" title='nvm_cfg1_port::led_port_settings' data-ref="nvm_cfg1_port::led_port_settings">led_port_settings</dfn>; <i>/* 0x3C */</i></td></tr>
<tr><th id="1325">1325</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_MASK" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_MASK">NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1326">1326</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_OFFSET" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_OFFSET">NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1327">1327</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_MASK" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_MASK">NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1328">1328</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_OFFSET" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_OFFSET">NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1329">1329</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_MASK" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_MASK">NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="1330">1330</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_OFFSET" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_OFFSET">NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1331">1331</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_1G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_1G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_1G</dfn> 0x1</u></td></tr>
<tr><th id="1332">1332</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_10G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_10G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_10G</dfn> 0x2</u></td></tr>
<tr><th id="1333">1333</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_25G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_25G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_25G</dfn> 0x4</u></td></tr>
<tr><th id="1334">1334</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_25G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_25G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_25G</dfn> 0x8</u></td></tr>
<tr><th id="1335">1335</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_40G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_40G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_40G</dfn> 0x8</u></td></tr>
<tr><th id="1336">1336</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_40G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_40G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_40G</dfn> 0x10</u></td></tr>
<tr><th id="1337">1337</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_50G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_50G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_50G</dfn> 0x10</u></td></tr>
<tr><th id="1338">1338</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_50G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_50G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_50G</dfn> 0x20</u></td></tr>
<tr><th id="1339">1339</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_100G" data-ref="_M/NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_100G">NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1340">1340</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::transceiver_00" title='nvm_cfg1_port::transceiver_00' data-ref="nvm_cfg1_port::transceiver_00">transceiver_00</dfn>; <i>/* 0x40 */</i></td></tr>
<tr><th id="1341">1341</th><td>	<i>/*  Define for mapping of transceiver signal module absent */</i></td></tr>
<tr><th id="1342">1342</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_MASK" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_MASK">NVM_CFG1_PORT_TRANS_MODULE_ABS_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1343">1343</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_OFFSET" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_OFFSET">NVM_CFG1_PORT_TRANS_MODULE_ABS_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1344">1344</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_NA" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_NA">NVM_CFG1_PORT_TRANS_MODULE_ABS_NA</dfn> 0x0</u></td></tr>
<tr><th id="1345">1345</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO0" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO0">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="1346">1346</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO1" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO1">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="1347">1347</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO2" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO2">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="1348">1348</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO3" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO3">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="1349">1349</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO4" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO4">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="1350">1350</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO5" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO5">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="1351">1351</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO6" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO6">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="1352">1352</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO7" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO7">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="1353">1353</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO8" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO8">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="1354">1354</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO9" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO9">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="1355">1355</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO10" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO10">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="1356">1356</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO11" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO11">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="1357">1357</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO12" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO12">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="1358">1358</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO13" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO13">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="1359">1359</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO14" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO14">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="1360">1360</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO15" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO15">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="1361">1361</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO16" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO16">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="1362">1362</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO17" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO17">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="1363">1363</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO18" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO18">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="1364">1364</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO19" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO19">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="1365">1365</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO20" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO20">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="1366">1366</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO21" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO21">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="1367">1367</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO22" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO22">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="1368">1368</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO23" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO23">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="1369">1369</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO24" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO24">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="1370">1370</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO25" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO25">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="1371">1371</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO26" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO26">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="1372">1372</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO27" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO27">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="1373">1373</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO28" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO28">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="1374">1374</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO29" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO29">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="1375">1375</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO30" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO30">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="1376">1376</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO31" data-ref="_M/NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO31">NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="1377">1377</th><td>	<i>/*  Define the GPIO mux settings  to switch i2c mux to this port */</i></td></tr>
<tr><th id="1378">1378</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_MASK" data-ref="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_MASK">NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_MASK</dfn> 0x00000F00</u></td></tr>
<tr><th id="1379">1379</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_OFFSET" data-ref="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_OFFSET">NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1380">1380</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_MASK" data-ref="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_MASK">NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_MASK</dfn> 0x0000F000</u></td></tr>
<tr><th id="1381">1381</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_OFFSET" data-ref="_M/NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_OFFSET">NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_OFFSET</dfn> 12</u></td></tr>
<tr><th id="1382">1382</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::device_ids" title='nvm_cfg1_port::device_ids' data-ref="nvm_cfg1_port::device_ids">device_ids</dfn>; <i>/* 0x44 */</i></td></tr>
<tr><th id="1383">1383</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ETH_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_ETH_DID_SUFFIX_MASK">NVM_CFG1_PORT_ETH_DID_SUFFIX_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1384">1384</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ETH_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_ETH_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_ETH_DID_SUFFIX_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1385">1385</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FCOE_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_FCOE_DID_SUFFIX_MASK">NVM_CFG1_PORT_FCOE_DID_SUFFIX_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1386">1386</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_FCOE_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_FCOE_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_FCOE_DID_SUFFIX_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1387">1387</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ISCSI_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_ISCSI_DID_SUFFIX_MASK">NVM_CFG1_PORT_ISCSI_DID_SUFFIX_MASK</dfn> 0x00FF0000</u></td></tr>
<tr><th id="1388">1388</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_ISCSI_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_ISCSI_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_ISCSI_DID_SUFFIX_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1389">1389</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_RESERVED_DID_SUFFIX_MASK">NVM_CFG1_PORT_RESERVED_DID_SUFFIX_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1390">1390</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_RESERVED_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_RESERVED_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_RESERVED_DID_SUFFIX_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1391">1391</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::board_cfg" title='nvm_cfg1_port::board_cfg' data-ref="nvm_cfg1_port::board_cfg">board_cfg</dfn>; <i>/* 0x48 */</i></td></tr>
<tr><th id="1392">1392</th><td>	<i>/*  This field defines the board technology</i></td></tr>
<tr><th id="1393">1393</th><td><i>	 * (backpane,transceiver,external PHY)</i></td></tr>
<tr><th id="1394">1394</th><td><i>	 */</i></td></tr>
<tr><th id="1395">1395</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PORT_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_PORT_TYPE_MASK">NVM_CFG1_PORT_PORT_TYPE_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1396">1396</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PORT_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_PORT_TYPE_OFFSET">NVM_CFG1_PORT_PORT_TYPE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1397">1397</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PORT_TYPE_UNDEFINED" data-ref="_M/NVM_CFG1_PORT_PORT_TYPE_UNDEFINED">NVM_CFG1_PORT_PORT_TYPE_UNDEFINED</dfn> 0x0</u></td></tr>
<tr><th id="1398">1398</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PORT_TYPE_MODULE" data-ref="_M/NVM_CFG1_PORT_PORT_TYPE_MODULE">NVM_CFG1_PORT_PORT_TYPE_MODULE</dfn> 0x1</u></td></tr>
<tr><th id="1399">1399</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PORT_TYPE_BACKPLANE" data-ref="_M/NVM_CFG1_PORT_PORT_TYPE_BACKPLANE">NVM_CFG1_PORT_PORT_TYPE_BACKPLANE</dfn> 0x2</u></td></tr>
<tr><th id="1400">1400</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PORT_TYPE_EXT_PHY" data-ref="_M/NVM_CFG1_PORT_PORT_TYPE_EXT_PHY">NVM_CFG1_PORT_PORT_TYPE_EXT_PHY</dfn> 0x3</u></td></tr>
<tr><th id="1401">1401</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PORT_TYPE_MODULE_SLAVE" data-ref="_M/NVM_CFG1_PORT_PORT_TYPE_MODULE_SLAVE">NVM_CFG1_PORT_PORT_TYPE_MODULE_SLAVE</dfn> 0x4</u></td></tr>
<tr><th id="1402">1402</th><td>	<i>/*  This field defines the GPIO mapped to tx_disable signal in SFP */</i></td></tr>
<tr><th id="1403">1403</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_MASK" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_MASK">NVM_CFG1_PORT_TX_DISABLE_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1404">1404</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_OFFSET" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_OFFSET">NVM_CFG1_PORT_TX_DISABLE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1405">1405</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_NA" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_NA">NVM_CFG1_PORT_TX_DISABLE_NA</dfn> 0x0</u></td></tr>
<tr><th id="1406">1406</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO0" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO0">NVM_CFG1_PORT_TX_DISABLE_GPIO0</dfn> 0x1</u></td></tr>
<tr><th id="1407">1407</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO1" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO1">NVM_CFG1_PORT_TX_DISABLE_GPIO1</dfn> 0x2</u></td></tr>
<tr><th id="1408">1408</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO2" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO2">NVM_CFG1_PORT_TX_DISABLE_GPIO2</dfn> 0x3</u></td></tr>
<tr><th id="1409">1409</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO3" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO3">NVM_CFG1_PORT_TX_DISABLE_GPIO3</dfn> 0x4</u></td></tr>
<tr><th id="1410">1410</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO4" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO4">NVM_CFG1_PORT_TX_DISABLE_GPIO4</dfn> 0x5</u></td></tr>
<tr><th id="1411">1411</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO5" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO5">NVM_CFG1_PORT_TX_DISABLE_GPIO5</dfn> 0x6</u></td></tr>
<tr><th id="1412">1412</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO6" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO6">NVM_CFG1_PORT_TX_DISABLE_GPIO6</dfn> 0x7</u></td></tr>
<tr><th id="1413">1413</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO7" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO7">NVM_CFG1_PORT_TX_DISABLE_GPIO7</dfn> 0x8</u></td></tr>
<tr><th id="1414">1414</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO8" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO8">NVM_CFG1_PORT_TX_DISABLE_GPIO8</dfn> 0x9</u></td></tr>
<tr><th id="1415">1415</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO9" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO9">NVM_CFG1_PORT_TX_DISABLE_GPIO9</dfn> 0xA</u></td></tr>
<tr><th id="1416">1416</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO10" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO10">NVM_CFG1_PORT_TX_DISABLE_GPIO10</dfn> 0xB</u></td></tr>
<tr><th id="1417">1417</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO11" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO11">NVM_CFG1_PORT_TX_DISABLE_GPIO11</dfn> 0xC</u></td></tr>
<tr><th id="1418">1418</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO12" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO12">NVM_CFG1_PORT_TX_DISABLE_GPIO12</dfn> 0xD</u></td></tr>
<tr><th id="1419">1419</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO13" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO13">NVM_CFG1_PORT_TX_DISABLE_GPIO13</dfn> 0xE</u></td></tr>
<tr><th id="1420">1420</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO14" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO14">NVM_CFG1_PORT_TX_DISABLE_GPIO14</dfn> 0xF</u></td></tr>
<tr><th id="1421">1421</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO15" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO15">NVM_CFG1_PORT_TX_DISABLE_GPIO15</dfn> 0x10</u></td></tr>
<tr><th id="1422">1422</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO16" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO16">NVM_CFG1_PORT_TX_DISABLE_GPIO16</dfn> 0x11</u></td></tr>
<tr><th id="1423">1423</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO17" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO17">NVM_CFG1_PORT_TX_DISABLE_GPIO17</dfn> 0x12</u></td></tr>
<tr><th id="1424">1424</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO18" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO18">NVM_CFG1_PORT_TX_DISABLE_GPIO18</dfn> 0x13</u></td></tr>
<tr><th id="1425">1425</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO19" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO19">NVM_CFG1_PORT_TX_DISABLE_GPIO19</dfn> 0x14</u></td></tr>
<tr><th id="1426">1426</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO20" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO20">NVM_CFG1_PORT_TX_DISABLE_GPIO20</dfn> 0x15</u></td></tr>
<tr><th id="1427">1427</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO21" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO21">NVM_CFG1_PORT_TX_DISABLE_GPIO21</dfn> 0x16</u></td></tr>
<tr><th id="1428">1428</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO22" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO22">NVM_CFG1_PORT_TX_DISABLE_GPIO22</dfn> 0x17</u></td></tr>
<tr><th id="1429">1429</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO23" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO23">NVM_CFG1_PORT_TX_DISABLE_GPIO23</dfn> 0x18</u></td></tr>
<tr><th id="1430">1430</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO24" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO24">NVM_CFG1_PORT_TX_DISABLE_GPIO24</dfn> 0x19</u></td></tr>
<tr><th id="1431">1431</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO25" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO25">NVM_CFG1_PORT_TX_DISABLE_GPIO25</dfn> 0x1A</u></td></tr>
<tr><th id="1432">1432</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO26" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO26">NVM_CFG1_PORT_TX_DISABLE_GPIO26</dfn> 0x1B</u></td></tr>
<tr><th id="1433">1433</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO27" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO27">NVM_CFG1_PORT_TX_DISABLE_GPIO27</dfn> 0x1C</u></td></tr>
<tr><th id="1434">1434</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO28" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO28">NVM_CFG1_PORT_TX_DISABLE_GPIO28</dfn> 0x1D</u></td></tr>
<tr><th id="1435">1435</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO29" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO29">NVM_CFG1_PORT_TX_DISABLE_GPIO29</dfn> 0x1E</u></td></tr>
<tr><th id="1436">1436</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO30" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO30">NVM_CFG1_PORT_TX_DISABLE_GPIO30</dfn> 0x1F</u></td></tr>
<tr><th id="1437">1437</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO31" data-ref="_M/NVM_CFG1_PORT_TX_DISABLE_GPIO31">NVM_CFG1_PORT_TX_DISABLE_GPIO31</dfn> 0x20</u></td></tr>
<tr><th id="1438">1438</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_10g_cap" title='nvm_cfg1_port::mnm_10g_cap' data-ref="nvm_cfg1_port::mnm_10g_cap">mnm_10g_cap</dfn>; <i>/* 0x4C */</i></td></tr>
<tr><th id="1439">1439</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1440">1440</th><td><u>			0x0000FFFF</u></td></tr>
<tr><th id="1441">1441</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1442">1442</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1443">1443</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1444">1444</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1445">1445</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1446">1446</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1447">1447</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1448">1448</th><td>		<u>#define \</u></td></tr>
<tr><th id="1449">1449</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1450">1450</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1451">1451</th><td><u>			0xFFFF0000</u></td></tr>
<tr><th id="1452">1452</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_OFFSET</dfn> \</u></td></tr>
<tr><th id="1453">1453</th><td><u>			16</u></td></tr>
<tr><th id="1454">1454</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1455">1455</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1456">1456</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1457">1457</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1458">1458</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1459">1459</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1460">1460</th><td>		<u>#define \</u></td></tr>
<tr><th id="1461">1461</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1462">1462</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_10g_ctrl" title='nvm_cfg1_port::mnm_10g_ctrl' data-ref="nvm_cfg1_port::mnm_10g_ctrl">mnm_10g_ctrl</dfn>; <i>/* 0x50 */</i></td></tr>
<tr><th id="1463">1463</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="1464">1464</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1465">1465</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1466">1466</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1467">1467</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1468">1468</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1469">1469</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1470">1470</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1471">1471</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1472">1472</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1473">1473</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="1474">1474</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_OFFSET</dfn> 4</u></td></tr>
<tr><th id="1475">1475</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1476">1476</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1477">1477</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1478">1478</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1479">1479</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1480">1480</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1481">1481</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1482">1482</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1483">1483</th><td>	<i>/*  This field defines the board technology</i></td></tr>
<tr><th id="1484">1484</th><td><i>	 * (backpane,transceiver,external PHY)</i></td></tr>
<tr><th id="1485">1485</th><td><i>	*/</i></td></tr>
<tr><th id="1486">1486</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MASK">NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1487">1487</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_OFFSET">NVM_CFG1_PORT_MNM_10G_PORT_TYPE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1488">1488</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_UNDEFINED" data-ref="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_UNDEFINED">NVM_CFG1_PORT_MNM_10G_PORT_TYPE_UNDEFINED</dfn> 0x0</u></td></tr>
<tr><th id="1489">1489</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE" data-ref="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE">NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE</dfn> 0x1</u></td></tr>
<tr><th id="1490">1490</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_BACKPLANE" data-ref="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_BACKPLANE">NVM_CFG1_PORT_MNM_10G_PORT_TYPE_BACKPLANE</dfn> 0x2</u></td></tr>
<tr><th id="1491">1491</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_EXT_PHY" data-ref="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_EXT_PHY">NVM_CFG1_PORT_MNM_10G_PORT_TYPE_EXT_PHY</dfn> 0x3</u></td></tr>
<tr><th id="1492">1492</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE_SLAVE" data-ref="_M/NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE_SLAVE">NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE_SLAVE</dfn> 0x4</u></td></tr>
<tr><th id="1493">1493</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_MASK">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_MASK</dfn> \</u></td></tr>
<tr><th id="1494">1494</th><td><u>			0x00FF0000</u></td></tr>
<tr><th id="1495">1495</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_OFFSET">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1496">1496</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_BYPASS" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_BYPASS">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_BYPASS</dfn> 0x0</u></td></tr>
<tr><th id="1497">1497</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR</dfn> 0x2</u></td></tr>
<tr><th id="1498">1498</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR2" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR2">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR2</dfn> 0x3</u></td></tr>
<tr><th id="1499">1499</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR4" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR4">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR4</dfn> 0x4</u></td></tr>
<tr><th id="1500">1500</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XFI" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XFI">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XFI</dfn> 0x8</u></td></tr>
<tr><th id="1501">1501</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SFI" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SFI">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SFI</dfn> 0x9</u></td></tr>
<tr><th id="1502">1502</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_1000X" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_1000X">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_1000X</dfn> 0xB</u></td></tr>
<tr><th id="1503">1503</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SGMII" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SGMII">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SGMII</dfn> 0xC</u></td></tr>
<tr><th id="1504">1504</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLAUI" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLAUI">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLAUI</dfn> 0x11</u></td></tr>
<tr><th id="1505">1505</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLPPI" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLPPI">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLPPI</dfn> 0x12</u></td></tr>
<tr><th id="1506">1506</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CAUI" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CAUI">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CAUI</dfn> 0x21</u></td></tr>
<tr><th id="1507">1507</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CPPI" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CPPI">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CPPI</dfn> 0x22</u></td></tr>
<tr><th id="1508">1508</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_25GAUI" data-ref="_M/NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_25GAUI">NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_25GAUI</dfn> 0x31</u></td></tr>
<tr><th id="1509">1509</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_MASK">NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1510">1510</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1511">1511</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_10g_misc" title='nvm_cfg1_port::mnm_10g_misc' data-ref="nvm_cfg1_port::mnm_10g_misc">mnm_10g_misc</dfn>; <i>/* 0x54 */</i></td></tr>
<tr><th id="1512">1512</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_MASK">NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_MASK</dfn> 0x00000007</u></td></tr>
<tr><th id="1513">1513</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_OFFSET">NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1514">1514</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_NONE">NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1515">1515</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_FIRECODE" data-ref="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_FIRECODE">NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_FIRECODE</dfn> 0x1</u></td></tr>
<tr><th id="1516">1516</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_RS" data-ref="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_RS">NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_RS</dfn> 0x2</u></td></tr>
<tr><th id="1517">1517</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_AUTO" data-ref="_M/NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_AUTO">NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_AUTO</dfn> 0x7</u></td></tr>
<tr><th id="1518">1518</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_25g_cap" title='nvm_cfg1_port::mnm_25g_cap' data-ref="nvm_cfg1_port::mnm_25g_cap">mnm_25g_cap</dfn>; <i>/* 0x58 */</i></td></tr>
<tr><th id="1519">1519</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1520">1520</th><td><u>			0x0000FFFF</u></td></tr>
<tr><th id="1521">1521</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1522">1522</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1523">1523</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1524">1524</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1525">1525</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1526">1526</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1527">1527</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1528">1528</th><td>		<u>#define \</u></td></tr>
<tr><th id="1529">1529</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1530">1530</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1531">1531</th><td><u>			0xFFFF0000</u></td></tr>
<tr><th id="1532">1532</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_OFFSET</dfn> \</u></td></tr>
<tr><th id="1533">1533</th><td><u>			16</u></td></tr>
<tr><th id="1534">1534</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1535">1535</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1536">1536</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1537">1537</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1538">1538</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1539">1539</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1540">1540</th><td>		<u>#define \</u></td></tr>
<tr><th id="1541">1541</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1542">1542</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_25g_ctrl" title='nvm_cfg1_port::mnm_25g_ctrl' data-ref="nvm_cfg1_port::mnm_25g_ctrl">mnm_25g_ctrl</dfn>; <i>/* 0x5C */</i></td></tr>
<tr><th id="1543">1543</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="1544">1544</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1545">1545</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1546">1546</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1547">1547</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1548">1548</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1549">1549</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1550">1550</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1551">1551</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1552">1552</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1553">1553</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="1554">1554</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_OFFSET</dfn> 4</u></td></tr>
<tr><th id="1555">1555</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1556">1556</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1557">1557</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1558">1558</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1559">1559</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1560">1560</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1561">1561</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1562">1562</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1563">1563</th><td>	<i>/*  This field defines the board technology</i></td></tr>
<tr><th id="1564">1564</th><td><i>	 * (backpane,transceiver,external PHY)</i></td></tr>
<tr><th id="1565">1565</th><td><i>	*/</i></td></tr>
<tr><th id="1566">1566</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MASK">NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1567">1567</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_OFFSET">NVM_CFG1_PORT_MNM_25G_PORT_TYPE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1568">1568</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_UNDEFINED" data-ref="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_UNDEFINED">NVM_CFG1_PORT_MNM_25G_PORT_TYPE_UNDEFINED</dfn> 0x0</u></td></tr>
<tr><th id="1569">1569</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE" data-ref="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE">NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE</dfn> 0x1</u></td></tr>
<tr><th id="1570">1570</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_BACKPLANE" data-ref="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_BACKPLANE">NVM_CFG1_PORT_MNM_25G_PORT_TYPE_BACKPLANE</dfn> 0x2</u></td></tr>
<tr><th id="1571">1571</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_EXT_PHY" data-ref="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_EXT_PHY">NVM_CFG1_PORT_MNM_25G_PORT_TYPE_EXT_PHY</dfn> 0x3</u></td></tr>
<tr><th id="1572">1572</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE_SLAVE" data-ref="_M/NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE_SLAVE">NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE_SLAVE</dfn> 0x4</u></td></tr>
<tr><th id="1573">1573</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_MASK">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_MASK</dfn> \</u></td></tr>
<tr><th id="1574">1574</th><td><u>			0x00FF0000</u></td></tr>
<tr><th id="1575">1575</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_OFFSET">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1576">1576</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_BYPASS" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_BYPASS">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_BYPASS</dfn> 0x0</u></td></tr>
<tr><th id="1577">1577</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR</dfn> 0x2</u></td></tr>
<tr><th id="1578">1578</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR2" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR2">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR2</dfn> 0x3</u></td></tr>
<tr><th id="1579">1579</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR4" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR4">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR4</dfn> 0x4</u></td></tr>
<tr><th id="1580">1580</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XFI" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XFI">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XFI</dfn> 0x8</u></td></tr>
<tr><th id="1581">1581</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SFI" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SFI">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SFI</dfn> 0x9</u></td></tr>
<tr><th id="1582">1582</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_1000X" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_1000X">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_1000X</dfn> 0xB</u></td></tr>
<tr><th id="1583">1583</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SGMII" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SGMII">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SGMII</dfn> 0xC</u></td></tr>
<tr><th id="1584">1584</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLAUI" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLAUI">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLAUI</dfn> 0x11</u></td></tr>
<tr><th id="1585">1585</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLPPI" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLPPI">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLPPI</dfn> 0x12</u></td></tr>
<tr><th id="1586">1586</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CAUI" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CAUI">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CAUI</dfn> 0x21</u></td></tr>
<tr><th id="1587">1587</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CPPI" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CPPI">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CPPI</dfn> 0x22</u></td></tr>
<tr><th id="1588">1588</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_25GAUI" data-ref="_M/NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_25GAUI">NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_25GAUI</dfn> 0x31</u></td></tr>
<tr><th id="1589">1589</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_MASK">NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1590">1590</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1591">1591</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_25g_misc" title='nvm_cfg1_port::mnm_25g_misc' data-ref="nvm_cfg1_port::mnm_25g_misc">mnm_25g_misc</dfn>; <i>/* 0x60 */</i></td></tr>
<tr><th id="1592">1592</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_MASK">NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_MASK</dfn> 0x00000007</u></td></tr>
<tr><th id="1593">1593</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_OFFSET">NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1594">1594</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_NONE">NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1595">1595</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_FIRECODE" data-ref="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_FIRECODE">NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_FIRECODE</dfn> 0x1</u></td></tr>
<tr><th id="1596">1596</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_RS" data-ref="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_RS">NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_RS</dfn> 0x2</u></td></tr>
<tr><th id="1597">1597</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_AUTO" data-ref="_M/NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_AUTO">NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_AUTO</dfn> 0x7</u></td></tr>
<tr><th id="1598">1598</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_40g_cap" title='nvm_cfg1_port::mnm_40g_cap' data-ref="nvm_cfg1_port::mnm_40g_cap">mnm_40g_cap</dfn>; <i>/* 0x64 */</i></td></tr>
<tr><th id="1599">1599</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1600">1600</th><td><u>			0x0000FFFF</u></td></tr>
<tr><th id="1601">1601</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1602">1602</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1603">1603</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1604">1604</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1605">1605</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1606">1606</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1607">1607</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1608">1608</th><td>		<u>#define \</u></td></tr>
<tr><th id="1609">1609</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1610">1610</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1611">1611</th><td><u>			0xFFFF0000</u></td></tr>
<tr><th id="1612">1612</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_OFFSET</dfn> \</u></td></tr>
<tr><th id="1613">1613</th><td><u>			16</u></td></tr>
<tr><th id="1614">1614</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1615">1615</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1616">1616</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1617">1617</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1618">1618</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1619">1619</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1620">1620</th><td>		<u>#define \</u></td></tr>
<tr><th id="1621">1621</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1622">1622</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_40g_ctrl" title='nvm_cfg1_port::mnm_40g_ctrl' data-ref="nvm_cfg1_port::mnm_40g_ctrl">mnm_40g_ctrl</dfn>; <i>/* 0x68 */</i></td></tr>
<tr><th id="1623">1623</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="1624">1624</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1625">1625</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1626">1626</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1627">1627</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1628">1628</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1629">1629</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1630">1630</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1631">1631</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1632">1632</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1633">1633</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="1634">1634</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_OFFSET</dfn> 4</u></td></tr>
<tr><th id="1635">1635</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1636">1636</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1637">1637</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1638">1638</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1639">1639</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1640">1640</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1641">1641</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1642">1642</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1643">1643</th><td>	<i>/*  This field defines the board technology</i></td></tr>
<tr><th id="1644">1644</th><td><i>	 * (backpane,transceiver,external PHY)</i></td></tr>
<tr><th id="1645">1645</th><td><i>	*/</i></td></tr>
<tr><th id="1646">1646</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MASK">NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1647">1647</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_OFFSET">NVM_CFG1_PORT_MNM_40G_PORT_TYPE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1648">1648</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_UNDEFINED" data-ref="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_UNDEFINED">NVM_CFG1_PORT_MNM_40G_PORT_TYPE_UNDEFINED</dfn> 0x0</u></td></tr>
<tr><th id="1649">1649</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE" data-ref="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE">NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE</dfn> 0x1</u></td></tr>
<tr><th id="1650">1650</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_BACKPLANE" data-ref="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_BACKPLANE">NVM_CFG1_PORT_MNM_40G_PORT_TYPE_BACKPLANE</dfn> 0x2</u></td></tr>
<tr><th id="1651">1651</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_EXT_PHY" data-ref="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_EXT_PHY">NVM_CFG1_PORT_MNM_40G_PORT_TYPE_EXT_PHY</dfn> 0x3</u></td></tr>
<tr><th id="1652">1652</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE_SLAVE" data-ref="_M/NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE_SLAVE">NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE_SLAVE</dfn> 0x4</u></td></tr>
<tr><th id="1653">1653</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_MASK">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_MASK</dfn> \</u></td></tr>
<tr><th id="1654">1654</th><td><u>			0x00FF0000</u></td></tr>
<tr><th id="1655">1655</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_OFFSET">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1656">1656</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_BYPASS" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_BYPASS">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_BYPASS</dfn> 0x0</u></td></tr>
<tr><th id="1657">1657</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR</dfn> 0x2</u></td></tr>
<tr><th id="1658">1658</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR2" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR2">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR2</dfn> 0x3</u></td></tr>
<tr><th id="1659">1659</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR4" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR4">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR4</dfn> 0x4</u></td></tr>
<tr><th id="1660">1660</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XFI" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XFI">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XFI</dfn> 0x8</u></td></tr>
<tr><th id="1661">1661</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SFI" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SFI">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SFI</dfn> 0x9</u></td></tr>
<tr><th id="1662">1662</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_1000X" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_1000X">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_1000X</dfn> 0xB</u></td></tr>
<tr><th id="1663">1663</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SGMII" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SGMII">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SGMII</dfn> 0xC</u></td></tr>
<tr><th id="1664">1664</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLAUI" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLAUI">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLAUI</dfn> 0x11</u></td></tr>
<tr><th id="1665">1665</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLPPI" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLPPI">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLPPI</dfn> 0x12</u></td></tr>
<tr><th id="1666">1666</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CAUI" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CAUI">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CAUI</dfn> 0x21</u></td></tr>
<tr><th id="1667">1667</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CPPI" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CPPI">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CPPI</dfn> 0x22</u></td></tr>
<tr><th id="1668">1668</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_25GAUI" data-ref="_M/NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_25GAUI">NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_25GAUI</dfn> 0x31</u></td></tr>
<tr><th id="1669">1669</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_MASK">NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1670">1670</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1671">1671</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_40g_misc" title='nvm_cfg1_port::mnm_40g_misc' data-ref="nvm_cfg1_port::mnm_40g_misc">mnm_40g_misc</dfn>; <i>/* 0x6C */</i></td></tr>
<tr><th id="1672">1672</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_MASK">NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_MASK</dfn> 0x00000007</u></td></tr>
<tr><th id="1673">1673</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_OFFSET">NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1674">1674</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_NONE">NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1675">1675</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_FIRECODE" data-ref="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_FIRECODE">NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_FIRECODE</dfn> 0x1</u></td></tr>
<tr><th id="1676">1676</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_RS" data-ref="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_RS">NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_RS</dfn> 0x2</u></td></tr>
<tr><th id="1677">1677</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_AUTO" data-ref="_M/NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_AUTO">NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_AUTO</dfn> 0x7</u></td></tr>
<tr><th id="1678">1678</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_50g_cap" title='nvm_cfg1_port::mnm_50g_cap' data-ref="nvm_cfg1_port::mnm_50g_cap">mnm_50g_cap</dfn>; <i>/* 0x70 */</i></td></tr>
<tr><th id="1679">1679</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1680">1680</th><td><u>			0x0000FFFF</u></td></tr>
<tr><th id="1681">1681</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1682">1682</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1683">1683</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1684">1684</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1685">1685</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1686">1686</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1687">1687</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1688">1688</th><td>		<u>#define \</u></td></tr>
<tr><th id="1689">1689</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_BB_100G</dfn> \</u></td></tr>
<tr><th id="1690">1690</th><td><u>			0x40</u></td></tr>
<tr><th id="1691">1691</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_MASK">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1692">1692</th><td><u>			0xFFFF0000</u></td></tr>
<tr><th id="1693">1693</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_OFFSET">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_OFFSET</dfn> \</u></td></tr>
<tr><th id="1694">1694</th><td><u>			16</u></td></tr>
<tr><th id="1695">1695</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_1G">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1696">1696</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_10G">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1697">1697</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_20G">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1698">1698</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_25G">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1699">1699</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_40G">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1700">1700</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_50G">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1701">1701</th><td>		<u>#define \</u></td></tr>
<tr><th id="1702">1702</th><td><u>		    <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_BB_100G">NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_BB_100G</dfn> \</u></td></tr>
<tr><th id="1703">1703</th><td><u>			0x40</u></td></tr>
<tr><th id="1704">1704</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_50g_ctrl" title='nvm_cfg1_port::mnm_50g_ctrl' data-ref="nvm_cfg1_port::mnm_50g_ctrl">mnm_50g_ctrl</dfn>; <i>/* 0x74 */</i></td></tr>
<tr><th id="1705">1705</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="1706">1706</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1707">1707</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1708">1708</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1709">1709</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1710">1710</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1711">1711</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1712">1712</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1713">1713</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1714">1714</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1715">1715</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="1716">1716</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_OFFSET</dfn> 4</u></td></tr>
<tr><th id="1717">1717</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1718">1718</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1719">1719</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1720">1720</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1721">1721</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1722">1722</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1723">1723</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1724">1724</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1725">1725</th><td>	<i>/*  This field defines the board technology</i></td></tr>
<tr><th id="1726">1726</th><td><i>	 * (backpane,transceiver,external PHY)</i></td></tr>
<tr><th id="1727">1727</th><td><i>	*/</i></td></tr>
<tr><th id="1728">1728</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MASK">NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1729">1729</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_OFFSET">NVM_CFG1_PORT_MNM_50G_PORT_TYPE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1730">1730</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_UNDEFINED" data-ref="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_UNDEFINED">NVM_CFG1_PORT_MNM_50G_PORT_TYPE_UNDEFINED</dfn> 0x0</u></td></tr>
<tr><th id="1731">1731</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE" data-ref="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE">NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE</dfn> 0x1</u></td></tr>
<tr><th id="1732">1732</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_BACKPLANE" data-ref="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_BACKPLANE">NVM_CFG1_PORT_MNM_50G_PORT_TYPE_BACKPLANE</dfn> 0x2</u></td></tr>
<tr><th id="1733">1733</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_EXT_PHY" data-ref="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_EXT_PHY">NVM_CFG1_PORT_MNM_50G_PORT_TYPE_EXT_PHY</dfn> 0x3</u></td></tr>
<tr><th id="1734">1734</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE_SLAVE" data-ref="_M/NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE_SLAVE">NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE_SLAVE</dfn> 0x4</u></td></tr>
<tr><th id="1735">1735</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_MASK">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_MASK</dfn> \</u></td></tr>
<tr><th id="1736">1736</th><td><u>			0x00FF0000</u></td></tr>
<tr><th id="1737">1737</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_OFFSET">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1738">1738</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_BYPASS" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_BYPASS">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_BYPASS</dfn> 0x0</u></td></tr>
<tr><th id="1739">1739</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR</dfn> 0x2</u></td></tr>
<tr><th id="1740">1740</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR2" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR2">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR2</dfn> 0x3</u></td></tr>
<tr><th id="1741">1741</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR4" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR4">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR4</dfn> 0x4</u></td></tr>
<tr><th id="1742">1742</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XFI" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XFI">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XFI</dfn> 0x8</u></td></tr>
<tr><th id="1743">1743</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SFI" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SFI">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SFI</dfn> 0x9</u></td></tr>
<tr><th id="1744">1744</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_1000X" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_1000X">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_1000X</dfn> 0xB</u></td></tr>
<tr><th id="1745">1745</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SGMII" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SGMII">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SGMII</dfn> 0xC</u></td></tr>
<tr><th id="1746">1746</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLAUI" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLAUI">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLAUI</dfn> 0x11</u></td></tr>
<tr><th id="1747">1747</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLPPI" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLPPI">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLPPI</dfn> 0x12</u></td></tr>
<tr><th id="1748">1748</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CAUI" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CAUI">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CAUI</dfn> 0x21</u></td></tr>
<tr><th id="1749">1749</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CPPI" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CPPI">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CPPI</dfn> 0x22</u></td></tr>
<tr><th id="1750">1750</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_25GAUI" data-ref="_M/NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_25GAUI">NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_25GAUI</dfn> 0x31</u></td></tr>
<tr><th id="1751">1751</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_MASK">NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1752">1752</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1753">1753</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_50g_misc" title='nvm_cfg1_port::mnm_50g_misc' data-ref="nvm_cfg1_port::mnm_50g_misc">mnm_50g_misc</dfn>; <i>/* 0x78 */</i></td></tr>
<tr><th id="1754">1754</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_MASK">NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_MASK</dfn> 0x00000007</u></td></tr>
<tr><th id="1755">1755</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_OFFSET">NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1756">1756</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_NONE">NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1757">1757</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_FIRECODE" data-ref="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_FIRECODE">NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_FIRECODE</dfn> 0x1</u></td></tr>
<tr><th id="1758">1758</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_RS" data-ref="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_RS">NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_RS</dfn> 0x2</u></td></tr>
<tr><th id="1759">1759</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_AUTO" data-ref="_M/NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_AUTO">NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_AUTO</dfn> 0x7</u></td></tr>
<tr><th id="1760">1760</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_100g_cap" title='nvm_cfg1_port::mnm_100g_cap' data-ref="nvm_cfg1_port::mnm_100g_cap">mnm_100g_cap</dfn>; <i>/* 0x7C */</i></td></tr>
<tr><th id="1761">1761</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_MASK">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1762">1762</th><td><u>			0x0000FFFF</u></td></tr>
<tr><th id="1763">1763</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_OFFSET">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1764">1764</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_1G">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1765">1765</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_10G">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1766">1766</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_20G">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1767">1767</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_25G">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1768">1768</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_40G">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1769">1769</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_50G">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1770">1770</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_BB_100G">NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1771">1771</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_MASK">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_MASK</dfn> \</u></td></tr>
<tr><th id="1772">1772</th><td><u>			0xFFFF0000</u></td></tr>
<tr><th id="1773">1773</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_OFFSET">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1774">1774</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_1G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_1G">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_1G</dfn> 0x1</u></td></tr>
<tr><th id="1775">1775</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_10G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_10G">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_10G</dfn> 0x2</u></td></tr>
<tr><th id="1776">1776</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_20G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_20G">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_20G</dfn> 0x4</u></td></tr>
<tr><th id="1777">1777</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_25G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_25G">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_25G</dfn> 0x8</u></td></tr>
<tr><th id="1778">1778</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_40G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_40G">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_40G</dfn> 0x10</u></td></tr>
<tr><th id="1779">1779</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_50G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_50G">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_50G</dfn> 0x20</u></td></tr>
<tr><th id="1780">1780</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_BB_100G">NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_BB_100G</dfn> 0x40</u></td></tr>
<tr><th id="1781">1781</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_100g_ctrl" title='nvm_cfg1_port::mnm_100g_ctrl' data-ref="nvm_cfg1_port::mnm_100g_ctrl">mnm_100g_ctrl</dfn>; <i>/* 0x80 */</i></td></tr>
<tr><th id="1782">1782</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_MASK</dfn> 0x0000000F</u></td></tr>
<tr><th id="1783">1783</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1784">1784</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1785">1785</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1786">1786</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1787">1787</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1788">1788</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1789">1789</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1790">1790</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1791">1791</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1792">1792</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_MASK">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_MASK</dfn> 0x000000F0</u></td></tr>
<tr><th id="1793">1793</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_OFFSET">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_OFFSET</dfn> 4</u></td></tr>
<tr><th id="1794">1794</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_AUTONEG" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_AUTONEG">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_AUTONEG</dfn> 0x0</u></td></tr>
<tr><th id="1795">1795</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_1G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_1G">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_1G</dfn> 0x1</u></td></tr>
<tr><th id="1796">1796</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_10G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_10G">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_10G</dfn> 0x2</u></td></tr>
<tr><th id="1797">1797</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_20G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_20G">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_20G</dfn> 0x3</u></td></tr>
<tr><th id="1798">1798</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_25G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_25G">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_25G</dfn> 0x4</u></td></tr>
<tr><th id="1799">1799</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_40G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_40G">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_40G</dfn> 0x5</u></td></tr>
<tr><th id="1800">1800</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_50G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_50G">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="1801">1801</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_BB_100G" data-ref="_M/NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_BB_100G">NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_BB_100G</dfn> 0x7</u></td></tr>
<tr><th id="1802">1802</th><td>	<i>/*  This field defines the board technology</i></td></tr>
<tr><th id="1803">1803</th><td><i>	 * (backpane,transceiver,external PHY)</i></td></tr>
<tr><th id="1804">1804</th><td><i>	*/</i></td></tr>
<tr><th id="1805">1805</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MASK">NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MASK</dfn> 0x0000FF00</u></td></tr>
<tr><th id="1806">1806</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_OFFSET">NVM_CFG1_PORT_MNM_100G_PORT_TYPE_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1807">1807</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_UNDEFINED" data-ref="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_UNDEFINED">NVM_CFG1_PORT_MNM_100G_PORT_TYPE_UNDEFINED</dfn> 0x0</u></td></tr>
<tr><th id="1808">1808</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE" data-ref="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE">NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE</dfn> 0x1</u></td></tr>
<tr><th id="1809">1809</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_BACKPLANE" data-ref="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_BACKPLANE">NVM_CFG1_PORT_MNM_100G_PORT_TYPE_BACKPLANE</dfn> 0x2</u></td></tr>
<tr><th id="1810">1810</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_EXT_PHY" data-ref="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_EXT_PHY">NVM_CFG1_PORT_MNM_100G_PORT_TYPE_EXT_PHY</dfn> 0x3</u></td></tr>
<tr><th id="1811">1811</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE_SLAVE" data-ref="_M/NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE_SLAVE">NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE_SLAVE</dfn> 0x4</u></td></tr>
<tr><th id="1812">1812</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_MASK">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_MASK</dfn> \</u></td></tr>
<tr><th id="1813">1813</th><td><u>			0x00FF0000</u></td></tr>
<tr><th id="1814">1814</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_OFFSET">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1815">1815</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_BYPASS" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_BYPASS">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_BYPASS</dfn> 0x0</u></td></tr>
<tr><th id="1816">1816</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR</dfn> 0x2</u></td></tr>
<tr><th id="1817">1817</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR2" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR2">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR2</dfn> 0x3</u></td></tr>
<tr><th id="1818">1818</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR4" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR4">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR4</dfn> 0x4</u></td></tr>
<tr><th id="1819">1819</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XFI" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XFI">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XFI</dfn> 0x8</u></td></tr>
<tr><th id="1820">1820</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SFI" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SFI">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SFI</dfn> 0x9</u></td></tr>
<tr><th id="1821">1821</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_1000X" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_1000X">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_1000X</dfn> 0xB</u></td></tr>
<tr><th id="1822">1822</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SGMII" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SGMII">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SGMII</dfn> 0xC</u></td></tr>
<tr><th id="1823">1823</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLAUI" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLAUI">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLAUI</dfn> 0x11</u></td></tr>
<tr><th id="1824">1824</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLPPI" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLPPI">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLPPI</dfn> 0x12</u></td></tr>
<tr><th id="1825">1825</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CAUI" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CAUI">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CAUI</dfn> 0x21</u></td></tr>
<tr><th id="1826">1826</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CPPI" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CPPI">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CPPI</dfn> 0x22</u></td></tr>
<tr><th id="1827">1827</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_25GAUI" data-ref="_M/NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_25GAUI">NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_25GAUI</dfn> 0x31</u></td></tr>
<tr><th id="1828">1828</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_MASK">NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_MASK</dfn> 0xFF000000</u></td></tr>
<tr><th id="1829">1829</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_OFFSET">NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_OFFSET</dfn> 24</u></td></tr>
<tr><th id="1830">1830</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::mnm_100g_misc" title='nvm_cfg1_port::mnm_100g_misc' data-ref="nvm_cfg1_port::mnm_100g_misc">mnm_100g_misc</dfn>; <i>/* 0x84 */</i></td></tr>
<tr><th id="1831">1831</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_MASK" data-ref="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_MASK">NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_MASK</dfn> 0x00000007</u></td></tr>
<tr><th id="1832">1832</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_OFFSET" data-ref="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_OFFSET">NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1833">1833</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_NONE" data-ref="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_NONE">NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="1834">1834</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_FIRECODE" data-ref="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_FIRECODE">NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_FIRECODE</dfn> 0x1</u></td></tr>
<tr><th id="1835">1835</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_RS" data-ref="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_RS">NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_RS</dfn> 0x2</u></td></tr>
<tr><th id="1836">1836</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_AUTO" data-ref="_M/NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_AUTO">NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_AUTO</dfn> 0x7</u></td></tr>
<tr><th id="1837">1837</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::temperature" title='nvm_cfg1_port::temperature' data-ref="nvm_cfg1_port::temperature">temperature</dfn>; <i>/* 0x88 */</i></td></tr>
<tr><th id="1838">1838</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_MASK" data-ref="_M/NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_MASK">NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_MASK</dfn> 0x000000FF</u></td></tr>
<tr><th id="1839">1839</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_OFFSET" data-ref="_M/NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_OFFSET">NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1840">1840</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_MASK" data-ref="_M/NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_MASK">NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_MASK</dfn> \</u></td></tr>
<tr><th id="1841">1841</th><td><u>			0x0000FF00</u></td></tr>
<tr><th id="1842">1842</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_OFFSET" data-ref="_M/NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_OFFSET">NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_OFFSET</dfn> 8</u></td></tr>
<tr><th id="1843">1843</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_port::reserved" title='nvm_cfg1_port::reserved' data-ref="nvm_cfg1_port::reserved">reserved</dfn>[<var>115</var>]; <i>/* 0x8C */</i></td></tr>
<tr><th id="1844">1844</th><td>};</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><b>struct</b> <dfn class="type def" id="nvm_cfg1_func" title='nvm_cfg1_func' data-ref="nvm_cfg1_func">nvm_cfg1_func</dfn> {</td></tr>
<tr><th id="1847">1847</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg_mac_address" title='nvm_cfg_mac_address' data-ref="nvm_cfg_mac_address">nvm_cfg_mac_address</a> <dfn class="decl field" id="nvm_cfg1_func::mac_address" title='nvm_cfg1_func::mac_address' data-ref="nvm_cfg1_func::mac_address">mac_address</dfn>; <i>/* 0x0 */</i></td></tr>
<tr><th id="1848">1848</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_func::rsrv1" title='nvm_cfg1_func::rsrv1' data-ref="nvm_cfg1_func::rsrv1">rsrv1</dfn>; <i>/* 0x8 */</i></td></tr>
<tr><th id="1849">1849</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED1_MASK" data-ref="_M/NVM_CFG1_FUNC_RESERVED1_MASK">NVM_CFG1_FUNC_RESERVED1_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1850">1850</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED1_OFFSET" data-ref="_M/NVM_CFG1_FUNC_RESERVED1_OFFSET">NVM_CFG1_FUNC_RESERVED1_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1851">1851</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED2_MASK" data-ref="_M/NVM_CFG1_FUNC_RESERVED2_MASK">NVM_CFG1_FUNC_RESERVED2_MASK</dfn> 0xFFFF0000</u></td></tr>
<tr><th id="1852">1852</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED2_OFFSET" data-ref="_M/NVM_CFG1_FUNC_RESERVED2_OFFSET">NVM_CFG1_FUNC_RESERVED2_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1853">1853</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_func::rsrv2" title='nvm_cfg1_func::rsrv2' data-ref="nvm_cfg1_func::rsrv2">rsrv2</dfn>; <i>/* 0xC */</i></td></tr>
<tr><th id="1854">1854</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED3_MASK" data-ref="_M/NVM_CFG1_FUNC_RESERVED3_MASK">NVM_CFG1_FUNC_RESERVED3_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1855">1855</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED3_OFFSET" data-ref="_M/NVM_CFG1_FUNC_RESERVED3_OFFSET">NVM_CFG1_FUNC_RESERVED3_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1856">1856</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED4_MASK" data-ref="_M/NVM_CFG1_FUNC_RESERVED4_MASK">NVM_CFG1_FUNC_RESERVED4_MASK</dfn> 0xFFFF0000</u></td></tr>
<tr><th id="1857">1857</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED4_OFFSET" data-ref="_M/NVM_CFG1_FUNC_RESERVED4_OFFSET">NVM_CFG1_FUNC_RESERVED4_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1858">1858</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_func::device_id" title='nvm_cfg1_func::device_id' data-ref="nvm_cfg1_func::device_id">device_id</dfn>; <i>/* 0x10 */</i></td></tr>
<tr><th id="1859">1859</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_MASK" data-ref="_M/NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_MASK">NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1860">1860</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_OFFSET" data-ref="_M/NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_OFFSET">NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1861">1861</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED77_MASK" data-ref="_M/NVM_CFG1_FUNC_RESERVED77_MASK">NVM_CFG1_FUNC_RESERVED77_MASK</dfn> 0xFFFF0000</u></td></tr>
<tr><th id="1862">1862</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_RESERVED77_OFFSET" data-ref="_M/NVM_CFG1_FUNC_RESERVED77_OFFSET">NVM_CFG1_FUNC_RESERVED77_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1863">1863</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_func::cmn_cfg" title='nvm_cfg1_func::cmn_cfg' data-ref="nvm_cfg1_func::cmn_cfg">cmn_cfg</dfn>; <i>/* 0x14 */</i></td></tr>
<tr><th id="1864">1864</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_MASK" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_MASK">NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_MASK</dfn> 0x00000007</u></td></tr>
<tr><th id="1865">1865</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_OFFSET" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_OFFSET">NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1866">1866</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_PXE" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_PXE">NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_PXE</dfn> 0x0</u></td></tr>
<tr><th id="1867">1867</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_ISCSI_BOOT" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_ISCSI_BOOT">NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_ISCSI_BOOT</dfn> 0x3</u></td></tr>
<tr><th id="1868">1868</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_FCOE_BOOT" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_FCOE_BOOT">NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_FCOE_BOOT</dfn> 0x4</u></td></tr>
<tr><th id="1869">1869</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_NONE" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_NONE">NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_NONE</dfn> 0x7</u></td></tr>
<tr><th id="1870">1870</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_MASK" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_MASK">NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_MASK</dfn> 0x0007FFF8</u></td></tr>
<tr><th id="1871">1871</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_OFFSET" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_OFFSET">NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_OFFSET</dfn> 3</u></td></tr>
<tr><th id="1872">1872</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PERSONALITY_MASK" data-ref="_M/NVM_CFG1_FUNC_PERSONALITY_MASK">NVM_CFG1_FUNC_PERSONALITY_MASK</dfn> 0x00780000</u></td></tr>
<tr><th id="1873">1873</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PERSONALITY_OFFSET" data-ref="_M/NVM_CFG1_FUNC_PERSONALITY_OFFSET">NVM_CFG1_FUNC_PERSONALITY_OFFSET</dfn> 19</u></td></tr>
<tr><th id="1874">1874</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PERSONALITY_ETHERNET" data-ref="_M/NVM_CFG1_FUNC_PERSONALITY_ETHERNET">NVM_CFG1_FUNC_PERSONALITY_ETHERNET</dfn> 0x0</u></td></tr>
<tr><th id="1875">1875</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PERSONALITY_ISCSI" data-ref="_M/NVM_CFG1_FUNC_PERSONALITY_ISCSI">NVM_CFG1_FUNC_PERSONALITY_ISCSI</dfn> 0x1</u></td></tr>
<tr><th id="1876">1876</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PERSONALITY_FCOE" data-ref="_M/NVM_CFG1_FUNC_PERSONALITY_FCOE">NVM_CFG1_FUNC_PERSONALITY_FCOE</dfn> 0x2</u></td></tr>
<tr><th id="1877">1877</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PERSONALITY_ROCE" data-ref="_M/NVM_CFG1_FUNC_PERSONALITY_ROCE">NVM_CFG1_FUNC_PERSONALITY_ROCE</dfn> 0x3</u></td></tr>
<tr><th id="1878">1878</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_MASK" data-ref="_M/NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_MASK">NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_MASK</dfn> 0x7F800000</u></td></tr>
<tr><th id="1879">1879</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_OFFSET" data-ref="_M/NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_OFFSET">NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_OFFSET</dfn> 23</u></td></tr>
<tr><th id="1880">1880</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_MASK" data-ref="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_MASK">NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_MASK</dfn> 0x80000000</u></td></tr>
<tr><th id="1881">1881</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_OFFSET" data-ref="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_OFFSET">NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_OFFSET</dfn> 31</u></td></tr>
<tr><th id="1882">1882</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_DISABLED" data-ref="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_DISABLED">NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1883">1883</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_ENABLED" data-ref="_M/NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_ENABLED">NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1884">1884</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_func::pci_cfg" title='nvm_cfg1_func::pci_cfg' data-ref="nvm_cfg1_func::pci_cfg">pci_cfg</dfn>; <i>/* 0x18 */</i></td></tr>
<tr><th id="1885">1885</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_MASK" data-ref="_M/NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_MASK">NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_MASK</dfn> 0x0000007F</u></td></tr>
<tr><th id="1886">1886</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_OFFSET" data-ref="_M/NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_OFFSET">NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1887">1887</th><td>	<i>/*  AH VF BAR2 size */</i></td></tr>
<tr><th id="1888">1888</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_MASK" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_MASK">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_MASK</dfn> 0x00003F80</u></td></tr>
<tr><th id="1889">1889</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_OFFSET" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_OFFSET">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_OFFSET</dfn> 7</u></td></tr>
<tr><th id="1890">1890</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_DISABLED" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_DISABLED">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1891">1891</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4K</dfn> 0x1</u></td></tr>
<tr><th id="1892">1892</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8K</dfn> 0x2</u></td></tr>
<tr><th id="1893">1893</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16K</dfn> 0x3</u></td></tr>
<tr><th id="1894">1894</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32K</dfn> 0x4</u></td></tr>
<tr><th id="1895">1895</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64K</dfn> 0x5</u></td></tr>
<tr><th id="1896">1896</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_128K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_128K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_128K</dfn> 0x6</u></td></tr>
<tr><th id="1897">1897</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_256K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_256K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_256K</dfn> 0x7</u></td></tr>
<tr><th id="1898">1898</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_512K" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_512K">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_512K</dfn> 0x8</u></td></tr>
<tr><th id="1899">1899</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_1M" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_1M">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_1M</dfn> 0x9</u></td></tr>
<tr><th id="1900">1900</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_2M" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_2M">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_2M</dfn> 0xA</u></td></tr>
<tr><th id="1901">1901</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4M" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4M">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4M</dfn> 0xB</u></td></tr>
<tr><th id="1902">1902</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8M" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8M">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8M</dfn> 0xC</u></td></tr>
<tr><th id="1903">1903</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16M" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16M">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16M</dfn> 0xD</u></td></tr>
<tr><th id="1904">1904</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32M" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32M">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32M</dfn> 0xE</u></td></tr>
<tr><th id="1905">1905</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64M" data-ref="_M/NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64M">NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64M</dfn> 0xF</u></td></tr>
<tr><th id="1906">1906</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_MASK" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_MASK">NVM_CFG1_FUNC_BAR1_SIZE_MASK</dfn> 0x0003C000</u></td></tr>
<tr><th id="1907">1907</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_OFFSET" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_OFFSET">NVM_CFG1_FUNC_BAR1_SIZE_OFFSET</dfn> 14</u></td></tr>
<tr><th id="1908">1908</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_DISABLED" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_DISABLED">NVM_CFG1_FUNC_BAR1_SIZE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1909">1909</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_64K" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_64K">NVM_CFG1_FUNC_BAR1_SIZE_64K</dfn> 0x1</u></td></tr>
<tr><th id="1910">1910</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_128K" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_128K">NVM_CFG1_FUNC_BAR1_SIZE_128K</dfn> 0x2</u></td></tr>
<tr><th id="1911">1911</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_256K" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_256K">NVM_CFG1_FUNC_BAR1_SIZE_256K</dfn> 0x3</u></td></tr>
<tr><th id="1912">1912</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_512K" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_512K">NVM_CFG1_FUNC_BAR1_SIZE_512K</dfn> 0x4</u></td></tr>
<tr><th id="1913">1913</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_1M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_1M">NVM_CFG1_FUNC_BAR1_SIZE_1M</dfn> 0x5</u></td></tr>
<tr><th id="1914">1914</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_2M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_2M">NVM_CFG1_FUNC_BAR1_SIZE_2M</dfn> 0x6</u></td></tr>
<tr><th id="1915">1915</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_4M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_4M">NVM_CFG1_FUNC_BAR1_SIZE_4M</dfn> 0x7</u></td></tr>
<tr><th id="1916">1916</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_8M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_8M">NVM_CFG1_FUNC_BAR1_SIZE_8M</dfn> 0x8</u></td></tr>
<tr><th id="1917">1917</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_16M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_16M">NVM_CFG1_FUNC_BAR1_SIZE_16M</dfn> 0x9</u></td></tr>
<tr><th id="1918">1918</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_32M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_32M">NVM_CFG1_FUNC_BAR1_SIZE_32M</dfn> 0xA</u></td></tr>
<tr><th id="1919">1919</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_64M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_64M">NVM_CFG1_FUNC_BAR1_SIZE_64M</dfn> 0xB</u></td></tr>
<tr><th id="1920">1920</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_128M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_128M">NVM_CFG1_FUNC_BAR1_SIZE_128M</dfn> 0xC</u></td></tr>
<tr><th id="1921">1921</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_256M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_256M">NVM_CFG1_FUNC_BAR1_SIZE_256M</dfn> 0xD</u></td></tr>
<tr><th id="1922">1922</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_512M" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_512M">NVM_CFG1_FUNC_BAR1_SIZE_512M</dfn> 0xE</u></td></tr>
<tr><th id="1923">1923</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR1_SIZE_1G" data-ref="_M/NVM_CFG1_FUNC_BAR1_SIZE_1G">NVM_CFG1_FUNC_BAR1_SIZE_1G</dfn> 0xF</u></td></tr>
<tr><th id="1924">1924</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_MAX_BANDWIDTH_MASK" data-ref="_M/NVM_CFG1_FUNC_MAX_BANDWIDTH_MASK">NVM_CFG1_FUNC_MAX_BANDWIDTH_MASK</dfn> 0x03FC0000</u></td></tr>
<tr><th id="1925">1925</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_MAX_BANDWIDTH_OFFSET" data-ref="_M/NVM_CFG1_FUNC_MAX_BANDWIDTH_OFFSET">NVM_CFG1_FUNC_MAX_BANDWIDTH_OFFSET</dfn> 18</u></td></tr>
<tr><th id="1926">1926</th><td>	<i>/*  Hide function in npar mode */</i></td></tr>
<tr><th id="1927">1927</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_MASK" data-ref="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_MASK">NVM_CFG1_FUNC_FUNCTION_HIDE_MASK</dfn> 0x04000000</u></td></tr>
<tr><th id="1928">1928</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_OFFSET" data-ref="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_OFFSET">NVM_CFG1_FUNC_FUNCTION_HIDE_OFFSET</dfn> 26</u></td></tr>
<tr><th id="1929">1929</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_DISABLED" data-ref="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_DISABLED">NVM_CFG1_FUNC_FUNCTION_HIDE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1930">1930</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_ENABLED" data-ref="_M/NVM_CFG1_FUNC_FUNCTION_HIDE_ENABLED">NVM_CFG1_FUNC_FUNCTION_HIDE_ENABLED</dfn> 0x1</u></td></tr>
<tr><th id="1931">1931</th><td>	<i>/*  AH BAR2 size (per function) */</i></td></tr>
<tr><th id="1932">1932</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_MASK" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_MASK">NVM_CFG1_FUNC_BAR2_SIZE_MASK</dfn> 0x78000000</u></td></tr>
<tr><th id="1933">1933</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_OFFSET" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_OFFSET">NVM_CFG1_FUNC_BAR2_SIZE_OFFSET</dfn> 27</u></td></tr>
<tr><th id="1934">1934</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_DISABLED" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_DISABLED">NVM_CFG1_FUNC_BAR2_SIZE_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="1935">1935</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_1M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_1M">NVM_CFG1_FUNC_BAR2_SIZE_1M</dfn> 0x5</u></td></tr>
<tr><th id="1936">1936</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_2M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_2M">NVM_CFG1_FUNC_BAR2_SIZE_2M</dfn> 0x6</u></td></tr>
<tr><th id="1937">1937</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_4M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_4M">NVM_CFG1_FUNC_BAR2_SIZE_4M</dfn> 0x7</u></td></tr>
<tr><th id="1938">1938</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_8M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_8M">NVM_CFG1_FUNC_BAR2_SIZE_8M</dfn> 0x8</u></td></tr>
<tr><th id="1939">1939</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_16M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_16M">NVM_CFG1_FUNC_BAR2_SIZE_16M</dfn> 0x9</u></td></tr>
<tr><th id="1940">1940</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_32M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_32M">NVM_CFG1_FUNC_BAR2_SIZE_32M</dfn> 0xA</u></td></tr>
<tr><th id="1941">1941</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_64M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_64M">NVM_CFG1_FUNC_BAR2_SIZE_64M</dfn> 0xB</u></td></tr>
<tr><th id="1942">1942</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_128M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_128M">NVM_CFG1_FUNC_BAR2_SIZE_128M</dfn> 0xC</u></td></tr>
<tr><th id="1943">1943</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_256M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_256M">NVM_CFG1_FUNC_BAR2_SIZE_256M</dfn> 0xD</u></td></tr>
<tr><th id="1944">1944</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_512M" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_512M">NVM_CFG1_FUNC_BAR2_SIZE_512M</dfn> 0xE</u></td></tr>
<tr><th id="1945">1945</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_BAR2_SIZE_1G" data-ref="_M/NVM_CFG1_FUNC_BAR2_SIZE_1G">NVM_CFG1_FUNC_BAR2_SIZE_1G</dfn> 0xF</u></td></tr>
<tr><th id="1946">1946</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg_mac_address" title='nvm_cfg_mac_address' data-ref="nvm_cfg_mac_address">nvm_cfg_mac_address</a> <dfn class="decl field" id="nvm_cfg1_func::fcoe_node_wwn_mac_addr" title='nvm_cfg1_func::fcoe_node_wwn_mac_addr' data-ref="nvm_cfg1_func::fcoe_node_wwn_mac_addr">fcoe_node_wwn_mac_addr</dfn>; <i>/* 0x1C */</i></td></tr>
<tr><th id="1947">1947</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg_mac_address" title='nvm_cfg_mac_address' data-ref="nvm_cfg_mac_address">nvm_cfg_mac_address</a> <dfn class="decl field" id="nvm_cfg1_func::fcoe_port_wwn_mac_addr" title='nvm_cfg1_func::fcoe_port_wwn_mac_addr' data-ref="nvm_cfg1_func::fcoe_port_wwn_mac_addr">fcoe_port_wwn_mac_addr</dfn>; <i>/* 0x24 */</i></td></tr>
<tr><th id="1948">1948</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_func::preboot_generic_cfg" title='nvm_cfg1_func::preboot_generic_cfg' data-ref="nvm_cfg1_func::preboot_generic_cfg">preboot_generic_cfg</dfn>; <i>/* 0x2C */</i></td></tr>
<tr><th id="1949">1949</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_MASK" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_MASK">NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_MASK</dfn> 0x0000FFFF</u></td></tr>
<tr><th id="1950">1950</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_OFFSET" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_OFFSET">NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1951">1951</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_MASK" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_MASK">NVM_CFG1_FUNC_PREBOOT_VLAN_MASK</dfn> 0x00010000</u></td></tr>
<tr><th id="1952">1952</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_OFFSET" data-ref="_M/NVM_CFG1_FUNC_PREBOOT_VLAN_OFFSET">NVM_CFG1_FUNC_PREBOOT_VLAN_OFFSET</dfn> 16</u></td></tr>
<tr><th id="1953">1953</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_MASK" data-ref="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_MASK">NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_MASK</dfn> 0x001E0000</u></td></tr>
<tr><th id="1954">1954</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_OFFSET" data-ref="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_OFFSET">NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_OFFSET</dfn> 17</u></td></tr>
<tr><th id="1955">1955</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ETHERNET" data-ref="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ETHERNET">NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ETHERNET</dfn> 0x1</u></td></tr>
<tr><th id="1956">1956</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_FCOE" data-ref="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_FCOE">NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_FCOE</dfn> 0x2</u></td></tr>
<tr><th id="1957">1957</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ISCSI" data-ref="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ISCSI">NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ISCSI</dfn> 0x4</u></td></tr>
<tr><th id="1958">1958</th><td>		<u>#define <dfn class="macro" id="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_RDMA" data-ref="_M/NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_RDMA">NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_RDMA</dfn> 0x8</u></td></tr>
<tr><th id="1959">1959</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg1_func::reserved" title='nvm_cfg1_func::reserved' data-ref="nvm_cfg1_func::reserved">reserved</dfn>[<var>8</var>]; <i>/* 0x30 */</i></td></tr>
<tr><th id="1960">1960</th><td>};</td></tr>
<tr><th id="1961">1961</th><td></td></tr>
<tr><th id="1962">1962</th><td><b>struct</b> <dfn class="type def" id="nvm_cfg1" title='nvm_cfg1' data-ref="nvm_cfg1">nvm_cfg1</dfn> {</td></tr>
<tr><th id="1963">1963</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg1_glob" title='nvm_cfg1_glob' data-ref="nvm_cfg1_glob">nvm_cfg1_glob</a> <dfn class="decl field" id="nvm_cfg1::glob" title='nvm_cfg1::glob' data-ref="nvm_cfg1::glob">glob</dfn>; <i>/* 0x0 */</i></td></tr>
<tr><th id="1964">1964</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg1_path" title='nvm_cfg1_path' data-ref="nvm_cfg1_path">nvm_cfg1_path</a> <dfn class="decl field" id="nvm_cfg1::path" title='nvm_cfg1::path' data-ref="nvm_cfg1::path">path</dfn>[<a class="macro" href="mcp_public.h.html#22" title="2" data-ref="_M/MCP_GLOB_PATH_MAX">MCP_GLOB_PATH_MAX</a>]; <i>/* 0x228 */</i></td></tr>
<tr><th id="1965">1965</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg1_port" title='nvm_cfg1_port' data-ref="nvm_cfg1_port">nvm_cfg1_port</a> <dfn class="decl field" id="nvm_cfg1::port" title='nvm_cfg1::port' data-ref="nvm_cfg1::port">port</dfn>[<a class="macro" href="mcp_public.h.html#24" title="4" data-ref="_M/MCP_GLOB_PORT_MAX">MCP_GLOB_PORT_MAX</a>]; <i>/* 0x230 */</i></td></tr>
<tr><th id="1966">1966</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg1_func" title='nvm_cfg1_func' data-ref="nvm_cfg1_func">nvm_cfg1_func</a> <dfn class="decl field" id="nvm_cfg1::func" title='nvm_cfg1::func' data-ref="nvm_cfg1::func">func</dfn>[<a class="macro" href="mcp_public.h.html#25" title="16" data-ref="_M/MCP_GLOB_FUNC_MAX">MCP_GLOB_FUNC_MAX</a>]; <i>/* 0xB90 */</i></td></tr>
<tr><th id="1967">1967</th><td>};</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td><i>/******************************************</i></td></tr>
<tr><th id="1970">1970</th><td><i> * nvm_cfg structs</i></td></tr>
<tr><th id="1971">1971</th><td><i> ******************************************/</i></td></tr>
<tr><th id="1972">1972</th><td><b>enum</b> <dfn class="type def" id="nvm_cfg_sections" title='nvm_cfg_sections' data-ref="nvm_cfg_sections">nvm_cfg_sections</dfn> {</td></tr>
<tr><th id="1973">1973</th><td>	<dfn class="enum" id="NVM_CFG_SECTION_NVM_CFG1" title='NVM_CFG_SECTION_NVM_CFG1' data-ref="NVM_CFG_SECTION_NVM_CFG1">NVM_CFG_SECTION_NVM_CFG1</dfn>,</td></tr>
<tr><th id="1974">1974</th><td>	<dfn class="enum" id="NVM_CFG_SECTION_MAX" title='NVM_CFG_SECTION_MAX' data-ref="NVM_CFG_SECTION_MAX">NVM_CFG_SECTION_MAX</dfn></td></tr>
<tr><th id="1975">1975</th><td>};</td></tr>
<tr><th id="1976">1976</th><td></td></tr>
<tr><th id="1977">1977</th><td><b>struct</b> <dfn class="type def" id="nvm_cfg" title='nvm_cfg' data-ref="nvm_cfg">nvm_cfg</dfn> {</td></tr>
<tr><th id="1978">1978</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg::num_sections" title='nvm_cfg::num_sections' data-ref="nvm_cfg::num_sections">num_sections</dfn>;</td></tr>
<tr><th id="1979">1979</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="nvm_cfg::sections_offset" title='nvm_cfg::sections_offset' data-ref="nvm_cfg::sections_offset">sections_offset</dfn>[<a class="enum" href="#NVM_CFG_SECTION_MAX" title='NVM_CFG_SECTION_MAX' data-ref="NVM_CFG_SECTION_MAX">NVM_CFG_SECTION_MAX</a>];</td></tr>
<tr><th id="1980">1980</th><td>	<b>struct</b> <a class="type" href="#nvm_cfg1" title='nvm_cfg1' data-ref="nvm_cfg1">nvm_cfg1</a> <dfn class="decl field" id="nvm_cfg::cfg1" title='nvm_cfg::cfg1' data-ref="nvm_cfg::cfg1">cfg1</dfn>;</td></tr>
<tr><th id="1981">1981</th><td>};</td></tr>
<tr><th id="1982">1982</th><td></td></tr>
<tr><th id="1983">1983</th><td><u>#<span data-ppcond="18">endif</span> /* NVM_CFG_H */</u></td></tr>
<tr><th id="1984">1984</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ecore_dev.c.html'>linux-4.18.y/drivers/net/qede/base/ecore_dev.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
