Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/sim_mips_isim_beh.exe -prj D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/sim_mips_beh.prj work.sim_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/regfile.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/alu.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/datapath.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/controller.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/mips_core.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/inst_rom.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/data_ram.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/mips.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/sim_mips.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/mips_core.v" Line 58: Port fwd_m is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/mips_core.v" Line 107: Port fwd_m_ctrl is not connected to this instance
WARNING:HDLCompiler:189 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/mips_core.v" Line 75: Size mismatch in connection of port <pc_src>. Formal port size is 2-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/mips_core.v" Line 123: Size mismatch in connection of port <pc_src_ctrl>. Formal port size is 2-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module controller
Compiling module regfile
Compiling module alu
Compiling module datapath
Compiling module mips_core
Compiling module inst_rom
Compiling module data_ram
Compiling module mips
Compiling module sim_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap4Exp/refer2/2018_topic2_student_1/sim_mips_isim_beh.exe
Fuse Memory Usage: 29184 KB
Fuse CPU Usage: 468 ms
