
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003610                       # Number of seconds simulated
sim_ticks                                  3609790524                       # Number of ticks simulated
final_tick                               530576153709                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71029                       # Simulator instruction rate (inst/s)
host_op_rate                                    89828                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 127046                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887260                       # Number of bytes of host memory used
host_seconds                                 28413.16                       # Real time elapsed on the host
sim_insts                                  2018144730                       # Number of instructions simulated
sim_ops                                    2552305066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       306560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       125312                       # Number of bytes read from this memory
system.physmem.bytes_read::total               435584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       131584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            131584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2395                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          979                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3403                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1028                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1028                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       496428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84924595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       531887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34714480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               120667390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       496428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       531887                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1028315                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36451977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36451977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36451977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       496428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84924595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       531887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34714480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              157119366                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8656573                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3124472                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2539325                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215435                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1309953                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213632                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          329214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9207                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3136295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17316417                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3124472                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542846                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3806592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1150119                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        644680                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1535438                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8517585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.512252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4710993     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335804      3.94%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269238      3.16%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654244      7.68%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176163      2.07%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229474      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165627      1.94%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92811      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1883231     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8517585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360936                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000378                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3282538                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       625612                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3659482                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24578                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925373                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533347                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4715                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20695812                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10908                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925373                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3523604                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         140649                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       132688                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3437307                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       357962                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19956142                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3143                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148221                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111542                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          320                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27942312                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93156045                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93156045                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10873002                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4084                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2301                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           980919                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1864476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       947087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15022                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       376025                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18860632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3931                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14959754                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29671                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6550768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20024029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8517585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.882039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2965392     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1815570     21.32%     56.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1230347     14.44%     70.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886221     10.40%     80.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752748      8.84%     89.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       396027      4.65%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336433      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63674      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71173      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8517585                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          88044     71.36%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17859     14.48%     85.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17471     14.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12466141     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212670      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1488333      9.95%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       790957      5.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14959754                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728138                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123375                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008247                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38590135                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25415401                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14574633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15083129                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56948                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       741118                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244472                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925373                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59970                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8158                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18864563                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1864476                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       947087                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2279                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249393                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14719286                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393892                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240464                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2165383                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076160                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771491                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700359                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14584526                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14574633                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9491530                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26805996                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.683649                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354082                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6583916                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215412                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7592212                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617544                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2967152     39.08%     39.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2096084     27.61%     66.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852574     11.23%     77.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477924      6.29%     84.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       394444      5.20%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       161112      2.12%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       192803      2.54%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95370      1.26%     95.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       354749      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7592212                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       354749                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26102119                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38655276                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 138988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865657                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865657                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155192                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155192                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66211849                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20153561                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19094653                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8656573                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3195442                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2607080                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213950                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1346821                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1246677                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          343432                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9627                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3194045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17560616                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3195442                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1590109                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3897537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1136754                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        546651                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1574475                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       101218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8558411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4660874     54.46%     54.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258500      3.02%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          481147      5.62%     63.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          478885      5.60%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          296590      3.47%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235644      2.75%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149249      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139064      1.62%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1858458     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8558411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369135                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028588                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3330499                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       540757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3744410                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22788                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        919953                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       538624                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21061053                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1351                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        919953                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3571894                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100406                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       109980                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3521185                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       334989                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20309371                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        138850                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102746                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28519543                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94752344                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94752344                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17601753                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10917790                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3592                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1734                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           935838                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1879104                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11949                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       341724                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19135639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15231662                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30548                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6486475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19849215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8558411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896958                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2935425     34.30%     34.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1855261     21.68%     55.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1234971     14.43%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       805007      9.41%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       845036      9.87%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       410086      4.79%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       323185      3.78%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73766      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75674      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8558411                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95087     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17969     13.72%     86.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17907     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12739179     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204405      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1734      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1475751      9.69%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       810593      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15231662                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.759549                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130963                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39183246                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25625616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14881742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15362625                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47204                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       731282                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       231977                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        919953                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9035                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19139107                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1879104                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959160                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1734                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133321                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252515                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15029646                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1408121                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       202016                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2200221                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2131102                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            792100                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736212                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14886433                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14881742                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9486629                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27213247                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719126                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348603                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10252068                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12623910                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6515268                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216326                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7638458                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2900010     37.97%     37.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2138766     28.00%     65.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       889010     11.64%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       443499      5.81%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       441636      5.78%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179240      2.35%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180054      2.36%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96385      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369858      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7638458                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10252068                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12623910                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1875005                       # Number of memory references committed
system.switch_cpus1.commit.loads              1147822                       # Number of loads committed
system.switch_cpus1.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1822278                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11373167                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       260446                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369858                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26407778                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39198911                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  98162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10252068                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12623910                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10252068                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844373                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844373                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.184310                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.184310                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67517245                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20671491                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19352865                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3468                       # number of misc regfile writes
system.l2.replacements                           3404                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           567746                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11596                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.960504                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            65.733282                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.414119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1105.975094                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.982495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    439.434119                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3674.350805                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2881.110086                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008024                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.135007                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001585                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.053642                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.448529                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.351698                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         4874                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2976                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7850                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2409                       # number of Writeback hits
system.l2.Writeback_hits::total                  2409                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         4874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2976                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7850                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         4874                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2976                       # number of overall hits
system.l2.overall_hits::total                    7850                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2395                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          979                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3403                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2395                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          979                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3403                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2395                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          979                       # number of overall misses
system.l2.overall_misses::total                  3403                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       606558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    107503872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       624982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     44638815                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       153374227                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       606558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    107503872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       624982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     44638815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        153374227                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       606558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    107503872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       624982                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     44638815                       # number of overall miss cycles
system.l2.overall_miss_latency::total       153374227                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11253                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2409                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2409                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11253                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11253                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.329481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.247535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.302408                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.329481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.247535                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.302408                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.329481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.247535                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.302408                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43325.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44886.794154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41665.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45596.338100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45070.298854                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43325.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44886.794154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41665.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45596.338100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45070.298854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43325.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44886.794154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41665.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45596.338100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45070.298854                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1028                       # number of writebacks
system.l2.writebacks::total                      1028                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          979                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3403                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3403                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3403                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       524222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     93663475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     38969716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    133695062                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       524222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     93663475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     38969716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    133695062                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       524222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     93663475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     38969716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    133695062                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.329481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.302408                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.329481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.247535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.302408                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.329481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.247535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302408                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37444.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39107.922756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35843.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39805.634321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39287.411696                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37444.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39107.922756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35843.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39805.634321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39287.411696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37444.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39107.922756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35843.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39805.634321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39287.411696                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.953223                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001543038                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015177.138833                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.953223                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1535421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1535421                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1535421                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1535421                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1535421                       # number of overall hits
system.cpu0.icache.overall_hits::total        1535421                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       821454                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       821454                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       821454                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       821454                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       821454                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       821454                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1535438                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1535438                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1535438                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1535438                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1535438                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1535438                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48320.823529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48320.823529                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48320.823529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48320.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48320.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48320.823529                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       629228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       629228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       629228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       629228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       629228                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       629228                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44944.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44944.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44944.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7269                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721930                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7525                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21889.957475                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.451105                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.548895                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872856                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127144                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1058307                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1058307                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757617                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757617                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757617                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757617                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15851                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15851                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15851                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15851                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    528966364                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    528966364                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    528966364                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    528966364                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    528966364                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    528966364                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1074158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1074158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773468                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773468                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773468                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773468                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014757                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008938                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008938                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33371.166740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33371.166740                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33371.166740                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33371.166740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33371.166740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33371.166740                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1460                       # number of writebacks
system.cpu0.dcache.writebacks::total             1460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8582                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8582                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8582                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8582                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7269                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7269                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7269                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    149361492                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    149361492                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    149361492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    149361492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    149361492                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    149361492                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20547.735865                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20547.735865                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20547.735865                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20547.735865                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20547.735865                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20547.735865                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.970212                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999474766                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154040.443966                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.970212                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023991                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743542                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1574457                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1574457                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1574457                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1574457                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1574457                       # number of overall hits
system.cpu1.icache.overall_hits::total        1574457                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       806316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       806316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       806316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       806316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       806316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       806316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1574475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1574475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1574475                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1574475                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1574475                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1574475                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44795.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44795.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44795.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44795.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44795.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44795.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       640652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       640652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       640652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       640652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       640652                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       640652                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42710.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42710.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42710.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3955                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153130465                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4211                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36364.394443                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.634090                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.365910                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861852                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138148                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1075525                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1075525                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       723774                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        723774                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1799299                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1799299                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1799299                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1799299                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10276                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10276                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10276                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10276                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10276                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10276                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    333939414                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333939414                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    333939414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    333939414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    333939414                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    333939414                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1085801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1085801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       723774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1809575                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1809575                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1809575                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1809575                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009464                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005679                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005679                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005679                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32497.023550                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32497.023550                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32497.023550                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32497.023550                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32497.023550                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32497.023550                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu1.dcache.writebacks::total              949                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6321                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6321                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6321                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6321                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6321                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3955                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3955                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3955                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65642054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65642054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     65642054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     65642054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     65642054                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     65642054                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002186                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16597.232364                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16597.232364                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16597.232364                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16597.232364                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16597.232364                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16597.232364                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
