Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Oct 18 10:23:18 2023

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-----------------------------------------------------------------+
| Topcell | shift_reg32                                                     |
| Format  | Verilog                                                         |
| Source  | D:\Microsemi\projects\project2\Shift32\synthesis\shift_reg32.vm |
+---------+-----------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 0    | 12084 | 0.00       |
| DFF                       | 32   | 12084 | 0.26       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 36   | 84    | 42.86      |
| -- Single-ended I/O       | 36   | 84    | 42.86      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 0    | 32  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 0    | 32  |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 4            | 0           | 0               |
| Output I/O                    | 32           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  4    |  32    |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------+
| Fanout | Type    | Name                             |
+--------+---------+----------------------------------+
| 32     | INT_NET | Net   : CLK_c                    |
|        |         | Driver: CLK_ibuf_RNIVQ04/U0_RGB1 |
|        |         | Source: NETLIST                  |
| 32     | INT_NET | Net   : RST_c                    |
|        |         | Driver: RST_ibuf_RNIUR47/U0_RGB1 |
|        |         | Source: NETLIST                  |
+--------+---------+----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------+
| Fanout | Type    | Name              |
+--------+---------+-------------------+
| 32     | INT_NET | Net   : EN_c      |
|        |         | Driver: EN_ibuf   |
| 2      | INT_NET | Net   : Q_c[30]   |
|        |         | Driver: Q_int[30] |
| 2      | INT_NET | Net   : Q_c[29]   |
|        |         | Driver: Q_int[29] |
| 2      | INT_NET | Net   : Q_c[28]   |
|        |         | Driver: Q_int[28] |
| 2      | INT_NET | Net   : Q_c[27]   |
|        |         | Driver: Q_int[27] |
| 2      | INT_NET | Net   : Q_c[26]   |
|        |         | Driver: Q_int[26] |
| 2      | INT_NET | Net   : Q_c[25]   |
|        |         | Driver: Q_int[25] |
| 2      | INT_NET | Net   : Q_c[24]   |
|        |         | Driver: Q_int[24] |
| 2      | INT_NET | Net   : Q_c[23]   |
|        |         | Driver: Q_int[23] |
| 2      | INT_NET | Net   : Q_c[22]   |
|        |         | Driver: Q_int[22] |
+--------+---------+-------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------+
| Fanout | Type    | Name              |
+--------+---------+-------------------+
| 32     | INT_NET | Net   : EN_c      |
|        |         | Driver: EN_ibuf   |
| 2      | INT_NET | Net   : Q_c[30]   |
|        |         | Driver: Q_int[30] |
| 2      | INT_NET | Net   : Q_c[29]   |
|        |         | Driver: Q_int[29] |
| 2      | INT_NET | Net   : Q_c[28]   |
|        |         | Driver: Q_int[28] |
| 2      | INT_NET | Net   : Q_c[27]   |
|        |         | Driver: Q_int[27] |
| 2      | INT_NET | Net   : Q_c[26]   |
|        |         | Driver: Q_int[26] |
| 2      | INT_NET | Net   : Q_c[25]   |
|        |         | Driver: Q_int[25] |
| 2      | INT_NET | Net   : Q_c[24]   |
|        |         | Driver: Q_int[24] |
| 2      | INT_NET | Net   : Q_c[23]   |
|        |         | Driver: Q_int[23] |
| 2      | INT_NET | Net   : Q_c[22]   |
|        |         | Driver: Q_int[22] |
+--------+---------+-------------------+

