LIBRARY ieee ;
USE ieee.std_logic_1164.all;

ENTITY Multiplexador IS
	PORT (
		A: IN STD_LOGIC_VECTOR(16 DOWNTO 0); 
		B, S: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		f: OUT STD_LOGIC_VECTOR(16 DOWNTO 0) 
		);
END Multiplexador;

ARCHITECTURE Behavior OF Multiplexador IS
BEGIN
	f <= (A AND S) OR (B AND NOT S);
END Behavior;
