// Seed: 1268789480
module module_0 (
    output wire id_0,
    output wire id_1,
    output tri id_2
    , id_12,
    input supply0 id_3,
    output wire id_4,
    input tri1 id_5,
    output wor id_6,
    output uwire id_7,
    output tri id_8,
    input uwire id_9,
    input tri1 id_10
);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output supply1 void id_4,
    output tri0 id_5,
    output wand id_6,
    input uwire id_7,
    output tri id_8,
    input wor id_9,
    input supply1 id_10,
    output uwire id_11,
    output tri0 id_12,
    output tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    input tri id_16,
    input tri id_17,
    output wor id_18,
    input supply1 id_19
);
  always begin : LABEL_0
    id_18 += -1;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_0,
      id_6,
      id_19,
      id_6,
      id_11,
      id_2,
      id_9,
      id_14
  );
  assign modCall_1.id_8 = 0;
endmodule
