;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @-120, @10
	ADD @-120, @10
	SUB #72, @200
	ADD @-120, @10
	SPL -700
	SUB @127, -106
	SPL 0, <-52
	SPL 0, <-52
	SPL <127, -106
	ADD #130, 9
	SUB @121, 102
	MOV -1, <-20
	SLT 270, <90
	SUB -1, <-20
	SUB 0, @2
	SUB @121, 180
	SUB 12, @10
	MOV -107, <-20
	SUB 100, -100
	SPL <127, -106
	ADD -1, <-20
	JMZ -107, @-20
	SUB @121, 102
	SUB #10, <22
	SPL 0, <-52
	SUB 12, @18
	JMZ -107, @-20
	ADD 270, 0
	JMP 808, <-100
	ADD 210, 30
	SUB @121, 180
	JMN @12, #200
	SLT 0, @45
	SUB 12, @10
	JMN @12, #200
	SUB @121, 103
	CMP @0, @2
	SUB @121, 103
	MOV -107, <-20
	JMP <130, 9
	SPL <127, -106
	SUB @127, -106
	SPL <127, -106
	DJN -1, @-20
	MOV -7, <-20
	SPL -700
