
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.028870                       # Number of seconds simulated
sim_ticks                                2028870482500                       # Number of ticks simulated
final_tick                               2028870482500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347136                       # Simulator instruction rate (inst/s)
host_op_rate                                   608399                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1408585994                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600328                       # Number of bytes of host memory used
host_seconds                                  1440.36                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           38688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       322930624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322969312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39810944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39810944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10091582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10092791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1244092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1244092                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              19069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          159167688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159186757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         19069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19622221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19622221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19622221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             19069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         159167688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178808977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10092791                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1244092                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10092791                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1244092                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              645503296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  435328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74271552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322969312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39810944                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83569                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            646741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            626840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            627945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            643071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            617863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            620715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            627740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            616226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            625455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            620910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           621332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           629968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           639478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           643105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           637531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           641069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             71485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74689                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2028852699500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10092791                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1244092                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10085989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5637252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.681865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.038957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.688039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1835130     32.55%     32.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3566194     63.26%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94236      1.67%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27139      0.48%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14935      0.26%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13874      0.25%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11251      0.20%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9214      0.16%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65279      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5637252                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     143.708562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.012117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.918453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         65210     92.91%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4783      6.82%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          148      0.21%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           30      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.535244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.512913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50735     72.29%     72.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1336      1.90%     74.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18107     25.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70183                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 235968936250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            425081230000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                50429945000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23395.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42145.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       318.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5060187                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  549043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     178960.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20046471060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10654952055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35893786740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3037178700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         151948227600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         124510371360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4816298400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    602456070180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     78678549120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      60760216455                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1092827757150                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            538.638501                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1743210860250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5469488000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64374126000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 217154323750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 204891761500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  215805616250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1321175167000                       # Time in different power states
system.mem_ctrls_1.actEnergy              20203508220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10738419285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             36120174720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3020594760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         152351431440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         125104904160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4981140000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    600938316360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     80612691840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      60061775295                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1094161309380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            539.295785                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1741473813750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5534678750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64546186000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 213706852000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 209928822750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  217307120750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1317846822250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4057740965                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4057740965                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17406374                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.443536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           276403427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17408422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.877569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1628246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.443536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1086                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311220271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311220271                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    205050239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205050239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71353188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71353188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     276403427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        276403427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    276403427                       # number of overall hits
system.cpu.dcache.overall_hits::total       276403427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     16283051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16283051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1125371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1125371                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17408422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17408422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17408422                       # number of overall misses
system.cpu.dcache.overall_misses::total      17408422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1009614209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1009614209500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49861329000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49861329000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1059475538500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1059475538500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1059475538500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1059475538500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.059250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059250                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.059250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059250                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62003.994798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62003.994798                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44306.570011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44306.570011                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60859.941154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60859.941154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60859.941154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60859.941154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4864473                       # number of writebacks
system.cpu.dcache.writebacks::total           4864473                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17408422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17408422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 993331158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 993331158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48735958000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48735958000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1042067116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1042067116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1042067116500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1042067116500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61003.994798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61003.994798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43306.570011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43306.570011                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59859.941154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59859.941154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59859.941154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59859.941154                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1300405                       # number of replacements
system.cpu.icache.tags.tagsinuse           454.873058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676017079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1300865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            519.667359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   454.873058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.888424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         678618809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        678618809                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676017079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676017079                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676017079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676017079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676017079                       # number of overall hits
system.cpu.icache.overall_hits::total       676017079                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1300865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1300865                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1300865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1300865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1300865                       # number of overall misses
system.cpu.icache.overall_misses::total       1300865                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  17004889500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17004889500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  17004889500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17004889500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  17004889500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17004889500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001921                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001921                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001921                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001921                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001921                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001921                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13071.986332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13071.986332                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13071.986332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13071.986332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13071.986332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13071.986332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1300405                       # number of writebacks
system.cpu.icache.writebacks::total           1300405                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1300865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1300865                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1300865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1300865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1300865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1300865                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  15704024500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15704024500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  15704024500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15704024500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  15704024500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15704024500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001921                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001921                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001921                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12071.986332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12071.986332                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12071.986332                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12071.986332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12071.986332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12071.986332                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10075649                       # number of replacements
system.l2.tags.tagsinuse                 32649.208252                       # Cycle average of tags in use
system.l2.tags.total_refs                    27283978                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10108417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.699135                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               24588408000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       78.266990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.602086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32562.339176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          562                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9489                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84940549                       # Number of tag accesses
system.l2.tags.data_accesses                 84940549                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4864473                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4864473                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1300405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1300405                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             688551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                688551                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1299656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1299656                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6628289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6628289                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1299656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7316840                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8616496                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1299656                       # number of overall hits
system.l2.overall_hits::cpu.data              7316840                       # number of overall hits
system.l2.overall_hits::total                 8616496                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           436820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              436820                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1209                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9654762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9654762                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1209                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10091582                       # number of demand (read+write) misses
system.l2.demand_misses::total               10092791                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1209                       # number of overall misses
system.l2.overall_misses::cpu.data           10091582                       # number of overall misses
system.l2.overall_misses::total              10092791                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  39818116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39818116000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    106339000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106339000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 899309486500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 899309486500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     106339000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  939127602500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     939233941500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    106339000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 939127602500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    939233941500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4864473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4864473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1300405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1300405                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1300865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1300865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1300865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17408422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18709287                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1300865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17408422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18709287                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.388156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388156                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000929                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000929                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.592933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.592933                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000929                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.579695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.539454                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000929                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.579695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.539454                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91154.516735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91154.516735                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87956.162117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87956.162117                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93146.727646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93146.727646                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87956.162117                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93060.493637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93059.882197                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87956.162117                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93060.493637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93059.882197                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1244092                       # number of writebacks
system.l2.writebacks::total                   1244092                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        23671                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         23671                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       436820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         436820                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9654762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9654762                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10091582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10092791                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10091582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10092791                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35449916000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35449916000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     94249000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94249000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 802761866500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 802761866500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     94249000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 838211782500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 838306031500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     94249000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 838211782500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 838306031500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.388156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.592933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.592933                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.579695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.539454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.579695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.539454                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81154.516735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81154.516735                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77956.162117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77956.162117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83146.727646                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83146.727646                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77956.162117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83060.493637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83059.882197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77956.162117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83060.493637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83059.882197                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      20152354                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10059563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9655971                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1244092                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8815471                       # Transaction distribution
system.membus.trans_dist::ReadExReq            436820                       # Transaction distribution
system.membus.trans_dist::ReadExResp           436820                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9655971                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30245145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30245145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30245145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    362780256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    362780256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               362780256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10092791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10092791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10092791                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22653283000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34800259000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     37416066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18706779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          39757                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        39757                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2028870482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17583916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6108565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1300405                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21373458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1300865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16283051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3902135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52223218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56125353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83240640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    712732640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              795973280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10075649                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39810944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28784936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037138                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28745179     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39757      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28784936                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21790472000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1300865000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17408422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
