// Seed: 3176529873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  specify
    $setup(id_14, posedge id_15, id_15);
    (id_16 => id_17) = (1, 1  : (id_11 - 1'b0): 1'h0);
    (negedge id_18 => (id_19 +: 1)) = (1, 1'b0 : (1): 1);
    (  id_20  =>  id_21  )  =  (  {  id_20  {  (  id_2  )  }  }  == "" :  1  :  {  1  ,  id_18  ,  id_21  *  id_10  *  1  +  id_10  ,  1  }  -  id_18  )  ;
    $width(negedge id_22, id_7);
    (id_23 *> id_24) = (1 == 1  : id_19  : 1, 1  : 1  : 1 + id_3);
    (id_25 => id_26) = 0;
    (id_27 => id_28) = 1;
  endspecify
  wire id_29;
endmodule
module module_0 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_4,
      id_12,
      id_12,
      id_4,
      id_12,
      id_18,
      id_14,
      id_9,
      id_16,
      id_23
  );
endmodule
