#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Oct 05 09:44:33 2015
# Process ID: 2648
# Log file: Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/planAhead_run_2/planAhead.log
# Journal file: Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/pa.fromNetlist.tcl
set_property package_pin "" [get_ports [list  {duty[3]}]]
startgroup
set_property package_pin E3 [get_ports clk]
endgroup
startgroup
set_property package_pin V11 [get_ports clk_led]
endgroup
startgroup
set_property package_pin C17 [get_ports clk_out]
endgroup
startgroup
set_property package_pin V10 [get_ports {duty[0]}]
endgroup
startgroup
set_property package_pin U11 [get_ports {duty[1]}]
endgroup
startgroup
set_property package_pin U12 [get_ports {duty[2]}]
endgroup
startgroup
set_property package_pin H6 [get_ports {duty[3]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {period[0]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {period[1]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {period[2]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {period[3]}]
endgroup
startgroup
set_property package_pin A3 [get_ports {duty[3]}]
endgroup
startgroup
set_property package_pin H6 [get_ports {duty[0]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {duty[1]}]
endgroup
startgroup
set_property package_pin U11 [get_ports {duty[2]}]
endgroup
startgroup
set_property package_pin U12 [get_ports {duty[1]}]
endgroup
save_constraints
