$comment
	File created using the following command:
		vcd file fourBitCompare.msim.vcd -direction
$end
$date
	Tue Sep 19 20:14:55 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourBitCompare_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var wire 1 ) Eq $end
$var wire 1 * Gt $end
$var wire 1 + Lt $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 A1~input_o $end
$var wire 1 4 B3~input_o $end
$var wire 1 5 B2~input_o $end
$var wire 1 6 A2~input_o $end
$var wire 1 7 A3~input_o $end
$var wire 1 8 inst6~0_combout $end
$var wire 1 9 B0~input_o $end
$var wire 1 : B1~input_o $end
$var wire 1 ; A0~input_o $end
$var wire 1 < inst2~combout $end
$var wire 1 = inst5~0_combout $end
$var wire 1 > inst5~1_combout $end
$var wire 1 ? inst6~1_combout $end
$var wire 1 @ inst6~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
$end
#10000
1!
1"
1#
1$
1;
13
16
17
08
1=
1<
1>
1*
0)
#50000
0!
0"
0#
0$
0;
03
06
07
18
0=
0<
0>
0*
1)
#90000
1%
1'
1!
1#
19
15
1;
16
#110000
0%
0'
0!
0#
09
05
0;
06
#140000
1&
1(
1$
1%
1'
1!
1#
1:
14
17
19
15
1;
16
1?
1<
0)
1@
1+
#180000
0&
0(
0$
0%
0'
0!
0#
0:
04
07
09
05
0;
06
0?
0<
1)
0@
0+
#1000000
