Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 15 20:36:57 2025
| Host         : SENTINEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mult8b_timing_summary_routed.rpt -pb mult8b_timing_summary_routed.pb -rpx mult8b_timing_summary_routed.rpx -warn_on_violation
| Design       : mult8b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 5.698ns (49.996%)  route 5.699ns (50.004%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  Y_IBUF[1]_inst/O
                         net (fo=6, routed)           1.599     3.065    Y_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  Z_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.663     3.852    Z_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124     3.976 r  Z_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.674     4.651    Z_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.152     4.803 r  Z_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           1.029     5.832    Z_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.326     6.158 r  Z_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.733     7.891    Z_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.397 r  Z_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.397    Z[6]
    U14                                                               r  Z[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.365ns  (logic 5.693ns (50.091%)  route 5.672ns (49.909%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  Y_IBUF[1]_inst/O
                         net (fo=6, routed)           1.599     3.065    Y_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  Z_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.663     3.852    Z_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124     3.976 r  Z_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.674     4.651    Z_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.152     4.803 r  Z_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           1.022     5.825    Z_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.326     6.151 r  Z_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.864    Z_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.365 r  Z_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.365    Z[7]
    V14                                                               r  Z[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.108ns  (logic 5.707ns (51.375%)  route 5.401ns (48.625%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  Y_IBUF[1]_inst/O
                         net (fo=6, routed)           1.599     3.065    Y_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  Z_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.663     3.852    Z_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124     3.976 r  Z_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.674     4.651    Z_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.152     4.803 r  Z_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           0.656     5.459    Z_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.326     5.785 r  Z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.809     7.593    Z_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.108 r  Z_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.108    Z[5]
    U15                                                               r  Z[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.598ns  (logic 5.583ns (52.678%)  route 5.015ns (47.322%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  Y_IBUF[1]_inst/O
                         net (fo=6, routed)           1.599     3.065    Y_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  Z_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.835     4.024    Z_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.148 r  Z_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.659     4.807    Z_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.152     4.959 r  Z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.922     6.881    Z_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.717    10.598 r  Z_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.598    Z[4]
    W18                                                               r  Z[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.703ns  (logic 5.223ns (53.829%)  route 4.480ns (46.171%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  Y_IBUF[1]_inst/O
                         net (fo=6, routed)           1.599     3.065    Y_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  Z_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.833     4.022    Z_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.124     4.146 r  Z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.048     6.194    Z_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.703 r  Z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.703    Z[3]
    V19                                                               r  Z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            Z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.283ns  (logic 5.115ns (55.104%)  route 4.167ns (44.896%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  X_IBUF[1]_inst/O
                         net (fo=12, routed)          1.687     3.148    X_IBUF[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.124     3.272 r  Z_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.481     5.753    Z_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.283 r  Z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.283    Z[1]
    E19                                                               r  Z[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.616ns  (logic 5.312ns (61.645%)  route 3.305ns (38.355%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  X_IBUF[0]_inst/O
                         net (fo=9, routed)           1.429     2.881    X_IBUF[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.152     3.033 r  Z_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.876     4.910    Z_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.616 r  Z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.616    Z[0]
    U16                                                               r  Z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 5.078ns (60.318%)  route 3.341ns (39.682%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  X_IBUF[0]_inst/O
                         net (fo=9, routed)           1.421     2.874    X_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.124     2.998 r  Z_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.919     4.917    Z_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.418 r  Z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.418    Z[2]
    U19                                                               r  Z[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            Z[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.474ns (65.027%)  route 0.793ns (34.973%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  Y_IBUF[3]_inst/O
                         net (fo=7, routed)           0.435     0.662    Y_IBUF[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.707 r  Z_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.065    Z_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.266 r  Z_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.266    Z[7]
    V14                                                               r  Z[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            Z[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.479ns (64.522%)  route 0.813ns (35.478%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  Y_IBUF[3]_inst/O
                         net (fo=7, routed)           0.446     0.673    Y_IBUF[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.718 r  Z_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.085    Z_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.293 r  Z_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.293    Z[6]
    U14                                                               r  Z[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.479ns (64.245%)  route 0.823ns (35.755%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  X_IBUF[2]_inst/O
                         net (fo=10, routed)          0.390     0.622    X_IBUF[2]
    SLICE_X0Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.667 r  Z_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.433     1.100    Z_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.302 r  Z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.302    Z[2]
    U19                                                               r  Z[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            Z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.487ns (62.445%)  route 0.895ns (37.555%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  Y_IBUF[3]_inst/O
                         net (fo=7, routed)           0.503     0.730    Y_IBUF[3]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.045     0.775 r  Z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.166    Z_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.382 r  Z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.382    Z[5]
    U15                                                               r  Z[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.476ns (61.557%)  route 0.922ns (38.443%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  X_IBUF[0]_inst/O
                         net (fo=9, routed)           0.431     0.652    X_IBUF[0]
    SLICE_X1Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.697 r  Z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.188    Z_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.398 r  Z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.398    Z[3]
    V19                                                               r  Z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            Z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.529ns (61.177%)  route 0.970ns (38.823%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Y_IBUF[0]_inst/O
                         net (fo=7, routed)           0.547     0.766    Y_IBUF[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.042     0.808 r  Z_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.231    Z_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.499 r  Z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.499    Z[0]
    U16                                                               r  Z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            Z[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.547ns (61.702%)  route 0.960ns (38.298%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  Y_IBUF[3]_inst/O
                         net (fo=7, routed)           0.513     0.740    Y_IBUF[3]
    SLICE_X0Y8           LUT4 (Prop_lut4_I3_O)        0.043     0.783 r  Z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.230    Z_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.507 r  Z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.507    Z[4]
    W18                                                               r  Z[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            Z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.510ns (57.431%)  route 1.119ns (42.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  Y_IBUF[1]_inst/O
                         net (fo=6, routed)           0.460     0.694    Y_IBUF[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.739 r  Z_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.659     1.398    Z_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.629 r  Z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.629    Z[1]
    E19                                                               r  Z[1] (OUT)
  -------------------------------------------------------------------    -------------------





