Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  9 14:58:54 2021
| Host         : FCXiaoXin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       209         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-20  Warning           Non-clocked latch                                                 16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (769)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (655)
5. checking no_input_delay (27)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (769)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: execute/ALU_Result_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/IR_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/IR_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/IR_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/IR_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/IR_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/IR_reg[31]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uartpg/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (655)
--------------------------------------------------
 There are 655 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.245        0.000                      0                 3242        0.064        0.000                      0                 3242        3.000        0.000                       0                  1410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
cpuclk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk    {0.000 22.727}       45.455          22.000          
  clk_out2_cpuclk    {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk          9.388        0.000                      0                 2813        0.175        0.000                      0                 2813       22.227        0.000                       0                  1234  
  clk_out2_cpuclk         94.053        0.000                      0                  301        0.064        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk        1.245        0.000                      0                  656        0.276        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpuclk/inst/clk_in1
  To Clock:  cpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        9.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       22.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.388ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        9.210ns  (logic 2.826ns (30.683%)  route 6.384ns (69.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 42.522 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.635    28.194    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.124    28.318 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.537    29.855    memory/read_data[10]
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    29.979 r  memory/register[1][10]_i_2/O
                         net (fo=1, routed)           0.910    30.889    ifetch/register_reg[1][10]
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    31.013 r  ifetch/register[1][10]_i_1/O
                         net (fo=31, routed)          2.302    33.315    idecode/register_reg[1][31]_0[10]
    SLICE_X28Y70         FDRE                                         r  idecode/register_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.507    42.522    idecode/clk_out1
    SLICE_X28Y70         FDRE                                         r  idecode/register_reg[15][10]/C
                         clock pessimism              0.410    42.933    
                         clock uncertainty           -0.163    42.770    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.067    42.703    idecode/register_reg[15][10]
  -------------------------------------------------------------------
                         required time                         42.703    
                         arrival time                         -33.315    
  -------------------------------------------------------------------
                         slack                                  9.388    

Slack (MET) :             9.519ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        9.065ns  (logic 2.826ns (31.173%)  route 6.239ns (68.827%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 42.522 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.635    28.194    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.124    28.318 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.537    29.855    memory/read_data[10]
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    29.979 r  memory/register[1][10]_i_2/O
                         net (fo=1, routed)           0.910    30.889    ifetch/register_reg[1][10]
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    31.013 r  ifetch/register[1][10]_i_1/O
                         net (fo=31, routed)          2.157    33.170    idecode/register_reg[1][31]_0[10]
    SLICE_X29Y69         FDRE                                         r  idecode/register_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.507    42.522    idecode/clk_out1
    SLICE_X29Y69         FDRE                                         r  idecode/register_reg[13][10]/C
                         clock pessimism              0.410    42.933    
                         clock uncertainty           -0.163    42.770    
    SLICE_X29Y69         FDRE (Setup_fdre_C_D)       -0.081    42.689    idecode/register_reg[13][10]
  -------------------------------------------------------------------
                         required time                         42.689    
                         arrival time                         -33.170    
  -------------------------------------------------------------------
                         slack                                  9.519    

Slack (MET) :             9.545ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        9.054ns  (logic 2.826ns (31.213%)  route 6.228ns (68.787%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 42.523 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.635    28.194    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.124    28.318 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.537    29.855    memory/read_data[10]
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    29.979 r  memory/register[1][10]_i_2/O
                         net (fo=1, routed)           0.910    30.889    ifetch/register_reg[1][10]
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    31.013 r  ifetch/register[1][10]_i_1/O
                         net (fo=31, routed)          2.146    33.159    idecode/register_reg[1][31]_0[10]
    SLICE_X28Y68         FDRE                                         r  idecode/register_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.508    42.523    idecode/clk_out1
    SLICE_X28Y68         FDRE                                         r  idecode/register_reg[5][10]/C
                         clock pessimism              0.410    42.934    
                         clock uncertainty           -0.163    42.771    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)       -0.067    42.704    idecode/register_reg[5][10]
  -------------------------------------------------------------------
                         required time                         42.704    
                         arrival time                         -33.159    
  -------------------------------------------------------------------
                         slack                                  9.545    

Slack (MET) :             9.560ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[8][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        9.048ns  (logic 2.826ns (31.233%)  route 6.222ns (68.767%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 42.523 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.635    28.194    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.124    28.318 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.537    29.855    memory/read_data[10]
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    29.979 r  memory/register[1][10]_i_2/O
                         net (fo=1, routed)           0.910    30.889    ifetch/register_reg[1][10]
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    31.013 r  ifetch/register[1][10]_i_1/O
                         net (fo=31, routed)          2.140    33.153    idecode/register_reg[1][31]_0[10]
    SLICE_X29Y68         FDRE                                         r  idecode/register_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.508    42.523    idecode/clk_out1
    SLICE_X29Y68         FDRE                                         r  idecode/register_reg[8][10]/C
                         clock pessimism              0.410    42.934    
                         clock uncertainty           -0.163    42.771    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)       -0.058    42.713    idecode/register_reg[8][10]
  -------------------------------------------------------------------
                         required time                         42.713    
                         arrival time                         -33.153    
  -------------------------------------------------------------------
                         slack                                  9.560    

Slack (MET) :             9.583ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[9][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        9.015ns  (logic 2.826ns (31.347%)  route 6.189ns (68.652%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 42.522 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.635    28.194    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.124    28.318 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.537    29.855    memory/read_data[10]
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    29.979 r  memory/register[1][10]_i_2/O
                         net (fo=1, routed)           0.910    30.889    ifetch/register_reg[1][10]
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    31.013 r  ifetch/register[1][10]_i_1/O
                         net (fo=31, routed)          2.107    33.120    idecode/register_reg[1][31]_0[10]
    SLICE_X29Y70         FDRE                                         r  idecode/register_reg[9][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.507    42.522    idecode/clk_out1
    SLICE_X29Y70         FDRE                                         r  idecode/register_reg[9][10]/C
                         clock pessimism              0.410    42.933    
                         clock uncertainty           -0.163    42.770    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.067    42.703    idecode/register_reg[9][10]
  -------------------------------------------------------------------
                         required time                         42.703    
                         arrival time                         -33.120    
  -------------------------------------------------------------------
                         slack                                  9.583    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        8.807ns  (logic 2.852ns (32.382%)  route 5.955ns (67.618%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 42.521 - 45.455 ) 
    Source Clock Delay      (SCD):    1.372ns = ( 24.099 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.742    24.099    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    26.553 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.288    27.841    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_1[4]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.965 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.338    29.303    memory/read_data[9]
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.124    29.427 r  memory/register[1][9]_i_2/O
                         net (fo=1, routed)           0.978    30.404    ifetch/register_reg[1][9]
    SLICE_X50Y64         LUT3 (Prop_lut3_I2_O)        0.150    30.554 r  ifetch/register[1][9]_i_1/O
                         net (fo=31, routed)          2.352    32.906    idecode/register_reg[1][31]_0[9]
    SLICE_X31Y69         FDRE                                         r  idecode/register_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.506    42.521    idecode/clk_out1
    SLICE_X31Y69         FDRE                                         r  idecode/register_reg[11][9]/C
                         clock pessimism              0.410    42.932    
                         clock uncertainty           -0.163    42.769    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)       -0.271    42.498    idecode/register_reg[11][9]
  -------------------------------------------------------------------
                         required time                         42.498    
                         arrival time                         -32.906    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.716ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        8.882ns  (logic 2.826ns (31.817%)  route 6.056ns (68.183%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 42.522 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.635    28.194    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.124    28.318 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.537    29.855    memory/read_data[10]
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    29.979 r  memory/register[1][10]_i_2/O
                         net (fo=1, routed)           0.910    30.889    ifetch/register_reg[1][10]
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    31.013 r  ifetch/register[1][10]_i_1/O
                         net (fo=31, routed)          1.974    32.987    idecode/register_reg[1][31]_0[10]
    SLICE_X28Y69         FDRE                                         r  idecode/register_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.507    42.522    idecode/clk_out1
    SLICE_X28Y69         FDRE                                         r  idecode/register_reg[14][10]/C
                         clock pessimism              0.410    42.933    
                         clock uncertainty           -0.163    42.770    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)       -0.067    42.703    idecode/register_reg[14][10]
  -------------------------------------------------------------------
                         required time                         42.703    
                         arrival time                         -32.987    
  -------------------------------------------------------------------
                         slack                                  9.716    

Slack (MET) :             9.734ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[21][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        8.670ns  (logic 2.856ns (32.942%)  route 5.814ns (67.058%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 42.531 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.450    28.009    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[0]
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.133 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.294    29.428    memory/read_data[5]
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.124    29.552 r  memory/register[1][5]_i_2/O
                         net (fo=1, routed)           1.126    30.678    ifetch/register_reg[1][5]
    SLICE_X47Y63         LUT3 (Prop_lut3_I2_O)        0.154    30.832 r  ifetch/register[1][5]_i_1/O
                         net (fo=31, routed)          1.943    32.775    idecode/register_reg[1][31]_0[5]
    SLICE_X29Y60         FDRE                                         r  idecode/register_reg[21][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.516    42.531    idecode/clk_out1
    SLICE_X29Y60         FDRE                                         r  idecode/register_reg[21][5]/C
                         clock pessimism              0.410    42.942    
                         clock uncertainty           -0.163    42.779    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)       -0.270    42.509    idecode/register_reg[21][5]
  -------------------------------------------------------------------
                         required time                         42.509    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.734    

Slack (MET) :             9.875ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        8.529ns  (logic 2.856ns (33.486%)  route 5.673ns (66.514%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 42.531 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.450    28.009    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[0]
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.133 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.294    29.428    memory/read_data[5]
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.124    29.552 r  memory/register[1][5]_i_2/O
                         net (fo=1, routed)           1.126    30.678    ifetch/register_reg[1][5]
    SLICE_X47Y63         LUT3 (Prop_lut3_I2_O)        0.154    30.832 r  ifetch/register[1][5]_i_1/O
                         net (fo=31, routed)          1.802    32.634    idecode/register_reg[1][31]_0[5]
    SLICE_X29Y59         FDRE                                         r  idecode/register_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.516    42.531    idecode/clk_out1
    SLICE_X29Y59         FDRE                                         r  idecode/register_reg[16][5]/C
                         clock pessimism              0.410    42.942    
                         clock uncertainty           -0.163    42.779    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)       -0.270    42.509    idecode/register_reg[16][5]
  -------------------------------------------------------------------
                         required time                         42.509    
                         arrival time                         -32.634    
  -------------------------------------------------------------------
                         slack                                  9.875    

Slack (MET) :             9.879ns  (required time - arrival time)
  Source:                 memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            idecode/register_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.727ns  (clk_out1_cpuclk rise@45.455ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        8.722ns  (logic 2.826ns (32.401%)  route 5.896ns (67.599%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 42.525 - 45.455 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 24.105 - 22.727 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    23.960    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    16.892 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    18.602    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.287    20.985    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    21.109 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.152    22.261    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    22.357 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748    24.105    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    26.559 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.635    28.194    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_0[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.124    28.318 r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.537    29.855    memory/read_data[10]
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    29.979 r  memory/register[1][10]_i_2/O
                         net (fo=1, routed)           0.910    30.889    ifetch/register_reg[1][10]
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    31.013 r  ifetch/register[1][10]_i_1/O
                         net (fo=31, routed)          1.814    32.827    idecode/register_reg[1][31]_0[10]
    SLICE_X28Y67         FDRE                                         r  idecode/register_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     45.455    45.455 r  
    Y18                  IBUF                         0.000    45.455 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    46.616    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    39.294 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    40.924    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.015 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.510    42.525    idecode/clk_out1
    SLICE_X28Y67         FDRE                                         r  idecode/register_reg[7][10]/C
                         clock pessimism              0.410    42.936    
                         clock uncertainty           -0.163    42.773    
    SLICE_X28Y67         FDRE (Setup_fdre_C_D)       -0.067    42.706    idecode/register_reg[7][10]
  -------------------------------------------------------------------
                         required time                         42.706    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                  9.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 execute/ALU_Result_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        2.396ns  (logic 0.212ns (8.849%)  route 2.184ns (91.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 23.214 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 21.874 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    21.874    execute/clk_out1
    SLICE_X58Y60         FDRE                                         r  execute/ALU_Result_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.167    22.041 r  execute/ALU_Result_reg[13]/Q
                         net (fo=3, routed)           1.103    23.145    execute/Q[13]
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.045    23.190 r  execute/ram_i_5/O
                         net (fo=15, routed)          1.080    24.270    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.106    21.721    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.056    21.777 r  memory/ram_i_1/O
                         net (fo=1, routed)           0.534    22.311    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    22.340 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.874    23.214    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698    23.912    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.095    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.095    
                         arrival time                          24.270    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 execute/ALU_Result_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        2.394ns  (logic 0.191ns (7.979%)  route 2.203ns (92.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 23.204 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 21.875 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.563    21.875    execute/clk_out1
    SLICE_X64Y62         FDRE                                         r  execute/ALU_Result_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.146    22.021 r  execute/ALU_Result_reg[7]/Q
                         net (fo=4, routed)           1.117    23.139    execute/Q[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.045    23.184 r  execute/ram_i_11/O
                         net (fo=15, routed)          1.085    24.269    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y29         RAMB18E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.106    21.721    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.056    21.777 r  memory/ram_i_1/O
                         net (fo=1, routed)           0.534    22.311    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    22.340 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.864    23.204    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.698    23.902    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.085    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -24.085    
                         arrival time                          24.269    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 execute/ALU_Result_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        2.396ns  (logic 0.212ns (8.849%)  route 2.184ns (91.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 23.204 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 21.874 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    21.874    execute/clk_out1
    SLICE_X58Y60         FDRE                                         r  execute/ALU_Result_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.167    22.041 r  execute/ALU_Result_reg[13]/Q
                         net (fo=3, routed)           1.103    23.145    execute/Q[13]
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.045    23.190 r  execute/ram_i_5/O
                         net (fo=15, routed)          1.080    24.270    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y29         RAMB18E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.106    21.721    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.056    21.777 r  memory/ram_i_1/O
                         net (fo=1, routed)           0.534    22.311    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    22.340 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.864    23.204    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.698    23.902    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.085    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -24.085    
                         arrival time                          24.270    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            ifetch/opcplus4_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.912%)  route 0.135ns (48.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 21.444 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 21.872 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.560    21.872    ifetch/clk_out1
    SLICE_X47Y65         FDRE                                         r  ifetch/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.146    22.018 r  ifetch/PC_reg[1]/Q
                         net (fo=3, routed)           0.135    22.154    ifetch/pc_plus_4[1]
    SLICE_X47Y64         FDRE                                         r  ifetch/opcplus4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.830    21.444    ifetch/clk_out1
    SLICE_X47Y64         FDRE                                         r  ifetch/opcplus4_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.443    21.887    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.073    21.960    ifetch/opcplus4_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.960    
                         arrival time                          22.154    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            ifetch/opcplus4_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.627%)  route 0.154ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 21.444 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 21.872 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.560    21.872    ifetch/clk_out1
    SLICE_X47Y65         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.146    22.018 r  ifetch/PC_reg[0]/Q
                         net (fo=2, routed)           0.154    22.173    ifetch/D[0]
    SLICE_X47Y64         FDRE                                         r  ifetch/opcplus4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.830    21.444    ifetch/clk_out1
    SLICE_X47Y64         FDRE                                         r  ifetch/opcplus4_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.443    21.887    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.077    21.964    ifetch/opcplus4_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.964    
                         arrival time                          22.173    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 execute/ALU_Result_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        2.428ns  (logic 0.191ns (7.866%)  route 2.237ns (92.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 23.214 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 21.875 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.563    21.875    execute/clk_out1
    SLICE_X64Y62         FDRE                                         r  execute/ALU_Result_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.146    22.021 r  execute/ALU_Result_reg[7]/Q
                         net (fo=4, routed)           1.117    23.139    execute/Q[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.045    23.184 r  execute/ram_i_11/O
                         net (fo=15, routed)          1.120    24.304    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.106    21.721    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.056    21.777 r  memory/ram_i_1/O
                         net (fo=1, routed)           0.534    22.311    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    22.340 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.874    23.214    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698    23.912    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.095    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.095    
                         arrival time                          24.304    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 execute/ALU_Result_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        2.471ns  (logic 0.212ns (8.579%)  route 2.259ns (91.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 23.242 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 21.874 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    21.874    execute/clk_out1
    SLICE_X58Y60         FDRE                                         r  execute/ALU_Result_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.167    22.041 r  execute/ALU_Result_reg[13]/Q
                         net (fo=3, routed)           1.103    23.145    execute/Q[13]
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.045    23.190 r  execute/ram_i_5/O
                         net (fo=15, routed)          1.156    24.346    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.106    21.721    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.056    21.777 r  memory/ram_i_1/O
                         net (fo=1, routed)           0.534    22.311    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    22.340 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.902    23.242    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698    23.940    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.123    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.123    
                         arrival time                          24.346    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 execute/ALU_Result_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        2.464ns  (logic 0.191ns (7.750%)  route 2.273ns (92.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 23.235 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 21.875 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.563    21.875    execute/clk_out1
    SLICE_X64Y62         FDRE                                         r  execute/ALU_Result_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.146    22.021 r  execute/ALU_Result_reg[7]/Q
                         net (fo=4, routed)           1.117    23.139    execute/Q[7]
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.045    23.184 r  execute/ram_i_11/O
                         net (fo=15, routed)          1.156    24.340    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y15         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.106    21.721    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.056    21.777 r  memory/ram_i_1/O
                         net (fo=1, routed)           0.534    22.311    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    22.340 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.895    23.235    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698    23.933    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.116    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.116    
                         arrival time                          24.340    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            ifetch/PC_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.655%)  route 0.140ns (42.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 21.445 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 21.873 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.561    21.873    ifetch/clk_out1
    SLICE_X49Y62         FDRE                                         r  ifetch/PC_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.146    22.019 r  ifetch/PC_reg[2]/Q
                         net (fo=6, routed)           0.140    22.160    control/rom_adr[0]
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.045    22.205 r  control/PC[2]_i_1/O
                         net (fo=1, routed)           0.000    22.205    ifetch/PC_reg[2]_1[0]
    SLICE_X49Y62         FDRE                                         r  ifetch/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.831    21.445    ifetch/clk_out1
    SLICE_X49Y62         FDRE                                         r  ifetch/PC_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.428    21.873    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.099    21.972    ifetch/PC_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.972    
                         arrival time                          22.205    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 execute/ALU_Result_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@22.727ns - clk_out1_cpuclk fall@22.727ns)
  Data Path Delay:        2.469ns  (logic 0.212ns (8.586%)  route 2.257ns (91.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 23.225 - 22.727 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 21.874 - 22.727 ) 
    Clock Pessimism Removal (CPR):    -0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    23.167    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    20.792 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    21.287    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.313 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    21.874    execute/clk_out1
    SLICE_X58Y60         FDRE                                         r  execute/ALU_Result_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.167    22.041 r  execute/ALU_Result_reg[13]/Q
                         net (fo=3, routed)           1.103    23.145    execute/Q[13]
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.045    23.190 r  execute/ram_i_5/O
                         net (fo=15, routed)          1.154    24.343    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     22.727    22.727 f  
    Y18                  IBUF                         0.000    22.727 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    23.207    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    20.046 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    20.586    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.615 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.106    21.721    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.056    21.777 r  memory/ram_i_1/O
                         net (fo=1, routed)           0.534    22.311    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    22.340 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.885    23.225    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.698    23.923    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.106    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.106    
                         arrival time                          24.343    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 22.727 }
Period(ns):         45.455
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         45.455      42.879     RAMB18_X1Y28     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         45.455      42.879     RAMB18_X1Y28     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         45.455      42.879     RAMB36_X1Y9      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         45.455      42.879     RAMB36_X1Y9      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         45.455      42.879     RAMB36_X1Y3      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         45.455      42.879     RAMB36_X1Y3      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         45.455      42.879     RAMB36_X1Y4      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         45.455      42.879     RAMB36_X1Y4      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         45.455      42.879     RAMB36_X2Y4      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         45.455      42.879     RAMB36_X2Y4      ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       45.455      167.905    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y65     control/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y65     control/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.727      22.227     SLICE_X62Y47     ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y65     control/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y65     control/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         22.727      22.227     SLICE_X57Y66     control/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.053ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.377ns (24.857%)  route 4.163ns (75.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.377     2.150    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.274 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.845     3.119    uartpg/inst/upg_inst/s_axi_wdata
    SLICE_X59Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    97.053    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.507    97.560    
                         clock uncertainty           -0.183    97.377    
    SLICE_X59Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.172    uartpg/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         97.172    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 94.053    

Slack (MET) :             94.053ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.377ns (24.857%)  route 4.163ns (75.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.377     2.150    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.274 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.845     3.119    uartpg/inst/upg_inst/s_axi_wdata
    SLICE_X59Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    97.053    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.507    97.560    
                         clock uncertainty           -0.183    97.377    
    SLICE_X59Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.172    uartpg/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         97.172    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 94.053    

Slack (MET) :             94.055ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.373ns (25.752%)  route 3.959ns (74.248%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 97.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.507     2.280    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X55Y74         LUT4 (Prop_lut4_I0_O)        0.120     2.400 r  uartpg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.510     2.911    uartpg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.489    97.050    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.507    97.557    
                         clock uncertainty           -0.183    97.374    
    SLICE_X59Y74         FDCE (Setup_fdce_C_CE)      -0.408    96.966    uartpg/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         96.966    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 94.055    

Slack (MET) :             94.055ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.373ns (25.752%)  route 3.959ns (74.248%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 97.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.507     2.280    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X55Y74         LUT4 (Prop_lut4_I0_O)        0.120     2.400 r  uartpg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.510     2.911    uartpg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.489    97.050    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.507    97.557    
                         clock uncertainty           -0.183    97.374    
    SLICE_X59Y74         FDCE (Setup_fdce_C_CE)      -0.408    96.966    uartpg/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         96.966    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 94.055    

Slack (MET) :             94.055ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.373ns (25.752%)  route 3.959ns (74.248%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 97.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.507     2.280    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X55Y74         LUT4 (Prop_lut4_I0_O)        0.120     2.400 r  uartpg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.510     2.911    uartpg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.489    97.050    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.507    97.557    
                         clock uncertainty           -0.183    97.374    
    SLICE_X59Y74         FDCE (Setup_fdce_C_CE)      -0.408    96.966    uartpg/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         96.966    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 94.055    

Slack (MET) :             94.055ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.373ns (25.752%)  route 3.959ns (74.248%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 97.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.507     2.280    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X55Y74         LUT4 (Prop_lut4_I0_O)        0.120     2.400 r  uartpg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.510     2.911    uartpg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.489    97.050    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.507    97.557    
                         clock uncertainty           -0.183    97.374    
    SLICE_X59Y74         FDCE (Setup_fdce_C_CE)      -0.408    96.966    uartpg/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         96.966    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 94.055    

Slack (MET) :             94.089ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.377ns (24.857%)  route 4.163ns (75.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.377     2.150    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.274 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.845     3.119    uartpg/inst/upg_inst/s_axi_wdata
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    97.053    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.507    97.560    
                         clock uncertainty           -0.183    97.377    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.169    97.208    uartpg/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         97.208    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 94.089    

Slack (MET) :             94.089ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.377ns (24.857%)  route 4.163ns (75.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.377     2.150    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.274 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.845     3.119    uartpg/inst/upg_inst/s_axi_wdata
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    97.053    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.507    97.560    
                         clock uncertainty           -0.183    97.377    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.169    97.208    uartpg/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         97.208    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 94.089    

Slack (MET) :             94.089ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.377ns (24.857%)  route 4.163ns (75.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.943 f  uartpg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.911    -1.032    uartpg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.324    -0.708 f  uartpg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.206     0.498    uartpg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.825 f  uartpg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.824     1.649    uartpg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.773 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.377     2.150    uartpg/inst/upg_inst/uart_wen5_out
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.274 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.845     3.119    uartpg/inst/upg_inst/s_axi_wdata
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    97.053    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.507    97.560    
                         clock uncertainty           -0.183    97.377    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.169    97.208    uartpg/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         97.208    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 94.089    

Slack (MET) :             94.095ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.319ns (22.813%)  route 4.463ns (77.187%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608    -2.421    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.419    -2.002 f  uartpg/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.893    -0.109    uartpg/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X64Y74         LUT5 (Prop_lut5_I4_O)        0.325     0.216 f  uartpg/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.818     1.034    uartpg/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.327     1.361 r  uartpg/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.825     2.186    uartpg/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.124     2.310 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.927     3.237    uartpg/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124     3.361 r  uartpg/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     3.361    uartpg/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    97.053    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.507    97.560    
                         clock uncertainty           -0.183    97.377    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.079    97.456    uartpg/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         97.456    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 94.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.863    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.140    -0.582    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y72         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -1.293    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y72         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.464    -0.829    
    SLICE_X56Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.646    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    -0.866    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y74         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.659    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X52Y74         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -1.297    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y74         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.431    -0.866    
    SLICE_X52Y74         FDRE (Hold_fdre_C_D)         0.075    -0.791    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.863    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.140    -0.582    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X56Y72         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -1.293    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y72         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.464    -0.829    
    SLICE_X56Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.714    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.947%)  route 0.141ns (50.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.863    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.141    -0.580    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X56Y72         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -1.293    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y72         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism              0.464    -0.829    
    SLICE_X56Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.720    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.863    uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y72         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.605    uartpg/inst/upg_inst/s_axi_rdata[4]
    SLICE_X57Y72         FDRE                                         r  uartpg/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -1.293    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  uartpg/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism              0.464    -0.829    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.070    -0.759    uartpg/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.700%)  route 0.168ns (54.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.861    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  uartpg/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.168    -0.552    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X56Y71         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -1.292    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.464    -0.828    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.711    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.863    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.081    -0.641    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/in[4]
    SLICE_X52Y72         LUT5 (Prop_lut5_I1_O)        0.045    -0.596 r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[6].fifo_din[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.596    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_8_out
    SLICE_X52Y72         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -1.294    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                         clock pessimism              0.444    -0.850    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.092    -0.758    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.863    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  uartpg/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.554    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X56Y71         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -1.292    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.464    -0.828    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.720    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/msg_indx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.723 r  uartpg/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          0.123    -0.600    uartpg/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X58Y74         LUT5 (Prop_lut5_I4_O)        0.048    -0.552 r  uartpg/inst/upg_inst/msg_indx[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.552    uartpg/inst/upg_inst/p_0_in__0[4]
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -1.294    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uartpg/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.443    -0.851    
    SLICE_X58Y74         FDCE (Hold_fdce_C_D)         0.131    -0.720    uartpg/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.861    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  uartpg/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  uartpg/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.169    -0.551    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X56Y71         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -1.292    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.464    -0.828    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.719    uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y76     uartpg/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y77     uartpg/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y77     uartpg/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y75     uartpg/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y75     uartpg/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X55Y75     uartpg/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X56Y74     uartpg/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y74     uartpg/inst/upg_inst/msg_indx_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y71     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y71     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y71     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y71     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    cpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.523ns  (logic 0.642ns (11.623%)  route 4.881ns (88.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.344ns = ( 204.890 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.641   199.736    execute/upg_done_o
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.124   199.860 r  execute/ram_i_8/O
                         net (fo=15, routed)          3.241   203.101    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.559   204.890    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.215    
                         clock uncertainty           -0.303   204.912    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   204.346    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.346    
                         arrival time                        -203.101    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.428ns  (logic 0.642ns (11.828%)  route 4.786ns (88.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 204.880 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.568   199.664    execute/upg_done_o
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124   199.788 r  execute/ram_i_13/O
                         net (fo=15, routed)          3.218   203.005    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y14         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.549   204.880    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.205    
                         clock uncertainty           -0.303   204.902    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   204.336    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.336    
                         arrival time                        -203.005    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.425ns  (logic 0.642ns (11.834%)  route 4.783ns (88.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 204.894 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.568   199.664    execute/upg_done_o
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124   199.788 r  execute/ram_i_13/O
                         net (fo=15, routed)          3.215   203.002    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.563   204.894    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.219    
                         clock uncertainty           -0.303   204.916    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   204.350    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.350    
                         arrival time                        -203.002    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.417ns  (logic 0.642ns (11.851%)  route 4.775ns (88.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.344ns = ( 204.890 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.568   199.664    execute/upg_done_o
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124   199.788 r  execute/ram_i_13/O
                         net (fo=15, routed)          3.207   202.994    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.559   204.890    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.215    
                         clock uncertainty           -0.303   204.912    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   204.346    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.346    
                         arrival time                        -202.994    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.391ns  (logic 0.642ns (11.908%)  route 4.749ns (88.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.339ns = ( 204.885 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.290   199.385    execute/upg_done_o
    SLICE_X60Y66         LUT4 (Prop_lut4_I2_O)        0.124   199.509 r  execute/ram_i_9/O
                         net (fo=15, routed)          3.459   202.968    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.554   204.885    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.210    
                         clock uncertainty           -0.303   204.907    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   204.341    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.341    
                         arrival time                        -202.968    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.361ns  (logic 0.642ns (11.975%)  route 4.719ns (88.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.339ns = ( 204.885 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.568   199.664    execute/upg_done_o
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124   199.788 r  execute/ram_i_13/O
                         net (fo=15, routed)          3.151   202.938    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.554   204.885    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.210    
                         clock uncertainty           -0.303   204.907    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   204.341    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.341    
                         arrival time                        -202.938    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.337ns  (logic 0.642ns (12.029%)  route 4.695ns (87.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.339ns = ( 204.885 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.641   199.736    execute/upg_done_o
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.124   199.860 r  execute/ram_i_8/O
                         net (fo=15, routed)          3.054   202.914    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.554   204.885    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.210    
                         clock uncertainty           -0.303   204.907    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   204.341    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.341    
                         arrival time                        -202.914    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.312ns  (logic 0.642ns (12.085%)  route 4.670ns (87.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 204.880 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.687   199.782    execute/upg_done_o
    SLICE_X63Y68         LUT4 (Prop_lut4_I2_O)        0.124   199.906 r  execute/ram_i_15/O
                         net (fo=15, routed)          2.983   202.889    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y14         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.549   204.880    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.205    
                         clock uncertainty           -0.303   204.902    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   204.336    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.336    
                         arrival time                        -202.889    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.320ns  (logic 0.642ns (12.067%)  route 4.678ns (87.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 204.894 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.293   199.388    execute/upg_done_o
    SLICE_X60Y66         LUT4 (Prop_lut4_I2_O)        0.124   199.512 r  execute/ram_i_11/O
                         net (fo=15, routed)          3.385   202.897    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y11         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.563   204.894    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.219    
                         clock uncertainty           -0.303   204.916    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   204.350    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.350    
                         arrival time                        -202.897    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_cpuclk fall@204.545ns - clk_out2_cpuclk rise@200.000ns)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.930%)  route 4.739ns (88.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.410ns = ( 204.956 - 204.545 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 197.577 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    200.000   200.000 r  
    Y18                  IBUF                         0.000   200.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233   201.233    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   194.164 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   195.875    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   195.971 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.606   197.577    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.518   198.095 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.641   199.736    execute/upg_done_o
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.124   199.860 r  execute/ram_i_8/O
                         net (fo=15, routed)          3.099   202.958    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    204.545   204.545 f  
    Y18                  IBUF                         0.000   204.545 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   205.707    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   198.385 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   200.015    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.106 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        2.033   202.139    memory/clk_out1
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.100   202.239 r  memory/ram_i_1/O
                         net (fo=1, routed)           1.001   203.240    memory/ram_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   203.331 r  memory/ram_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.625   204.956    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325   205.281    
                         clock uncertainty           -0.303   204.978    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   204.412    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        204.412    
                         arrival time                        -202.958    
  -------------------------------------------------------------------
                         slack                                  1.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.211ns (7.356%)  route 2.657ns (92.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.552    -0.148    ifetch/upg_done_o
    SLICE_X60Y66         LUT4 (Prop_lut4_I2_O)        0.047    -0.101 r  ifetch/instmem_i_9/O
                         net (fo=15, routed)          2.105     2.005    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.870     0.569    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.315    
                         clock uncertainty            0.303     1.618    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.110     1.728    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.212ns (7.305%)  route 2.690ns (92.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.649    -0.051    ifetch/upg_done_o
    SLICE_X58Y67         LUT4 (Prop_lut4_I2_O)        0.048    -0.003 r  ifetch/instmem_i_10/O
                         net (fo=15, routed)          2.042     2.038    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.870     0.569    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.315    
                         clock uncertainty            0.303     1.618    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.117     1.735    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.210ns (7.035%)  route 2.775ns (92.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.648ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.553    -0.147    ifetch/upg_done_o
    SLICE_X60Y66         LUT4 (Prop_lut4_I2_O)        0.046    -0.101 r  ifetch/instmem_i_11/O
                         net (fo=15, routed)          2.222     2.121    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.949     0.648    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.394    
                         clock uncertainty            0.303     1.697    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.117     1.814    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.206ns (7.017%)  route 2.730ns (92.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.474    -0.226    ifetch/upg_done_o
    SLICE_X53Y65         LUT4 (Prop_lut4_I2_O)        0.042    -0.184 r  ifetch/instmem_i_16/O
                         net (fo=15, routed)          2.256     2.072    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y10         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.879     0.578    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.324    
                         clock uncertainty            0.303     1.627    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.121     1.748    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.207ns (6.876%)  route 2.803ns (93.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.648ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.502    -0.198    ifetch/upg_done_o
    SLICE_X56Y68         LUT4 (Prop_lut4_I2_O)        0.043    -0.155 r  ifetch/instmem_i_7/O
                         net (fo=15, routed)          2.301     2.147    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y8          RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.949     0.648    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.394    
                         clock uncertainty            0.303     1.697    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.117     1.814    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.206ns (7.014%)  route 2.731ns (92.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.474    -0.226    ifetch/upg_done_o
    SLICE_X53Y65         LUT4 (Prop_lut4_I2_O)        0.042    -0.184 r  ifetch/instmem_i_16/O
                         net (fo=15, routed)          2.257     2.073    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.870     0.569    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.315    
                         clock uncertainty            0.303     1.618    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.121     1.739    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.212ns (7.038%)  route 2.800ns (92.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.648ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.649    -0.051    ifetch/upg_done_o
    SLICE_X58Y67         LUT4 (Prop_lut4_I2_O)        0.048    -0.003 r  ifetch/instmem_i_10/O
                         net (fo=15, routed)          2.152     2.148    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y8          RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.949     0.648    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.394    
                         clock uncertainty            0.303     1.697    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.117     1.814    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.212ns (7.240%)  route 2.716ns (92.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.686    -0.013    ifetch/upg_done_o
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.048     0.035 r  ifetch/instmem_i_13/O
                         net (fo=15, routed)          2.030     2.064    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.870     0.569    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.315    
                         clock uncertainty            0.303     1.618    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.110     1.728    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.209ns (6.969%)  route 2.790ns (93.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.403    -0.297    ifetch/upg_done_o
    SLICE_X53Y70         LUT4 (Prop_lut4_I2_O)        0.045    -0.252 r  ifetch/instmem_i_3/O
                         net (fo=8, routed)           2.387     2.135    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X1Y28         RAMB18E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.864     0.563    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.746     1.309    
                         clock uncertainty            0.303     1.612    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.795    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 uartpg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@22.727ns period=45.455ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.210ns (7.103%)  route 2.747ns (92.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    uartpg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.864    uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  uartpg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.700 r  uartpg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.557    -0.143    ifetch/upg_done_o
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.046    -0.097 r  ifetch/instmem_i_6/O
                         net (fo=15, routed)          2.190     2.093    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.098    -1.014    ROM/CLK
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.055    -0.959 r  ROM/instmem_i_1/O
                         net (fo=1, routed)           0.551    -0.408    ROM/instmem_i_1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.301 r  ROM/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.870     0.569    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     1.315    
                         clock uncertainty            0.303     1.618    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.117     1.735    ROM/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.357    





