tst r0, #0 
mvnne r0, r1 
add r2, r3, r0 
add r3, r2, r3 
add r3, r3, r3, lsr #31 
