{"files":[{"patch":"@@ -16512,1 +16512,1 @@\n-                      fnoreg, fnoreg, pnoreg, pnoreg, StrIntrinsicNode::UU);\n+                      fnoreg, fnoreg, fnoreg, pnoreg, pnoreg, StrIntrinsicNode::UU);\n@@ -16529,1 +16529,1 @@\n-                      fnoreg, fnoreg, pnoreg, pnoreg, StrIntrinsicNode::LL);\n+                      fnoreg, fnoreg, fnoreg, pnoreg, pnoreg, StrIntrinsicNode::LL);\n@@ -16536,1 +16536,1 @@\n-                        vRegD_V0 vtmp1, vRegD_V1 vtmp2, rFlagsReg cr)\n+                        vRegD_V0 vtmp1, vRegD_V1 vtmp2, vRegD_V2 vtmp3, rFlagsReg cr)\n@@ -16540,1 +16540,1 @@\n-  effect(KILL tmp1, KILL tmp2, KILL vtmp1, KILL vtmp2,\n+  effect(KILL tmp1, KILL tmp2, KILL vtmp1, KILL vtmp2, KILL vtmp3,\n@@ -16543,1 +16543,1 @@\n-  format %{ \"String Compare $str1,$cnt1,$str2,$cnt2 -> $result   # KILL $tmp1, $tmp2, $vtmp1, $vtmp2\" %}\n+  format %{ \"String Compare $str1,$cnt1,$str2,$cnt2 -> $result   # KILL $tmp1, $tmp2, $vtmp1, $vtmp2, $vtmp3\" %}\n@@ -16548,1 +16548,1 @@\n-                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister,\n+                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister, $vtmp3$$FloatRegister,\n@@ -16556,1 +16556,1 @@\n-                        vRegD_V0 vtmp1, vRegD_V1 vtmp2, rFlagsReg cr)\n+                        vRegD_V0 vtmp1, vRegD_V1 vtmp2, vRegD_V2 vtmp3, rFlagsReg cr)\n@@ -16560,1 +16560,1 @@\n-  effect(KILL tmp1, KILL tmp2, KILL vtmp1, KILL vtmp2,\n+  effect(KILL tmp1, KILL tmp2, KILL vtmp1, KILL vtmp2, KILL vtmp3,\n@@ -16563,1 +16563,1 @@\n-  format %{ \"String Compare $str1,$cnt1,$str2,$cnt2 -> $result   # KILL $tmp1, $tmp2, $vtmp1, $vtmp2\" %}\n+  format %{ \"String Compare $str1,$cnt1,$str2,$cnt2 -> $result   # KILL $tmp1, $tmp2, $vtmp1, $vtmp2, $vtmp3\" %}\n@@ -16568,1 +16568,1 @@\n-                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister,\n+                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister, $vtmp3$$FloatRegister,\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"},{"patch":"@@ -1810,1 +1810,1 @@\n-\/\/ Note that Z register alias the corresponding NEON register, we declare the vector operands of\n+\/\/ Note that Z registers alias the corresponding NEON registers, we declare the vector operands of\n@@ -1812,1 +1812,1 @@\n-\/\/ string_compare can be shared with all varients.\n+\/\/ string_compare can be shared with all variants.\n@@ -1831,1 +1831,1 @@\n-                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister,\n+                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister, fnoreg,\n@@ -1854,1 +1854,1 @@\n-                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister,\n+                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister, fnoreg,\n@@ -1877,1 +1877,1 @@\n-                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister,\n+                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister, fnoreg,\n@@ -1900,1 +1900,1 @@\n-                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister,\n+                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister, fnoreg,\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"},{"patch":"@@ -941,1 +941,1 @@\n-\/\/ Note that Z register alias the corresponding NEON register, we declare the vector operands of\n+\/\/ Note that Z registers alias the corresponding NEON registers, we declare the vector operands of\n@@ -943,1 +943,1 @@\n-\/\/ string_compare can be shared with all varients.\n+\/\/ string_compare can be shared with all variants.\n@@ -963,1 +963,1 @@\n-                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister,\n+                      $vtmp1$$FloatRegister, $vtmp2$$FloatRegister, fnoreg,\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -679,4 +679,2 @@\n-    FloatRegister vtmp1, FloatRegister vtmp2, PRegister pgtmp1, PRegister pgtmp2, int ae) {\n-  assert(pgtmp1->is_governing() && pgtmp2->is_governing(),\n-         \"These must be the governing predicate registers.\");\n-\n+    FloatRegister vtmp1, FloatRegister vtmp2, FloatRegister vtmp3,\n+    PRegister pgtmp1, PRegister pgtmp2, int ae) {\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp","additions":2,"deletions":4,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -35,2 +35,3 @@\n-                      FloatRegister vtmp2, PRegister pgtmp1,\n-                      PRegister pgtmp2, int ae);\n+                      FloatRegister vtmp2, FloatRegister vtmp3,\n+                      PRegister pgtmp1, PRegister pgtmp2, int ae);\n+\n","filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp","additions":3,"deletions":2,"binary":false,"changes":5,"status":"modified"},{"patch":"@@ -4711,0 +4711,5 @@\n+  \/\/ r12 = tmp3\n+  \/\/ r14 = tmp4\n+  \/\/ v0  = vtmp1\n+  \/\/ v1  = vtmp2\n+  \/\/ v2  = vtmp3\n","filename":"src\/hotspot\/cpu\/aarch64\/stubGenerator_aarch64.cpp","additions":5,"deletions":0,"binary":false,"changes":5,"status":"modified"}]}