{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 04:47:43 2021 " "Info: Processing started: Sat Jun 12 04:47:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SHIFT " "Info: Assuming node \"SHIFT\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1352 32 200 -1336 "SHIFT" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SHIFT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW " "Info: Assuming node \"SW\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74160:inst9\|9 " "Info: Detected ripple clock \"74160:inst9\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst12\|6 " "Info: Detected ripple clock \"74160:inst12\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst12\|9 " "Info: Detected ripple clock \"74160:inst12\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74160:inst9\|6 " "Info: Detected ripple clock \"74160:inst9\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74160:inst9\|49~0 " "Info: Detected gated clock \"74160:inst9\|49~0\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst9\|49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74160:inst12\|45 " "Info: Detected gated clock \"74160:inst12\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74160:inst12\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst17\|5~0 " "Info: Detected gated clock \"21mux:inst17\|5~0\" as buffer" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "21mux:inst17\|5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SHIFT register CLOCK:inst\|74160:hour1\|7 register CLOCK:inst\|74160:hour1\|7 217.58 MHz 4.596 ns Internal " "Info: Clock \"SHIFT\" has Internal fmax of 217.58 MHz between source register \"CLOCK:inst\|74160:hour1\|7\" and destination register \"CLOCK:inst\|74160:hour1\|7\" (period= 4.596 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.332 ns + Longest register register " "Info: + Longest register to register delay is 4.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:hour1\|7 1 REG LCFF_X8_Y2_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns CLOCK:inst\|inst43~2 2 COMB LCCOMB_X8_Y3_N4 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X8_Y3_N4; Fanout = 1; COMB Node = 'CLOCK:inst\|inst43~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -256 208 256 -192 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 2.619 ns CLOCK:inst\|inst43 3 COMB LCCOMB_X8_Y2_N2 4 " "Info: 3: + IC(1.063 ns) + CELL(0.206 ns) = 2.619 ns; Loc. = LCCOMB_X8_Y2_N2; Fanout = 4; COMB Node = 'CLOCK:inst\|inst43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { CLOCK:inst|inst43~2 CLOCK:inst|inst43 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -256 208 256 -192 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 3.213 ns CLOCK:inst\|74160:hour1\|50~0 4 COMB LCCOMB_X8_Y2_N4 3 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 3.213 ns; Loc. = LCCOMB_X8_Y2_N4; Fanout = 3; COMB Node = 'CLOCK:inst\|74160:hour1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.624 ns) 4.224 ns CLOCK:inst\|74160:hour1\|11 5 COMB LCCOMB_X8_Y2_N10 1 " "Info: 5: + IC(0.387 ns) + CELL(0.624 ns) = 4.224 ns; Loc. = LCCOMB_X8_Y2_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:hour1\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.332 ns CLOCK:inst\|74160:hour1\|7 6 REG LCFF_X8_Y2_N11 8 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.332 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 31.16 % ) " "Info: Total cell delay = 1.350 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.982 ns ( 68.84 % ) " "Info: Total interconnect delay = 2.982 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK:inst|74160:hour1|7 {} CLOCK:inst|inst43~2 {} CLOCK:inst|inst43 {} CLOCK:inst|74160:hour1|50~0 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.144ns 1.063ns 0.388ns 0.387ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHIFT destination 6.128 ns + Shortest register " "Info: + Shortest clock path from clock \"SHIFT\" to destination register is 6.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns SHIFT 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'SHIFT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1352 32 200 -1336 "SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.206 ns) 2.532 ns 21mux:inst17\|5~0 2 COMB LCCOMB_X4_Y3_N10 1 " "Info: 2: + IC(1.372 ns) + CELL(0.206 ns) = 2.532 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { SHIFT 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.109 ns inst19 3 COMB LCCOMB_X4_Y3_N28 1 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 3.109 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 4.620 ns inst19~clkctrl 4 COMB CLKCTRL_G2 22 " "Info: 4: + IC(1.511 ns) + CELL(0.000 ns) = 4.620 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 6.128 ns CLOCK:inst\|74160:hour1\|7 5 REG LCFF_X8_Y2_N11 8 " "Info: 5: + IC(0.842 ns) + CELL(0.666 ns) = 6.128 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.032 ns ( 33.16 % ) " "Info: Total cell delay = 2.032 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 66.84 % ) " "Info: Total interconnect delay = 4.096 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.128 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.372ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHIFT source 6.128 ns - Longest register " "Info: - Longest clock path from clock \"SHIFT\" to source register is 6.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns SHIFT 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'SHIFT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1352 32 200 -1336 "SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.206 ns) 2.532 ns 21mux:inst17\|5~0 2 COMB LCCOMB_X4_Y3_N10 1 " "Info: 2: + IC(1.372 ns) + CELL(0.206 ns) = 2.532 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { SHIFT 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.109 ns inst19 3 COMB LCCOMB_X4_Y3_N28 1 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 3.109 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 4.620 ns inst19~clkctrl 4 COMB CLKCTRL_G2 22 " "Info: 4: + IC(1.511 ns) + CELL(0.000 ns) = 4.620 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 6.128 ns CLOCK:inst\|74160:hour1\|7 5 REG LCFF_X8_Y2_N11 8 " "Info: 5: + IC(0.842 ns) + CELL(0.666 ns) = 6.128 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.032 ns ( 33.16 % ) " "Info: Total cell delay = 2.032 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 66.84 % ) " "Info: Total interconnect delay = 4.096 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.128 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.372ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.128 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.372ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK:inst|74160:hour1|7 {} CLOCK:inst|inst43~2 {} CLOCK:inst|inst43 {} CLOCK:inst|74160:hour1|50~0 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.144ns 1.063ns 0.388ns 0.387ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { SHIFT 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.128 ns" { SHIFT {} SHIFT~combout {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.372ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CLOCK:inst\|74160:hour1\|7 register CLOCK:inst\|74160:hour1\|7 188.82 MHz 5.296 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 188.82 MHz between source register \"CLOCK:inst\|74160:hour1\|7\" and destination register \"CLOCK:inst\|74160:hour1\|7\" (period= 5.296 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.332 ns + Longest register register " "Info: + Longest register to register delay is 4.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:hour1\|7 1 REG LCFF_X8_Y2_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns CLOCK:inst\|inst43~2 2 COMB LCCOMB_X8_Y3_N4 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X8_Y3_N4; Fanout = 1; COMB Node = 'CLOCK:inst\|inst43~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -256 208 256 -192 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 2.619 ns CLOCK:inst\|inst43 3 COMB LCCOMB_X8_Y2_N2 4 " "Info: 3: + IC(1.063 ns) + CELL(0.206 ns) = 2.619 ns; Loc. = LCCOMB_X8_Y2_N2; Fanout = 4; COMB Node = 'CLOCK:inst\|inst43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { CLOCK:inst|inst43~2 CLOCK:inst|inst43 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -256 208 256 -192 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 3.213 ns CLOCK:inst\|74160:hour1\|50~0 4 COMB LCCOMB_X8_Y2_N4 3 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 3.213 ns; Loc. = LCCOMB_X8_Y2_N4; Fanout = 3; COMB Node = 'CLOCK:inst\|74160:hour1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.624 ns) 4.224 ns CLOCK:inst\|74160:hour1\|11 5 COMB LCCOMB_X8_Y2_N10 1 " "Info: 5: + IC(0.387 ns) + CELL(0.624 ns) = 4.224 ns; Loc. = LCCOMB_X8_Y2_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:hour1\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.332 ns CLOCK:inst\|74160:hour1\|7 6 REG LCFF_X8_Y2_N11 8 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.332 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 31.16 % ) " "Info: Total cell delay = 1.350 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.982 ns ( 68.84 % ) " "Info: Total interconnect delay = 2.982 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK:inst|74160:hour1|7 {} CLOCK:inst|inst43~2 {} CLOCK:inst|inst43 {} CLOCK:inst|74160:hour1|50~0 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.144ns 1.063ns 0.388ns 0.387ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.700 ns - Smallest " "Info: - Smallest clock skew is -0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.259 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.248 ns 74160:inst9\|9 2 REG LCFF_X4_Y3_N13 6 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.248 ns; Loc. = LCFF_X4_Y3_N13; Fanout = 6; REG Node = '74160:inst9\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { CLK 74160:inst9|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.206 ns) 3.911 ns 74160:inst9\|49~0 3 COMB LCCOMB_X4_Y3_N24 1 " "Info: 3: + IC(0.457 ns) + CELL(0.206 ns) = 3.911 ns; Loc. = LCCOMB_X4_Y3_N24; Fanout = 1; COMB Node = '74160:inst9\|49~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { 74160:inst9|9 74160:inst9|49~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.366 ns) 4.663 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X4_Y3_N10 1 " "Info: 4: + IC(0.386 ns) + CELL(0.366 ns) = 4.663 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { 74160:inst9|49~0 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 5.240 ns inst19 5 COMB LCCOMB_X4_Y3_N28 1 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 5.240 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 6.751 ns inst19~clkctrl 6 COMB CLKCTRL_G2 22 " "Info: 6: + IC(1.511 ns) + CELL(0.000 ns) = 6.751 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 8.259 ns CLOCK:inst\|74160:hour1\|7 7 REG LCFF_X8_Y2_N11 8 " "Info: 7: + IC(0.842 ns) + CELL(0.666 ns) = 8.259 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 40.66 % ) " "Info: Total cell delay = 3.358 ns ( 40.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 59.34 % ) " "Info: Total interconnect delay = 4.901 ns ( 59.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.259 ns" { CLK 74160:inst9|9 74160:inst9|49~0 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.259 ns" { CLK {} CLK~combout {} 74160:inst9|9 {} 74160:inst9|49~0 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.334ns 0.457ns 0.386ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.959 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.248 ns 74160:inst9\|6 2 REG LCFF_X4_Y3_N17 8 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.248 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.614 ns) 4.360 ns 74160:inst12\|45 3 COMB LCCOMB_X4_Y3_N8 1 " "Info: 3: + IC(0.498 ns) + CELL(0.614 ns) = 4.360 ns; Loc. = LCCOMB_X4_Y3_N8; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { 74160:inst9|6 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 5.363 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X4_Y3_N10 1 " "Info: 4: + IC(0.379 ns) + CELL(0.624 ns) = 5.363 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { 74160:inst12|45 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 5.940 ns inst19 5 COMB LCCOMB_X4_Y3_N28 1 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 5.940 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 7.451 ns inst19~clkctrl 6 COMB CLKCTRL_G2 22 " "Info: 6: + IC(1.511 ns) + CELL(0.000 ns) = 7.451 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 8.959 ns CLOCK:inst\|74160:hour1\|7 7 REG LCFF_X8_Y2_N11 8 " "Info: 7: + IC(0.842 ns) + CELL(0.666 ns) = 8.959 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.024 ns ( 44.92 % ) " "Info: Total cell delay = 4.024 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.935 ns ( 55.08 % ) " "Info: Total interconnect delay = 4.935 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.959 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.959 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.259 ns" { CLK 74160:inst9|9 74160:inst9|49~0 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.259 ns" { CLK {} CLK~combout {} 74160:inst9|9 {} 74160:inst9|49~0 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.334ns 0.457ns 0.386ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.959 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.959 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK:inst|74160:hour1|7 {} CLOCK:inst|inst43~2 {} CLOCK:inst|inst43 {} CLOCK:inst|74160:hour1|50~0 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.144ns 1.063ns 0.388ns 0.387ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.259 ns" { CLK 74160:inst9|9 74160:inst9|49~0 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.259 ns" { CLK {} CLK~combout {} 74160:inst9|9 {} 74160:inst9|49~0 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.334ns 0.457ns 0.386ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.959 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.959 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW register CLOCK:inst\|74160:hour1\|7 register CLOCK:inst\|74160:hour1\|7 217.58 MHz 4.596 ns Internal " "Info: Clock \"SW\" has Internal fmax of 217.58 MHz between source register \"CLOCK:inst\|74160:hour1\|7\" and destination register \"CLOCK:inst\|74160:hour1\|7\" (period= 4.596 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.332 ns + Longest register register " "Info: + Longest register to register delay is 4.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:hour1\|7 1 REG LCFF_X8_Y2_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns CLOCK:inst\|inst43~2 2 COMB LCCOMB_X8_Y3_N4 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X8_Y3_N4; Fanout = 1; COMB Node = 'CLOCK:inst\|inst43~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -256 208 256 -192 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 2.619 ns CLOCK:inst\|inst43 3 COMB LCCOMB_X8_Y2_N2 4 " "Info: 3: + IC(1.063 ns) + CELL(0.206 ns) = 2.619 ns; Loc. = LCCOMB_X8_Y2_N2; Fanout = 4; COMB Node = 'CLOCK:inst\|inst43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { CLOCK:inst|inst43~2 CLOCK:inst|inst43 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "F:/数电实验/shuzishizhong/CLOCK.bdf" { { -256 208 256 -192 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 3.213 ns CLOCK:inst\|74160:hour1\|50~0 4 COMB LCCOMB_X8_Y2_N4 3 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 3.213 ns; Loc. = LCCOMB_X8_Y2_N4; Fanout = 3; COMB Node = 'CLOCK:inst\|74160:hour1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.624 ns) 4.224 ns CLOCK:inst\|74160:hour1\|11 5 COMB LCCOMB_X8_Y2_N10 1 " "Info: 5: + IC(0.387 ns) + CELL(0.624 ns) = 4.224 ns; Loc. = LCCOMB_X8_Y2_N10; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:hour1\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.332 ns CLOCK:inst\|74160:hour1\|7 6 REG LCFF_X8_Y2_N11 8 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.332 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 31.16 % ) " "Info: Total cell delay = 1.350 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.982 ns ( 68.84 % ) " "Info: Total interconnect delay = 2.982 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK:inst|74160:hour1|7 {} CLOCK:inst|inst43~2 {} CLOCK:inst|inst43 {} CLOCK:inst|74160:hour1|50~0 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.144ns 1.063ns 0.388ns 0.387ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW destination 5.716 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\" to destination register is 5.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns SW 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'SW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.366 ns) 2.697 ns inst19 2 COMB LCCOMB_X4_Y3_N28 1 " "Info: 2: + IC(1.377 ns) + CELL(0.366 ns) = 2.697 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { SW inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 4.208 ns inst19~clkctrl 3 COMB CLKCTRL_G2 22 " "Info: 3: + IC(1.511 ns) + CELL(0.000 ns) = 4.208 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.716 ns CLOCK:inst\|74160:hour1\|7 4 REG LCFF_X8_Y2_N11 8 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.716 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.986 ns ( 34.74 % ) " "Info: Total cell delay = 1.986 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.730 ns ( 65.26 % ) " "Info: Total interconnect delay = 3.730 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.716 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.377ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW source 5.716 ns - Longest register " "Info: - Longest clock path from clock \"SW\" to source register is 5.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns SW 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'SW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1232 488 656 -1216 "SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.366 ns) 2.697 ns inst19 2 COMB LCCOMB_X4_Y3_N28 1 " "Info: 2: + IC(1.377 ns) + CELL(0.366 ns) = 2.697 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { SW inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 4.208 ns inst19~clkctrl 3 COMB CLKCTRL_G2 22 " "Info: 3: + IC(1.511 ns) + CELL(0.000 ns) = 4.208 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.716 ns CLOCK:inst\|74160:hour1\|7 4 REG LCFF_X8_Y2_N11 8 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.716 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 8; REG Node = 'CLOCK:inst\|74160:hour1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.986 ns ( 34.74 % ) " "Info: Total cell delay = 1.986 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.730 ns ( 65.26 % ) " "Info: Total interconnect delay = 3.730 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.716 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.377ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.716 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.377ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { CLOCK:inst|74160:hour1|7 CLOCK:inst|inst43~2 CLOCK:inst|inst43 CLOCK:inst|74160:hour1|50~0 CLOCK:inst|74160:hour1|11 CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.332 ns" { CLOCK:inst|74160:hour1|7 {} CLOCK:inst|inst43~2 {} CLOCK:inst|inst43 {} CLOCK:inst|74160:hour1|50~0 {} CLOCK:inst|74160:hour1|11 {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 1.144ns 1.063ns 0.388ns 0.387ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { SW inst19 inst19~clkctrl CLOCK:inst|74160:hour1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.716 ns" { SW {} SW~combout {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour1|7 {} } { 0.000ns 0.000ns 1.377ns 1.511ns 0.842ns } { 0.000ns 0.954ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CLOCK:inst\|74160:min1\|7 CLOCK:inst\|74160:min1\|7 CLK 201 ps " "Info: Found hold time violation between source  pin or register \"CLOCK:inst\|74160:min1\|7\" and destination pin or register \"CLOCK:inst\|74160:min1\|7\" for clock \"CLK\" (Hold time is 201 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.700 ns + Largest " "Info: + Largest clock skew is 0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.959 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.248 ns 74160:inst9\|6 2 REG LCFF_X4_Y3_N17 8 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.248 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.614 ns) 4.360 ns 74160:inst12\|45 3 COMB LCCOMB_X4_Y3_N8 1 " "Info: 3: + IC(0.498 ns) + CELL(0.614 ns) = 4.360 ns; Loc. = LCCOMB_X4_Y3_N8; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { 74160:inst9|6 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 5.363 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X4_Y3_N10 1 " "Info: 4: + IC(0.379 ns) + CELL(0.624 ns) = 5.363 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { 74160:inst12|45 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 5.940 ns inst19 5 COMB LCCOMB_X4_Y3_N28 1 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 5.940 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 7.451 ns inst19~clkctrl 6 COMB CLKCTRL_G2 22 " "Info: 6: + IC(1.511 ns) + CELL(0.000 ns) = 7.451 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 8.959 ns CLOCK:inst\|74160:min1\|7 7 REG LCFF_X8_Y2_N9 3 " "Info: 7: + IC(0.842 ns) + CELL(0.666 ns) = 8.959 ns; Loc. = LCFF_X8_Y2_N9; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.024 ns ( 44.92 % ) " "Info: Total cell delay = 4.024 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.935 ns ( 55.08 % ) " "Info: Total interconnect delay = 4.935 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.959 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.959 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.259 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 8.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.248 ns 74160:inst9\|9 2 REG LCFF_X4_Y3_N13 6 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.248 ns; Loc. = LCFF_X4_Y3_N13; Fanout = 6; REG Node = '74160:inst9\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { CLK 74160:inst9|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.206 ns) 3.911 ns 74160:inst9\|49~0 3 COMB LCCOMB_X4_Y3_N24 1 " "Info: 3: + IC(0.457 ns) + CELL(0.206 ns) = 3.911 ns; Loc. = LCCOMB_X4_Y3_N24; Fanout = 1; COMB Node = '74160:inst9\|49~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { 74160:inst9|9 74160:inst9|49~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 720 680 744 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.366 ns) 4.663 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X4_Y3_N10 1 " "Info: 4: + IC(0.386 ns) + CELL(0.366 ns) = 4.663 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { 74160:inst9|49~0 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 5.240 ns inst19 5 COMB LCCOMB_X4_Y3_N28 1 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 5.240 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 6.751 ns inst19~clkctrl 6 COMB CLKCTRL_G2 22 " "Info: 6: + IC(1.511 ns) + CELL(0.000 ns) = 6.751 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 8.259 ns CLOCK:inst\|74160:min1\|7 7 REG LCFF_X8_Y2_N9 3 " "Info: 7: + IC(0.842 ns) + CELL(0.666 ns) = 8.259 ns; Loc. = LCFF_X8_Y2_N9; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 40.66 % ) " "Info: Total cell delay = 3.358 ns ( 40.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 59.34 % ) " "Info: Total interconnect delay = 4.901 ns ( 59.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.259 ns" { CLK 74160:inst9|9 74160:inst9|49~0 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.259 ns" { CLK {} CLK~combout {} 74160:inst9|9 {} 74160:inst9|49~0 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.334ns 0.457ns 0.386ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.959 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.959 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.259 ns" { CLK 74160:inst9|9 74160:inst9|49~0 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.259 ns" { CLK {} CLK~combout {} 74160:inst9|9 {} 74160:inst9|49~0 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.334ns 0.457ns 0.386ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:min1\|7 1 REG LCFF_X8_Y2_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N9; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns CLOCK:inst\|74160:min1\|11 2 COMB LCCOMB_X8_Y2_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y2_N8; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:min1\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { CLOCK:inst|74160:min1|7 CLOCK:inst|74160:min1|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns CLOCK:inst\|74160:min1\|7 3 REG LCFF_X8_Y2_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y2_N9; Fanout = 3; REG Node = 'CLOCK:inst\|74160:min1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:min1|11 CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { CLOCK:inst|74160:min1|7 CLOCK:inst|74160:min1|11 CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { CLOCK:inst|74160:min1|7 {} CLOCK:inst|74160:min1|11 {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.959 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.959 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.259 ns" { CLK 74160:inst9|9 74160:inst9|49~0 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.259 ns" { CLK {} CLK~combout {} 74160:inst9|9 {} 74160:inst9|49~0 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 1.334ns 0.457ns 0.386ns 0.371ns 1.511ns 0.842ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { CLOCK:inst|74160:min1|7 CLOCK:inst|74160:min1|11 CLOCK:inst|74160:min1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { CLOCK:inst|74160:min1|7 {} CLOCK:inst|74160:min1|11 {} CLOCK:inst|74160:min1|7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OB CLOCK:inst\|74160:hour0\|6 20.514 ns register " "Info: tco from clock \"CLK\" to destination pin \"OB\" through register \"CLOCK:inst\|74160:hour0\|6\" is 20.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.955 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_48 11 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1160 -72 96 -1144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.248 ns 74160:inst9\|6 2 REG LCFF_X4_Y3_N17 8 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.248 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 8; REG Node = '74160:inst9\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { CLK 74160:inst9|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.614 ns) 4.360 ns 74160:inst12\|45 3 COMB LCCOMB_X4_Y3_N8 1 " "Info: 3: + IC(0.498 ns) + CELL(0.614 ns) = 4.360 ns; Loc. = LCCOMB_X4_Y3_N8; Fanout = 1; COMB Node = '74160:inst12\|45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { 74160:inst9|6 74160:inst12|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 5.363 ns 21mux:inst17\|5~0 4 COMB LCCOMB_X4_Y3_N10 1 " "Info: 4: + IC(0.379 ns) + CELL(0.624 ns) = 5.363 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 1; COMB Node = '21mux:inst17\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { 74160:inst12|45 21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 5.940 ns inst19 5 COMB LCCOMB_X4_Y3_N28 1 " "Info: 5: + IC(0.371 ns) + CELL(0.206 ns) = 5.940 ns; Loc. = LCCOMB_X4_Y3_N28; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { 21mux:inst17|5~0 inst19 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.000 ns) 7.451 ns inst19~clkctrl 6 COMB CLKCTRL_G2 22 " "Info: 6: + IC(1.511 ns) + CELL(0.000 ns) = 7.451 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -1376 688 752 -1328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 8.955 ns CLOCK:inst\|74160:hour0\|6 7 REG LCFF_X8_Y3_N7 6 " "Info: 7: + IC(0.838 ns) + CELL(0.666 ns) = 8.955 ns; Loc. = LCFF_X8_Y3_N7; Fanout = 6; REG Node = 'CLOCK:inst\|74160:hour0\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst19~clkctrl CLOCK:inst|74160:hour0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.024 ns ( 44.94 % ) " "Info: Total cell delay = 4.024 ns ( 44.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.931 ns ( 55.06 % ) " "Info: Total interconnect delay = 4.931 ns ( 55.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.955 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour0|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.955 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour0|6 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.838ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.255 ns + Longest register pin " "Info: + Longest register to pin delay is 11.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:hour0\|6 1 REG LCFF_X8_Y3_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y3_N7; Fanout = 6; REG Node = 'CLOCK:inst\|74160:hour0\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:hour0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.624 ns) 1.789 ns 74151:inst5\|f74151:sub\|81~0 2 COMB LCCOMB_X9_Y3_N4 1 " "Info: 2: + IC(1.165 ns) + CELL(0.624 ns) = 1.789 ns; Loc. = LCCOMB_X9_Y3_N4; Fanout = 1; COMB Node = '74151:inst5\|f74151:sub\|81~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { CLOCK:inst|74160:hour0|6 74151:inst5|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 2.535 ns 74151:inst5\|f74151:sub\|81~1 3 COMB LCCOMB_X9_Y3_N30 1 " "Info: 3: + IC(0.376 ns) + CELL(0.370 ns) = 2.535 ns; Loc. = LCCOMB_X9_Y3_N30; Fanout = 1; COMB Node = '74151:inst5\|f74151:sub\|81~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { 74151:inst5|f74151:sub|81~0 74151:inst5|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.624 ns) 3.531 ns 74151:inst5\|f74151:sub\|81~3 4 COMB LCCOMB_X9_Y3_N10 7 " "Info: 4: + IC(0.372 ns) + CELL(0.624 ns) = 3.531 ns; Loc. = LCCOMB_X9_Y3_N10; Fanout = 7; COMB Node = '74151:inst5\|f74151:sub\|81~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { 74151:inst5|f74151:sub|81~1 74151:inst5|f74151:sub|81~3 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.651 ns) 6.435 ns 7447:inst8\|82~0 5 COMB LCCOMB_X20_Y1_N10 1 " "Info: 5: + IC(2.253 ns) + CELL(0.651 ns) = 6.435 ns; Loc. = LCCOMB_X20_Y1_N10; Fanout = 1; COMB Node = '7447:inst8\|82~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { 74151:inst5|f74151:sub|81~3 7447:inst8|82~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 248 680 744 288 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(3.256 ns) 11.255 ns OB 6 PIN PIN_71 0 " "Info: 6: + IC(1.564 ns) + CELL(3.256 ns) = 11.255 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'OB'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.820 ns" { 7447:inst8|82~0 OB } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "F:/数电实验/shuzishizhong/shuzishizhong.bdf" { { -944 1312 1488 -928 "OB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.525 ns ( 49.09 % ) " "Info: Total cell delay = 5.525 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.730 ns ( 50.91 % ) " "Info: Total interconnect delay = 5.730 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { CLOCK:inst|74160:hour0|6 74151:inst5|f74151:sub|81~0 74151:inst5|f74151:sub|81~1 74151:inst5|f74151:sub|81~3 7447:inst8|82~0 OB } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { CLOCK:inst|74160:hour0|6 {} 74151:inst5|f74151:sub|81~0 {} 74151:inst5|f74151:sub|81~1 {} 74151:inst5|f74151:sub|81~3 {} 7447:inst8|82~0 {} OB {} } { 0.000ns 1.165ns 0.376ns 0.372ns 2.253ns 1.564ns } { 0.000ns 0.624ns 0.370ns 0.624ns 0.651ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.955 ns" { CLK 74160:inst9|6 74160:inst12|45 21mux:inst17|5~0 inst19 inst19~clkctrl CLOCK:inst|74160:hour0|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.955 ns" { CLK {} CLK~combout {} 74160:inst9|6 {} 74160:inst12|45 {} 21mux:inst17|5~0 {} inst19 {} inst19~clkctrl {} CLOCK:inst|74160:hour0|6 {} } { 0.000ns 0.000ns 1.334ns 0.498ns 0.379ns 0.371ns 1.511ns 0.838ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { CLOCK:inst|74160:hour0|6 74151:inst5|f74151:sub|81~0 74151:inst5|f74151:sub|81~1 74151:inst5|f74151:sub|81~3 7447:inst8|82~0 OB } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { CLOCK:inst|74160:hour0|6 {} 74151:inst5|f74151:sub|81~0 {} 74151:inst5|f74151:sub|81~1 {} 74151:inst5|f74151:sub|81~3 {} 7447:inst8|82~0 {} OB {} } { 0.000ns 1.165ns 0.376ns 0.372ns 2.253ns 1.564ns } { 0.000ns 0.624ns 0.370ns 0.624ns 0.651ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 04:47:45 2021 " "Info: Processing ended: Sat Jun 12 04:47:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
