Info: Starting: Create simulation model
Info: qsys-generate C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd.qsys --simulation=VERILOG --output-directory=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd\simulation --family="Stratix V" --part=5SGSMD5K2F40I3L
Progress: Loading pcie3_ttk_rcd_15.1/pcie3_ttk_rcd.qsys
Progress: Reading input file
Progress: Adding DUT [altera_pcie_sv_hip_ast 15.1]
Progress: Parameterizing module DUT
Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 15.1]
Progress: Parameterizing module alt_xcvr_reconfig_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module master_0
Progress: Adding pcie_reconfig_driver_0 [altera_pcie_reconfig_driver 15.1]
Progress: Parameterizing module pcie_reconfig_driver_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pcie3_ttk_rcd.DUT: Family: Stratix V
Info: pcie3_ttk_rcd.DUT: Stratix V Hard IP for PCI Express v15.1
Info: pcie3_ttk_rcd.DUT: The application clock frequency (pld_clk) is 250 Mhz
Info: pcie3_ttk_rcd.DUT: 11 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: pcie3_ttk_rcd.DUT: Credit allocation in the 16 KBytes receive buffer:
Info: pcie3_ttk_rcd.DUT: Posted    : header=16  data=16
Info: pcie3_ttk_rcd.DUT: Non posted: header=16  data=0
Info: pcie3_ttk_rcd.DUT: Completion: header=195 data=781
Warning: pcie3_ttk_rcd.DUT.rx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.rx_st: Interface must have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.tx_st: Interface must have an associated reset
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 11*46 bits
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 11*70 bits
Warning: pcie3_ttk_rcd.DUT: DUT.lmi must be exported, or connected to a matching conduit.
Warning: pcie3_ttk_rcd.DUT.rx_st: DUT.rx_st does not have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: DUT.tx_st does not have an associated reset
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.rx_st but not its associated clock interface.  Export DUT.pld_clk
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.rx_st but not its associated reset interface.  Export associatedReset of DUT.rx_st
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.tx_st but not its associated clock interface.  Export the driver of DUT.pld_clk
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of DUT.tx_st
Info: pcie3_ttk_rcd: Generating pcie3_ttk_rcd "pcie3_ttk_rcd" for SIM_VERILOG
Info: DUT: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: DUT: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv
Info: DUT: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv
Info: DUT: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
Info: DUT: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv
Info: DUT: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv
Info: DUT: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv
Info: DUT: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv
Info: DUT: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv
Info: DUT: "pcie3_ttk_rcd" instantiated altera_pcie_sv_hip_ast "DUT"
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/altera_xcvr_functions.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv/sv_xcvr_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_h.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/sv_xcvr_dfe_cal_sweep_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_cal_seq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_cif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_cif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_uif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_uif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_basic_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_basic_acq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xcvr_reconfig_analog.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xcvr_reconfig_analog_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_datactrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_rmw.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_rmw.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_ctrlsm.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor/alt_xcvr_reconfig_offset_cancellation.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/ber_reader_dcfifo.v VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/ber_reader_dcfifo.v MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/step_to_mon_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/step_to_mon_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/mon_to_step_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/mon_to_step_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_cal.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_control.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_datapath.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_eye_width.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_align_clk.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_get_sum.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/alt_xcvr_reconfig_mif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif_ctrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif_avmm.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/alt_xcvr_reconfig_pll.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/sv_xcvr_reconfig_pll.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/sv_xcvr_reconfig_pll_ctrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_addr.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_ch.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_rom.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_lif_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_lif_csr.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_lif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_lif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xcvr_reconfig_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_arbiter_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/alt_arbiter_acq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/alt_xcvr_reconfig_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_m2s.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_m2s.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_wait_generate.v VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/altera_wait_generate.v MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_csr_selector.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_csr_selector.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv/sv_reconfig_bundle_to_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/alt_xcvr_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_controller.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_synchronizer.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_controller.sdc
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_slave_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_slave_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_burst_uncompressor.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_avalon_sc_fifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_arbitrator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_er.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0002_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_er.sv
Info: alt_xcvr_reconfig_0: "pcie3_ttk_rcd" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_xcvr_functions.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/sv_xcvr_h.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/alt_xcvr_resync.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/alt_xcvr_reconfig_h.sv
Warning: Overwriting different file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/plain_files.txt
Info: master_0: "pcie3_ttk_rcd" instantiated altera_jtag_avalon_master "master_0"
Info: pcie_reconfig_driver_0: "pcie3_ttk_rcd" instantiated altera_pcie_reconfig_driver "pcie_reconfig_driver_0"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/alt_xcvr_reconfig_h.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altpcie_reconfig_driver.sv
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "pcie3_ttk_rcd" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "pcie3_ttk_rcd" instantiated altera_reset_controller "rst_controller"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_reset_controller.v
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_reset_synchronizer.v
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_reset_controller.sdc
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_avalon_sc_fifo.v
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0_reconfig_mgmt_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "alt_xcvr_reconfig_0_reconfig_mgmt_translator"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_merlin_slave_translator.sv
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0_reconfig_mgmt_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "alt_xcvr_reconfig_0_reconfig_mgmt_agent"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: pcie3_ttk_rcd: Done "pcie3_ttk_rcd" with 27 modules, 264 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd\pcie3_ttk_rcd.spd --output-directory=C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd\pcie3_ttk_rcd.spd --output-directory=C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	26 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd.qsys --block-symbol-file --output-directory=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd --family="Stratix V" --part=5SGSMD5K2F40I3L
Progress: Loading pcie3_ttk_rcd_15.1/pcie3_ttk_rcd.qsys
Progress: Reading input file
Progress: Adding DUT [altera_pcie_sv_hip_ast 15.1]
Progress: Parameterizing module DUT
Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 15.1]
Progress: Parameterizing module alt_xcvr_reconfig_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module master_0
Progress: Adding pcie_reconfig_driver_0 [altera_pcie_reconfig_driver 15.1]
Progress: Parameterizing module pcie_reconfig_driver_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pcie3_ttk_rcd.DUT: Family: Stratix V
Info: pcie3_ttk_rcd.DUT: Stratix V Hard IP for PCI Express v15.1
Info: pcie3_ttk_rcd.DUT: The application clock frequency (pld_clk) is 250 Mhz
Info: pcie3_ttk_rcd.DUT: 11 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: pcie3_ttk_rcd.DUT: Credit allocation in the 16 KBytes receive buffer:
Info: pcie3_ttk_rcd.DUT: Posted    : header=16  data=16
Info: pcie3_ttk_rcd.DUT: Non posted: header=16  data=0
Info: pcie3_ttk_rcd.DUT: Completion: header=195 data=781
Warning: pcie3_ttk_rcd.DUT.rx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.rx_st: Interface must have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.tx_st: Interface must have an associated reset
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 11*46 bits
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 11*70 bits
Warning: pcie3_ttk_rcd.DUT: DUT.lmi must be exported, or connected to a matching conduit.
Warning: pcie3_ttk_rcd.DUT.rx_st: DUT.rx_st does not have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: DUT.tx_st does not have an associated reset
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.rx_st but not its associated clock interface.  Export DUT.pld_clk
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.rx_st but not its associated reset interface.  Export associatedReset of DUT.rx_st
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.tx_st but not its associated clock interface.  Export the driver of DUT.pld_clk
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of DUT.tx_st
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd.qsys --synthesis=VERILOG --output-directory=C:\FastRanking\Altera\Catapult\Hardware\Shells\Common\PCIeGen3\pcie3_ttk_rcd_15.1\pcie3_ttk_rcd\synthesis --family="Stratix V" --part=5SGSMD5K2F40I3L
Progress: Loading pcie3_ttk_rcd_15.1/pcie3_ttk_rcd.qsys
Progress: Reading input file
Progress: Adding DUT [altera_pcie_sv_hip_ast 15.1]
Progress: Parameterizing module DUT
Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 15.1]
Progress: Parameterizing module alt_xcvr_reconfig_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module master_0
Progress: Adding pcie_reconfig_driver_0 [altera_pcie_reconfig_driver 15.1]
Progress: Parameterizing module pcie_reconfig_driver_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pcie3_ttk_rcd.DUT: Family: Stratix V
Info: pcie3_ttk_rcd.DUT: Stratix V Hard IP for PCI Express v15.1
Info: pcie3_ttk_rcd.DUT: The application clock frequency (pld_clk) is 250 Mhz
Info: pcie3_ttk_rcd.DUT: 11 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: pcie3_ttk_rcd.DUT: Credit allocation in the 16 KBytes receive buffer:
Info: pcie3_ttk_rcd.DUT: Posted    : header=16  data=16
Info: pcie3_ttk_rcd.DUT: Non posted: header=16  data=0
Info: pcie3_ttk_rcd.DUT: Completion: header=195 data=781
Warning: pcie3_ttk_rcd.DUT.rx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.rx_st: Interface must have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.tx_st: Interface must have an associated reset
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 11*46 bits
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 11*70 bits
Warning: pcie3_ttk_rcd.DUT: DUT.lmi must be exported, or connected to a matching conduit.
Warning: pcie3_ttk_rcd.DUT.rx_st: DUT.rx_st does not have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: DUT.tx_st does not have an associated reset
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.rx_st but not its associated clock interface.  Export DUT.pld_clk
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.rx_st but not its associated reset interface.  Export associatedReset of DUT.rx_st
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.tx_st but not its associated clock interface.  Export the driver of DUT.pld_clk
Warning: pcie3_ttk_rcd.: You have exported the interface DUT.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of DUT.tx_st
Info: pcie3_ttk_rcd: Generating pcie3_ttk_rcd "pcie3_ttk_rcd" for QUARTUS_SYNTH
Info: DUT: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: DUT: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv
Info: DUT: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv
Info: DUT: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
Info: DUT: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv
Info: DUT: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv
Info: DUT: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv
Info: DUT: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv
Info: DUT: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv
Info: DUT: "pcie3_ttk_rcd" instantiated altera_pcie_sv_hip_ast "DUT"
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_er.sv SYSTEM_VERILOG PATH ../../../../../../Users/a-jathon/AppData/Local/Temp/alt6875_1531932812515276660.dir/0022_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_er.sv
Info: alt_xcvr_reconfig_0: "pcie3_ttk_rcd" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_xcvr_functions.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/sv_xcvr_h.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/alt_xcvr_resync.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/alt_xcvr_reconfig_h.sv
Warning: Overwriting different file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/plain_files.txt
Info: master_0: "pcie3_ttk_rcd" instantiated altera_jtag_avalon_master "master_0"
Info: pcie_reconfig_driver_0: "pcie3_ttk_rcd" instantiated altera_pcie_reconfig_driver "pcie_reconfig_driver_0"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/alt_xcvr_reconfig_h.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altpcie_reconfig_driver.sv
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "pcie3_ttk_rcd" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "pcie3_ttk_rcd" instantiated altera_reset_controller "rst_controller"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_reset_controller.v
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_reset_synchronizer.v
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_reset_controller.sdc
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_avalon_sc_fifo.v
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0_reconfig_mgmt_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "alt_xcvr_reconfig_0_reconfig_mgmt_translator"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_merlin_slave_translator.sv
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0_reconfig_mgmt_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "alt_xcvr_reconfig_0_reconfig_mgmt_agent"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FastRanking/Altera/Catapult/Hardware/Shells/Common/PCIeGen3/pcie3_ttk_rcd_15.1/pcie3_ttk_rcd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: pcie3_ttk_rcd: Done "pcie3_ttk_rcd" with 27 modules, 184 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
