
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118979                       # Number of seconds simulated
sim_ticks                                118978659759                       # Number of ticks simulated
final_tick                               688809952893                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139716                       # Simulator instruction rate (inst/s)
host_op_rate                                   181491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7221563                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891172                       # Number of bytes of host memory used
host_seconds                                 16475.47                       # Real time elapsed on the host
sim_insts                                  2301892955                       # Number of instructions simulated
sim_ops                                    2990157262                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4234240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3312256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7550848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1343616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1343616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        33080                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25877                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 58991                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10497                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10497                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35588231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        21516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27839076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63463885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        21516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11292916                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11292916                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11292916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35588231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        21516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27839076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74756801                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               285320528                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21153934                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18790150                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830714                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11115547                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10836808                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339719                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52417                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228278774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119774491                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21153934                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12176527                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24207708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5617484                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2645377                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13970348                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258909172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234701464     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096795      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037173      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1767598      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3587558      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4342369      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043273      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566345      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9766597      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258909172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074141                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.419789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226317513                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4623370                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24170938                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24891                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3772459                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061959                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134819414                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3772459                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226602743                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2400799                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1300198                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23903863                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       929108                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134676692                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          105                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88822                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       614432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177752610                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608890791                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608890791                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31041411                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18461                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9241                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2741847                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23495506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73585                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       929067                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134175888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127392347                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80599                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20478421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42796916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258909172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492035                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174838                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204353916     78.93%     78.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22895616      8.84%     87.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11748160      4.54%     92.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6730570      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503470      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3753549      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1506857      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350338      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66696      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258909172                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233797     47.47%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184024     37.36%     84.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74743     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99975636     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1006035      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22279861     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121595      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127392347                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.446489                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492564                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003867                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514267029                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154673068                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124433893                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127884911                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224380                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3969697                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114259                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3772459                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1645385                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        73490                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134194350                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23495506                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143167                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9241                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          654                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       823045                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1928248                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126275003                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22006003                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117344                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26127556                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19519519                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121553                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442572                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124468188                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124433893                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71142094                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164100776                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436120                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433527                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21549099                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1835134                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255136713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.291293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212930930     83.46%     83.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15993280      6.27%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12501311      4.90%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471178      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115500      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056663      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4520527      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007293      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1540031      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255136713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1540031                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387794993                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272169136                       # The number of ROB writes
system.switch_cpus0.timesIdled                6076209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26411356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.853205                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.853205                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.350483                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.350483                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584771648                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162262853                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142654908                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               285320528                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25022047                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20533951                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2341866                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10565262                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9861391                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2498611                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109938                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224569972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137312242                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25022047                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12360002                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29612836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6473810                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9054839                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13580469                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2331727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267349159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.988782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       237736323     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2205971      0.83%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4004075      1.50%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2355395      0.88%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1941178      0.73%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1724866      0.65%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          953858      0.36%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2383756      0.89%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14043737      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267349159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087698                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481256                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       222723123                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10916049                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29525088                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73804                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4111091                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4108100                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          422                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168355119                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2387                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4111091                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       223053087                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         811454                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9093164                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29249437                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1030921                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168304642                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112562                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       596810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237099199                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    781096256                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    781096256                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201641858                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35457341                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40085                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20074                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2980517                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15619632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8438857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87498                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1979623                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167029316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40086                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159377095                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        74815                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19584086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40312655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267349159                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.596138                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.283779                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    200953317     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26391977      9.87%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13909242      5.20%     90.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9728226      3.64%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9717187      3.63%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3485634      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2655995      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311580      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       196001      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267349159                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58648     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190590     44.64%     58.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177684     41.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134460939     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2185728      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20011      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14294390      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8416027      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159377095                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.558590                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             426927                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002679                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    586605091                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186653976                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156672263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159804022                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       327278                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2501288                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102598                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4111091                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         576232                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63664                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167069402                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15619632                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8438857                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20074                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1352722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1219138                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2571860                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157563793                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14186324                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1813302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22602270                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22322935                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8415946                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.552234                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156672424                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156672263                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91685823                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249569927                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549110                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117266964                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144544985                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22524726                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2361519                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263238068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.549104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.400527                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    204245818     77.59%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28762473     10.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11041611      4.19%     92.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5815274      2.21%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4934987      1.87%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2347678      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1106543      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1733600      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3250084      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263238068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117266964                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144544985                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21454603                       # Number of memory references committed
system.switch_cpus1.commit.loads             13118344                       # Number of loads committed
system.switch_cpus1.commit.membars              20012                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20965816                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130128333                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2987241                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3250084                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           427057695                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          338250530                       # The number of ROB writes
system.switch_cpus1.timesIdled                3309930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17971369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117266964                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144544985                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117266964                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.433085                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.433085                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411001                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411001                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       708565681                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218803261                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155956038                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40024                       # number of misc regfile writes
system.l2.replacements                          59187                       # number of replacements
system.l2.tagsinuse                       1023.972512                       # Cycle average of tags in use
system.l2.total_refs                            44633                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60211                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.741277                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             9.059042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.178768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    552.567743                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.286989                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    448.968893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              8.199291                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              4.711786                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008847                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.539617                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.438446                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.008007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.004601                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999973                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        18106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        12685                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30791                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12977                       # number of Writeback hits
system.l2.Writeback_hits::total                 12977                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        18106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        12685                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30791                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        18106                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        12685                       # number of overall hits
system.l2.overall_hits::total                   30791                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        33080                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        25857                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 58971                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        33080                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        25877                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58991                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        33080                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        25877                       # number of overall misses
system.l2.overall_misses::total                 58991                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2378850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5565292196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3292096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4435144641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10006107783                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3234852                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3234852                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2378850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5565292196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3292096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4438379493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10009342635                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2378850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5565292196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3292096                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4438379493                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10009342635                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89762                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12977                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12977                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38562                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89782                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38562                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89782                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.646270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.670879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.656971                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.646270                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.671049                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.657047                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.646270                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.671049                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.657047                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169917.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168237.369891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164604.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 171525.878524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169678.448441                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 161742.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161742.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169917.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168237.369891                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164604.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 171518.317154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169675.757912                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169917.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168237.369891                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164604.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 171518.317154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169675.757912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10497                       # number of writebacks
system.l2.writebacks::total                     10497                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        33080                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        25857                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            58971                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        33080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        25877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        33080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        25877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58991                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1565244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3637527060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2126123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2928334432                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6569552859                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2070349                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2070349                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1565244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3637527060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2126123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2930404781                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6571623208                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1565244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3637527060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2126123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2930404781                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6571623208                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.646270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.670879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.656971                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.646270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.671049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.657047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.646270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.671049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.657047                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111803.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109961.519347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106306.150000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113251.128592                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111403.111004                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 103517.450000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103517.450000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111803.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109961.519347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106306.150000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 113243.605557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111400.437490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111803.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109961.519347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106306.150000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 113243.605557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111400.437490                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992940                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014002449                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874311.365989                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992940                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866976                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13970333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13970333                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13970333                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13970333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13970333                       # number of overall hits
system.cpu0.icache.overall_hits::total       13970333                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2778967                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2778967                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2778967                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2778967                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2778967                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2778967                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13970348                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13970348                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13970348                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13970348                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13970348                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13970348                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 185264.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 185264.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 185264.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 185264.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 185264.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 185264.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2495450                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2495450                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2495450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2495450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2495450                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2495450                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178246.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178246.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178246.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178246.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178246.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178246.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51186                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246992456                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51442                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4801.377396                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.161392                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.838608                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809224                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190776                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20083156                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20083156                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9246                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9246                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24093590                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24093590                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24093590                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24093590                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       202819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       202819                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       202819                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        202819                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       202819                       # number of overall misses
system.cpu0.dcache.overall_misses::total       202819                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27814536579                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27814536579                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27814536579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27814536579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27814536579                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27814536579                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20285975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20285975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24296409                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24296409                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24296409                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24296409                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009998                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009998                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008348                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008348                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008348                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008348                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 137139.698840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 137139.698840                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137139.698840                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137139.698840                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137139.698840                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137139.698840                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4675                       # number of writebacks
system.cpu0.dcache.writebacks::total             4675                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       151633                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       151633                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       151633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       151633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       151633                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       151633                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51186                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51186                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51186                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51186                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51186                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51186                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7021685916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7021685916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7021685916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7021685916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7021685916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7021685916                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 137179.813152                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 137179.813152                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 137179.813152                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137179.813152                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 137179.813152                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 137179.813152                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.566396                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098214083                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2356682.581545                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.566396                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028151                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742895                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13580446                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13580446                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13580446                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13580446                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13580446                       # number of overall hits
system.cpu1.icache.overall_hits::total       13580446                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3873153                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3873153                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3873153                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3873153                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3873153                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3873153                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13580469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13580469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13580469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13580469                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13580469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13580469                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168397.956522                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168397.956522                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168397.956522                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168397.956522                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168397.956522                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168397.956522                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3458287                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3458287                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3458287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3458287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3458287                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3458287                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172914.350000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172914.350000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172914.350000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172914.350000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172914.350000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172914.350000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38562                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178064288                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38818                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4587.157710                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.680537                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.319463                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901096                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098904                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10572779                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10572779                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8295803                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8295803                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20049                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20049                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20012                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20012                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18868582                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18868582                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18868582                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18868582                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99036                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99036                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99199                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99199                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14705091105                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14705091105                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28344969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28344969                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14733436074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14733436074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14733436074                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14733436074                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10671815                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10671815                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8295966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8295966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20012                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20012                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18967781                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18967781                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18967781                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18967781                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009280                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005230                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005230                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005230                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005230                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 148482.280231                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148482.280231                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 173895.515337                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 173895.515337                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 148524.038287                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 148524.038287                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 148524.038287                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 148524.038287                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       235107                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 117553.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8302                       # number of writebacks
system.cpu1.dcache.writebacks::total             8302                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60494                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60494                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60637                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60637                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60637                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60637                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38542                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38542                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38562                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38562                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5485256011                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5485256011                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3405969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3405969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5488661980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5488661980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5488661980                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5488661980                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142318.925095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 142318.925095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 170298.450000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 170298.450000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 142333.436544                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 142333.436544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 142333.436544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 142333.436544                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
