/*
 * Instance header file for ATSAMV71Q21B
 *
 * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2022-04-21T07:58:40Z */
#ifndef _SAMV71_AFEC0_INSTANCE_
#define _SAMV71_AFEC0_INSTANCE_


/* ========== Instance Parameter definitions for AFEC0 peripheral ========== */
#define AFEC0_DMAC_ID_RX                         (35)       
#define AFEC0_INSTANCE_ID                        (29)       
#define AFEC0_CLOCK_ID                           (29)       
#define AFEC0_TRGSEL_AFEC_TRIG0                  (0x0)      /* External ADC Trigger Input (AFE0_ADTRG pin) */
#define AFEC0_TRGSEL_AFEC_TRIG1                  (0x1)      /* TC0 Channel 0 Output (TIOA0) */
#define AFEC0_TRGSEL_AFEC_TRIG2                  (0x2)      /* TC0 Channel 1 Output (TIOA1) */
#define AFEC0_TRGSEL_AFEC_TRIG3                  (0x3)      /* TC0 Channel 2 Output (TIOA2) */
#define AFEC0_TRGSEL_AFEC_TRIG4                  (0x4)      /* PWM0 event line 0 */
#define AFEC0_TRGSEL_AFEC_TRIG5                  (0x5)      /* PWM0 event line 1 */
#define AFEC0_TRGSEL_AFEC_TRIG6                  (0x6)      /* Analog Comparator Fault Output */

#endif /* _SAMV71_AFEC0_INSTANCE_ */
