// Seed: 2689026251
module module_0 ();
  assign id_1 = 1'b0;
  bit id_2, id_3, id_4;
  id_5 :
  assert property (@(negedge 1) 1) id_3 <= 1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_11;
  int  id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
