
SOFTWARE_ICU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000024c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000024c0  00002554  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  00800068  00800068  0000255c  2**0
                  ALLOC
  3 .stab         00001c2c  00000000  00000000  0000255c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ca5  00000000  00000000  00004188  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004e2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004f6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000050dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006d26  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007c11  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000089c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008dad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000957b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 d4 0a 	jmp	0x15a8	; 0x15a8 <__vector_1>
       8:	0c 94 4c 0b 	jmp	0x1698	; 0x1698 <__vector_2>
       c:	0c 94 79 0b 	jmp	0x16f2	; 0x16f2 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 4c 11 	jmp	0x2298	; 0x2298 <__vector_10>
      2c:	0c 94 5c 11 	jmp	0x22b8	; 0x22b8 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a9 37       	cpi	r26, 0x79	; 121
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e0 ec       	ldi	r30, 0xC0	; 192
      78:	f4 e2       	ldi	r31, 0x24	; 36
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 b9 11 	call	0x2372	; 0x2372 <main>
      8a:	0c 94 5e 12 	jmp	0x24bc	; 0x24bc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 27 12 	jmp	0x244e	; 0x244e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 43 12 	jmp	0x2486	; 0x2486 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 33 12 	jmp	0x2466	; 0x2466 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 33 12 	jmp	0x2466	; 0x2466 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 27 12 	jmp	0x244e	; 0x244e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 43 12 	jmp	0x2486	; 0x2486 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 33 12 	jmp	0x2466	; 0x2466 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 33 12 	jmp	0x2466	; 0x2466 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 33 12 	jmp	0x2466	; 0x2466 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 37 12 	jmp	0x246e	; 0x246e <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 53 12 	jmp	0x24a6	; 0x24a6 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <M_DIO_VOID_SetPinDirection>:

	return 0;
}*/

void M_DIO_VOID_SetPinDirection(u8 PORT_PIN, u8 U8_Copy_State)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	28 97       	sbiw	r28, 0x08	; 8
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	8b 83       	std	Y+3, r24	; 0x03
     b5c:	6c 83       	std	Y+4, r22	; 0x04

	u8 PIN_NUM = PORT_PIN %10;
     b5e:	8b 81       	ldd	r24, Y+3	; 0x03
     b60:	9a e0       	ldi	r25, 0x0A	; 10
     b62:	69 2f       	mov	r22, r25
     b64:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
     b68:	89 2f       	mov	r24, r25
     b6a:	8a 83       	std	Y+2, r24	; 0x02
	u8 PORT_NUM = PORT_PIN /10;
     b6c:	8b 81       	ldd	r24, Y+3	; 0x03
     b6e:	9a e0       	ldi	r25, 0x0A	; 10
     b70:	69 2f       	mov	r22, r25
     b72:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
     b76:	89 83       	std	Y+1, r24	; 0x01

    if(U8_Copy_State == Output)
     b78:	8c 81       	ldd	r24, Y+4	; 0x04
     b7a:	81 30       	cpi	r24, 0x01	; 1
     b7c:	09 f0       	breq	.+2      	; 0xb80 <M_DIO_VOID_SetPinDirection+0x3a>
     b7e:	70 c0       	rjmp	.+224    	; 0xc60 <M_DIO_VOID_SetPinDirection+0x11a>
    {
        switch(PORT_NUM)
     b80:	89 81       	ldd	r24, Y+1	; 0x01
     b82:	28 2f       	mov	r18, r24
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	38 87       	std	Y+8, r19	; 0x08
     b88:	2f 83       	std	Y+7, r18	; 0x07
     b8a:	8f 81       	ldd	r24, Y+7	; 0x07
     b8c:	98 85       	ldd	r25, Y+8	; 0x08
     b8e:	82 30       	cpi	r24, 0x02	; 2
     b90:	91 05       	cpc	r25, r1
     b92:	51 f1       	breq	.+84     	; 0xbe8 <M_DIO_VOID_SetPinDirection+0xa2>
     b94:	2f 81       	ldd	r18, Y+7	; 0x07
     b96:	38 85       	ldd	r19, Y+8	; 0x08
     b98:	23 30       	cpi	r18, 0x03	; 3
     b9a:	31 05       	cpc	r19, r1
     b9c:	34 f4       	brge	.+12     	; 0xbaa <M_DIO_VOID_SetPinDirection+0x64>
     b9e:	8f 81       	ldd	r24, Y+7	; 0x07
     ba0:	98 85       	ldd	r25, Y+8	; 0x08
     ba2:	81 30       	cpi	r24, 0x01	; 1
     ba4:	91 05       	cpc	r25, r1
     ba6:	61 f0       	breq	.+24     	; 0xbc0 <M_DIO_VOID_SetPinDirection+0x7a>
     ba8:	ce c0       	rjmp	.+412    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
     baa:	2f 81       	ldd	r18, Y+7	; 0x07
     bac:	38 85       	ldd	r19, Y+8	; 0x08
     bae:	23 30       	cpi	r18, 0x03	; 3
     bb0:	31 05       	cpc	r19, r1
     bb2:	71 f1       	breq	.+92     	; 0xc10 <M_DIO_VOID_SetPinDirection+0xca>
     bb4:	8f 81       	ldd	r24, Y+7	; 0x07
     bb6:	98 85       	ldd	r25, Y+8	; 0x08
     bb8:	84 30       	cpi	r24, 0x04	; 4
     bba:	91 05       	cpc	r25, r1
     bbc:	e9 f1       	breq	.+122    	; 0xc38 <M_DIO_VOID_SetPinDirection+0xf2>
     bbe:	c3 c0       	rjmp	.+390    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        {
        case 1: DDRA_REG |= (1<<PIN_NUM);  break;
     bc0:	aa e3       	ldi	r26, 0x3A	; 58
     bc2:	b0 e0       	ldi	r27, 0x00	; 0
     bc4:	ea e3       	ldi	r30, 0x3A	; 58
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	80 81       	ld	r24, Z
     bca:	48 2f       	mov	r20, r24
     bcc:	8a 81       	ldd	r24, Y+2	; 0x02
     bce:	28 2f       	mov	r18, r24
     bd0:	30 e0       	ldi	r19, 0x00	; 0
     bd2:	81 e0       	ldi	r24, 0x01	; 1
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	02 2e       	mov	r0, r18
     bd8:	02 c0       	rjmp	.+4      	; 0xbde <M_DIO_VOID_SetPinDirection+0x98>
     bda:	88 0f       	add	r24, r24
     bdc:	99 1f       	adc	r25, r25
     bde:	0a 94       	dec	r0
     be0:	e2 f7       	brpl	.-8      	; 0xbda <M_DIO_VOID_SetPinDirection+0x94>
     be2:	84 2b       	or	r24, r20
     be4:	8c 93       	st	X, r24
     be6:	af c0       	rjmp	.+350    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        case 2: DDRB_REG |= (1<<PIN_NUM);  break;
     be8:	a7 e3       	ldi	r26, 0x37	; 55
     bea:	b0 e0       	ldi	r27, 0x00	; 0
     bec:	e7 e3       	ldi	r30, 0x37	; 55
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	80 81       	ld	r24, Z
     bf2:	48 2f       	mov	r20, r24
     bf4:	8a 81       	ldd	r24, Y+2	; 0x02
     bf6:	28 2f       	mov	r18, r24
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	81 e0       	ldi	r24, 0x01	; 1
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	02 2e       	mov	r0, r18
     c00:	02 c0       	rjmp	.+4      	; 0xc06 <M_DIO_VOID_SetPinDirection+0xc0>
     c02:	88 0f       	add	r24, r24
     c04:	99 1f       	adc	r25, r25
     c06:	0a 94       	dec	r0
     c08:	e2 f7       	brpl	.-8      	; 0xc02 <M_DIO_VOID_SetPinDirection+0xbc>
     c0a:	84 2b       	or	r24, r20
     c0c:	8c 93       	st	X, r24
     c0e:	9b c0       	rjmp	.+310    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        case 3: DDRC_REG |= (1<<PIN_NUM); break;
     c10:	a4 e3       	ldi	r26, 0x34	; 52
     c12:	b0 e0       	ldi	r27, 0x00	; 0
     c14:	e4 e3       	ldi	r30, 0x34	; 52
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	80 81       	ld	r24, Z
     c1a:	48 2f       	mov	r20, r24
     c1c:	8a 81       	ldd	r24, Y+2	; 0x02
     c1e:	28 2f       	mov	r18, r24
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	81 e0       	ldi	r24, 0x01	; 1
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	02 2e       	mov	r0, r18
     c28:	02 c0       	rjmp	.+4      	; 0xc2e <M_DIO_VOID_SetPinDirection+0xe8>
     c2a:	88 0f       	add	r24, r24
     c2c:	99 1f       	adc	r25, r25
     c2e:	0a 94       	dec	r0
     c30:	e2 f7       	brpl	.-8      	; 0xc2a <M_DIO_VOID_SetPinDirection+0xe4>
     c32:	84 2b       	or	r24, r20
     c34:	8c 93       	st	X, r24
     c36:	87 c0       	rjmp	.+270    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        case 4: DDRD_REG |= (1<<PIN_NUM); break;
     c38:	a1 e3       	ldi	r26, 0x31	; 49
     c3a:	b0 e0       	ldi	r27, 0x00	; 0
     c3c:	e1 e3       	ldi	r30, 0x31	; 49
     c3e:	f0 e0       	ldi	r31, 0x00	; 0
     c40:	80 81       	ld	r24, Z
     c42:	48 2f       	mov	r20, r24
     c44:	8a 81       	ldd	r24, Y+2	; 0x02
     c46:	28 2f       	mov	r18, r24
     c48:	30 e0       	ldi	r19, 0x00	; 0
     c4a:	81 e0       	ldi	r24, 0x01	; 1
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	02 2e       	mov	r0, r18
     c50:	02 c0       	rjmp	.+4      	; 0xc56 <M_DIO_VOID_SetPinDirection+0x110>
     c52:	88 0f       	add	r24, r24
     c54:	99 1f       	adc	r25, r25
     c56:	0a 94       	dec	r0
     c58:	e2 f7       	brpl	.-8      	; 0xc52 <M_DIO_VOID_SetPinDirection+0x10c>
     c5a:	84 2b       	or	r24, r20
     c5c:	8c 93       	st	X, r24
     c5e:	73 c0       	rjmp	.+230    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        }
    }

    else if(U8_Copy_State == Input)
     c60:	8c 81       	ldd	r24, Y+4	; 0x04
     c62:	88 23       	and	r24, r24
     c64:	09 f0       	breq	.+2      	; 0xc68 <M_DIO_VOID_SetPinDirection+0x122>
     c66:	6f c0       	rjmp	.+222    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
    {
        switch(PORT_NUM)
     c68:	89 81       	ldd	r24, Y+1	; 0x01
     c6a:	28 2f       	mov	r18, r24
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	3e 83       	std	Y+6, r19	; 0x06
     c70:	2d 83       	std	Y+5, r18	; 0x05
     c72:	8d 81       	ldd	r24, Y+5	; 0x05
     c74:	9e 81       	ldd	r25, Y+6	; 0x06
     c76:	82 30       	cpi	r24, 0x02	; 2
     c78:	91 05       	cpc	r25, r1
     c7a:	51 f1       	breq	.+84     	; 0xcd0 <M_DIO_VOID_SetPinDirection+0x18a>
     c7c:	2d 81       	ldd	r18, Y+5	; 0x05
     c7e:	3e 81       	ldd	r19, Y+6	; 0x06
     c80:	23 30       	cpi	r18, 0x03	; 3
     c82:	31 05       	cpc	r19, r1
     c84:	34 f4       	brge	.+12     	; 0xc92 <M_DIO_VOID_SetPinDirection+0x14c>
     c86:	8d 81       	ldd	r24, Y+5	; 0x05
     c88:	9e 81       	ldd	r25, Y+6	; 0x06
     c8a:	81 30       	cpi	r24, 0x01	; 1
     c8c:	91 05       	cpc	r25, r1
     c8e:	61 f0       	breq	.+24     	; 0xca8 <M_DIO_VOID_SetPinDirection+0x162>
     c90:	5a c0       	rjmp	.+180    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
     c92:	2d 81       	ldd	r18, Y+5	; 0x05
     c94:	3e 81       	ldd	r19, Y+6	; 0x06
     c96:	23 30       	cpi	r18, 0x03	; 3
     c98:	31 05       	cpc	r19, r1
     c9a:	71 f1       	breq	.+92     	; 0xcf8 <M_DIO_VOID_SetPinDirection+0x1b2>
     c9c:	8d 81       	ldd	r24, Y+5	; 0x05
     c9e:	9e 81       	ldd	r25, Y+6	; 0x06
     ca0:	84 30       	cpi	r24, 0x04	; 4
     ca2:	91 05       	cpc	r25, r1
     ca4:	e9 f1       	breq	.+122    	; 0xd20 <M_DIO_VOID_SetPinDirection+0x1da>
     ca6:	4f c0       	rjmp	.+158    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        {
        case 1: DDRA_REG |= (1<<PIN_NUM);  break;
     ca8:	aa e3       	ldi	r26, 0x3A	; 58
     caa:	b0 e0       	ldi	r27, 0x00	; 0
     cac:	ea e3       	ldi	r30, 0x3A	; 58
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	48 2f       	mov	r20, r24
     cb4:	8a 81       	ldd	r24, Y+2	; 0x02
     cb6:	28 2f       	mov	r18, r24
     cb8:	30 e0       	ldi	r19, 0x00	; 0
     cba:	81 e0       	ldi	r24, 0x01	; 1
     cbc:	90 e0       	ldi	r25, 0x00	; 0
     cbe:	02 2e       	mov	r0, r18
     cc0:	02 c0       	rjmp	.+4      	; 0xcc6 <M_DIO_VOID_SetPinDirection+0x180>
     cc2:	88 0f       	add	r24, r24
     cc4:	99 1f       	adc	r25, r25
     cc6:	0a 94       	dec	r0
     cc8:	e2 f7       	brpl	.-8      	; 0xcc2 <M_DIO_VOID_SetPinDirection+0x17c>
     cca:	84 2b       	or	r24, r20
     ccc:	8c 93       	st	X, r24
     cce:	3b c0       	rjmp	.+118    	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        case 2: DDRB_REG |= (1<<PIN_NUM);  break;
     cd0:	a7 e3       	ldi	r26, 0x37	; 55
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	e7 e3       	ldi	r30, 0x37	; 55
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	48 2f       	mov	r20, r24
     cdc:	8a 81       	ldd	r24, Y+2	; 0x02
     cde:	28 2f       	mov	r18, r24
     ce0:	30 e0       	ldi	r19, 0x00	; 0
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	02 2e       	mov	r0, r18
     ce8:	02 c0       	rjmp	.+4      	; 0xcee <M_DIO_VOID_SetPinDirection+0x1a8>
     cea:	88 0f       	add	r24, r24
     cec:	99 1f       	adc	r25, r25
     cee:	0a 94       	dec	r0
     cf0:	e2 f7       	brpl	.-8      	; 0xcea <M_DIO_VOID_SetPinDirection+0x1a4>
     cf2:	84 2b       	or	r24, r20
     cf4:	8c 93       	st	X, r24
     cf6:	27 c0       	rjmp	.+78     	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        case 3: DDRC_REG |= (1<<PIN_NUM); break;
     cf8:	a4 e3       	ldi	r26, 0x34	; 52
     cfa:	b0 e0       	ldi	r27, 0x00	; 0
     cfc:	e4 e3       	ldi	r30, 0x34	; 52
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	80 81       	ld	r24, Z
     d02:	48 2f       	mov	r20, r24
     d04:	8a 81       	ldd	r24, Y+2	; 0x02
     d06:	28 2f       	mov	r18, r24
     d08:	30 e0       	ldi	r19, 0x00	; 0
     d0a:	81 e0       	ldi	r24, 0x01	; 1
     d0c:	90 e0       	ldi	r25, 0x00	; 0
     d0e:	02 2e       	mov	r0, r18
     d10:	02 c0       	rjmp	.+4      	; 0xd16 <M_DIO_VOID_SetPinDirection+0x1d0>
     d12:	88 0f       	add	r24, r24
     d14:	99 1f       	adc	r25, r25
     d16:	0a 94       	dec	r0
     d18:	e2 f7       	brpl	.-8      	; 0xd12 <M_DIO_VOID_SetPinDirection+0x1cc>
     d1a:	84 2b       	or	r24, r20
     d1c:	8c 93       	st	X, r24
     d1e:	13 c0       	rjmp	.+38     	; 0xd46 <M_DIO_VOID_SetPinDirection+0x200>
        case 4: DDRD_REG |= (1<<PIN_NUM); break;
     d20:	a1 e3       	ldi	r26, 0x31	; 49
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	e1 e3       	ldi	r30, 0x31	; 49
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	48 2f       	mov	r20, r24
     d2c:	8a 81       	ldd	r24, Y+2	; 0x02
     d2e:	28 2f       	mov	r18, r24
     d30:	30 e0       	ldi	r19, 0x00	; 0
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	02 2e       	mov	r0, r18
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <M_DIO_VOID_SetPinDirection+0x1f8>
     d3a:	88 0f       	add	r24, r24
     d3c:	99 1f       	adc	r25, r25
     d3e:	0a 94       	dec	r0
     d40:	e2 f7       	brpl	.-8      	; 0xd3a <M_DIO_VOID_SetPinDirection+0x1f4>
     d42:	84 2b       	or	r24, r20
     d44:	8c 93       	st	X, r24
        }
    }

}
     d46:	28 96       	adiw	r28, 0x08	; 8
     d48:	0f b6       	in	r0, 0x3f	; 63
     d4a:	f8 94       	cli
     d4c:	de bf       	out	0x3e, r29	; 62
     d4e:	0f be       	out	0x3f, r0	; 63
     d50:	cd bf       	out	0x3d, r28	; 61
     d52:	cf 91       	pop	r28
     d54:	df 91       	pop	r29
     d56:	08 95       	ret

00000d58 <M_DIO_Void_SetPinValue>:


void M_DIO_Void_SetPinValue(u8 PORT_PIN, u8 U8_Value)
{
     d58:	df 93       	push	r29
     d5a:	cf 93       	push	r28
     d5c:	cd b7       	in	r28, 0x3d	; 61
     d5e:	de b7       	in	r29, 0x3e	; 62
     d60:	28 97       	sbiw	r28, 0x08	; 8
     d62:	0f b6       	in	r0, 0x3f	; 63
     d64:	f8 94       	cli
     d66:	de bf       	out	0x3e, r29	; 62
     d68:	0f be       	out	0x3f, r0	; 63
     d6a:	cd bf       	out	0x3d, r28	; 61
     d6c:	8b 83       	std	Y+3, r24	; 0x03
     d6e:	6c 83       	std	Y+4, r22	; 0x04
	u8 PIN_NUM = PORT_PIN %10;
     d70:	8b 81       	ldd	r24, Y+3	; 0x03
     d72:	9a e0       	ldi	r25, 0x0A	; 10
     d74:	69 2f       	mov	r22, r25
     d76:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
     d7a:	89 2f       	mov	r24, r25
     d7c:	8a 83       	std	Y+2, r24	; 0x02
	u8 PORT_NUM = PORT_PIN /10;
     d7e:	8b 81       	ldd	r24, Y+3	; 0x03
     d80:	9a e0       	ldi	r25, 0x0A	; 10
     d82:	69 2f       	mov	r22, r25
     d84:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
     d88:	89 83       	std	Y+1, r24	; 0x01

    if(U8_Value == High)
     d8a:	8c 81       	ldd	r24, Y+4	; 0x04
     d8c:	81 30       	cpi	r24, 0x01	; 1
     d8e:	09 f0       	breq	.+2      	; 0xd92 <M_DIO_Void_SetPinValue+0x3a>
     d90:	70 c0       	rjmp	.+224    	; 0xe72 <M_DIO_Void_SetPinValue+0x11a>
    {
        switch(PORT_NUM)
     d92:	89 81       	ldd	r24, Y+1	; 0x01
     d94:	28 2f       	mov	r18, r24
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	38 87       	std	Y+8, r19	; 0x08
     d9a:	2f 83       	std	Y+7, r18	; 0x07
     d9c:	8f 81       	ldd	r24, Y+7	; 0x07
     d9e:	98 85       	ldd	r25, Y+8	; 0x08
     da0:	82 30       	cpi	r24, 0x02	; 2
     da2:	91 05       	cpc	r25, r1
     da4:	51 f1       	breq	.+84     	; 0xdfa <M_DIO_Void_SetPinValue+0xa2>
     da6:	2f 81       	ldd	r18, Y+7	; 0x07
     da8:	38 85       	ldd	r19, Y+8	; 0x08
     daa:	23 30       	cpi	r18, 0x03	; 3
     dac:	31 05       	cpc	r19, r1
     dae:	34 f4       	brge	.+12     	; 0xdbc <M_DIO_Void_SetPinValue+0x64>
     db0:	8f 81       	ldd	r24, Y+7	; 0x07
     db2:	98 85       	ldd	r25, Y+8	; 0x08
     db4:	81 30       	cpi	r24, 0x01	; 1
     db6:	91 05       	cpc	r25, r1
     db8:	61 f0       	breq	.+24     	; 0xdd2 <M_DIO_Void_SetPinValue+0x7a>
     dba:	cf c0       	rjmp	.+414    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
     dbc:	2f 81       	ldd	r18, Y+7	; 0x07
     dbe:	38 85       	ldd	r19, Y+8	; 0x08
     dc0:	23 30       	cpi	r18, 0x03	; 3
     dc2:	31 05       	cpc	r19, r1
     dc4:	71 f1       	breq	.+92     	; 0xe22 <M_DIO_Void_SetPinValue+0xca>
     dc6:	8f 81       	ldd	r24, Y+7	; 0x07
     dc8:	98 85       	ldd	r25, Y+8	; 0x08
     dca:	84 30       	cpi	r24, 0x04	; 4
     dcc:	91 05       	cpc	r25, r1
     dce:	e9 f1       	breq	.+122    	; 0xe4a <M_DIO_Void_SetPinValue+0xf2>
     dd0:	c4 c0       	rjmp	.+392    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        {
        case 1: SET_BIT(PORTA_REG, PIN_NUM); break;
     dd2:	ab e3       	ldi	r26, 0x3B	; 59
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	eb e3       	ldi	r30, 0x3B	; 59
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	48 2f       	mov	r20, r24
     dde:	8a 81       	ldd	r24, Y+2	; 0x02
     de0:	28 2f       	mov	r18, r24
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	81 e0       	ldi	r24, 0x01	; 1
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	02 2e       	mov	r0, r18
     dea:	02 c0       	rjmp	.+4      	; 0xdf0 <M_DIO_Void_SetPinValue+0x98>
     dec:	88 0f       	add	r24, r24
     dee:	99 1f       	adc	r25, r25
     df0:	0a 94       	dec	r0
     df2:	e2 f7       	brpl	.-8      	; 0xdec <M_DIO_Void_SetPinValue+0x94>
     df4:	84 2b       	or	r24, r20
     df6:	8c 93       	st	X, r24
     df8:	b0 c0       	rjmp	.+352    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        case 2: SET_BIT(PORTB_REG, PIN_NUM); break;
     dfa:	a8 e3       	ldi	r26, 0x38	; 56
     dfc:	b0 e0       	ldi	r27, 0x00	; 0
     dfe:	e8 e3       	ldi	r30, 0x38	; 56
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	80 81       	ld	r24, Z
     e04:	48 2f       	mov	r20, r24
     e06:	8a 81       	ldd	r24, Y+2	; 0x02
     e08:	28 2f       	mov	r18, r24
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	02 2e       	mov	r0, r18
     e12:	02 c0       	rjmp	.+4      	; 0xe18 <M_DIO_Void_SetPinValue+0xc0>
     e14:	88 0f       	add	r24, r24
     e16:	99 1f       	adc	r25, r25
     e18:	0a 94       	dec	r0
     e1a:	e2 f7       	brpl	.-8      	; 0xe14 <M_DIO_Void_SetPinValue+0xbc>
     e1c:	84 2b       	or	r24, r20
     e1e:	8c 93       	st	X, r24
     e20:	9c c0       	rjmp	.+312    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        case 3: SET_BIT(PORTC_REG, PIN_NUM); break;
     e22:	a5 e3       	ldi	r26, 0x35	; 53
     e24:	b0 e0       	ldi	r27, 0x00	; 0
     e26:	e5 e3       	ldi	r30, 0x35	; 53
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	80 81       	ld	r24, Z
     e2c:	48 2f       	mov	r20, r24
     e2e:	8a 81       	ldd	r24, Y+2	; 0x02
     e30:	28 2f       	mov	r18, r24
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	02 2e       	mov	r0, r18
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <M_DIO_Void_SetPinValue+0xe8>
     e3c:	88 0f       	add	r24, r24
     e3e:	99 1f       	adc	r25, r25
     e40:	0a 94       	dec	r0
     e42:	e2 f7       	brpl	.-8      	; 0xe3c <M_DIO_Void_SetPinValue+0xe4>
     e44:	84 2b       	or	r24, r20
     e46:	8c 93       	st	X, r24
     e48:	88 c0       	rjmp	.+272    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        case 4: SET_BIT(PORTD_REG, PIN_NUM); break;
     e4a:	a2 e3       	ldi	r26, 0x32	; 50
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	e2 e3       	ldi	r30, 0x32	; 50
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	48 2f       	mov	r20, r24
     e56:	8a 81       	ldd	r24, Y+2	; 0x02
     e58:	28 2f       	mov	r18, r24
     e5a:	30 e0       	ldi	r19, 0x00	; 0
     e5c:	81 e0       	ldi	r24, 0x01	; 1
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	02 2e       	mov	r0, r18
     e62:	02 c0       	rjmp	.+4      	; 0xe68 <M_DIO_Void_SetPinValue+0x110>
     e64:	88 0f       	add	r24, r24
     e66:	99 1f       	adc	r25, r25
     e68:	0a 94       	dec	r0
     e6a:	e2 f7       	brpl	.-8      	; 0xe64 <M_DIO_Void_SetPinValue+0x10c>
     e6c:	84 2b       	or	r24, r20
     e6e:	8c 93       	st	X, r24
     e70:	74 c0       	rjmp	.+232    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        }
    }
    else
    {
        switch(PORT_NUM)
     e72:	89 81       	ldd	r24, Y+1	; 0x01
     e74:	28 2f       	mov	r18, r24
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	3e 83       	std	Y+6, r19	; 0x06
     e7a:	2d 83       	std	Y+5, r18	; 0x05
     e7c:	8d 81       	ldd	r24, Y+5	; 0x05
     e7e:	9e 81       	ldd	r25, Y+6	; 0x06
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	91 05       	cpc	r25, r1
     e84:	61 f1       	breq	.+88     	; 0xede <M_DIO_Void_SetPinValue+0x186>
     e86:	2d 81       	ldd	r18, Y+5	; 0x05
     e88:	3e 81       	ldd	r19, Y+6	; 0x06
     e8a:	23 30       	cpi	r18, 0x03	; 3
     e8c:	31 05       	cpc	r19, r1
     e8e:	34 f4       	brge	.+12     	; 0xe9c <M_DIO_Void_SetPinValue+0x144>
     e90:	8d 81       	ldd	r24, Y+5	; 0x05
     e92:	9e 81       	ldd	r25, Y+6	; 0x06
     e94:	81 30       	cpi	r24, 0x01	; 1
     e96:	91 05       	cpc	r25, r1
     e98:	69 f0       	breq	.+26     	; 0xeb4 <M_DIO_Void_SetPinValue+0x15c>
     e9a:	5f c0       	rjmp	.+190    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
     e9c:	2d 81       	ldd	r18, Y+5	; 0x05
     e9e:	3e 81       	ldd	r19, Y+6	; 0x06
     ea0:	23 30       	cpi	r18, 0x03	; 3
     ea2:	31 05       	cpc	r19, r1
     ea4:	89 f1       	breq	.+98     	; 0xf08 <M_DIO_Void_SetPinValue+0x1b0>
     ea6:	8d 81       	ldd	r24, Y+5	; 0x05
     ea8:	9e 81       	ldd	r25, Y+6	; 0x06
     eaa:	84 30       	cpi	r24, 0x04	; 4
     eac:	91 05       	cpc	r25, r1
     eae:	09 f4       	brne	.+2      	; 0xeb2 <M_DIO_Void_SetPinValue+0x15a>
     eb0:	40 c0       	rjmp	.+128    	; 0xf32 <M_DIO_Void_SetPinValue+0x1da>
     eb2:	53 c0       	rjmp	.+166    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        {
        case 1: CLR_BIT(PORTA_REG, PIN_NUM); break;
     eb4:	ab e3       	ldi	r26, 0x3B	; 59
     eb6:	b0 e0       	ldi	r27, 0x00	; 0
     eb8:	eb e3       	ldi	r30, 0x3B	; 59
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	48 2f       	mov	r20, r24
     ec0:	8a 81       	ldd	r24, Y+2	; 0x02
     ec2:	28 2f       	mov	r18, r24
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	02 2e       	mov	r0, r18
     ecc:	02 c0       	rjmp	.+4      	; 0xed2 <M_DIO_Void_SetPinValue+0x17a>
     ece:	88 0f       	add	r24, r24
     ed0:	99 1f       	adc	r25, r25
     ed2:	0a 94       	dec	r0
     ed4:	e2 f7       	brpl	.-8      	; 0xece <M_DIO_Void_SetPinValue+0x176>
     ed6:	80 95       	com	r24
     ed8:	84 23       	and	r24, r20
     eda:	8c 93       	st	X, r24
     edc:	3e c0       	rjmp	.+124    	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        case 2: CLR_BIT(PORTB_REG, PIN_NUM); break;
     ede:	a8 e3       	ldi	r26, 0x38	; 56
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	e8 e3       	ldi	r30, 0x38	; 56
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	48 2f       	mov	r20, r24
     eea:	8a 81       	ldd	r24, Y+2	; 0x02
     eec:	28 2f       	mov	r18, r24
     eee:	30 e0       	ldi	r19, 0x00	; 0
     ef0:	81 e0       	ldi	r24, 0x01	; 1
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	02 2e       	mov	r0, r18
     ef6:	02 c0       	rjmp	.+4      	; 0xefc <M_DIO_Void_SetPinValue+0x1a4>
     ef8:	88 0f       	add	r24, r24
     efa:	99 1f       	adc	r25, r25
     efc:	0a 94       	dec	r0
     efe:	e2 f7       	brpl	.-8      	; 0xef8 <M_DIO_Void_SetPinValue+0x1a0>
     f00:	80 95       	com	r24
     f02:	84 23       	and	r24, r20
     f04:	8c 93       	st	X, r24
     f06:	29 c0       	rjmp	.+82     	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        case 3: CLR_BIT(PORTC_REG, PIN_NUM); break;
     f08:	a5 e3       	ldi	r26, 0x35	; 53
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	e5 e3       	ldi	r30, 0x35	; 53
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	48 2f       	mov	r20, r24
     f14:	8a 81       	ldd	r24, Y+2	; 0x02
     f16:	28 2f       	mov	r18, r24
     f18:	30 e0       	ldi	r19, 0x00	; 0
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	02 2e       	mov	r0, r18
     f20:	02 c0       	rjmp	.+4      	; 0xf26 <M_DIO_Void_SetPinValue+0x1ce>
     f22:	88 0f       	add	r24, r24
     f24:	99 1f       	adc	r25, r25
     f26:	0a 94       	dec	r0
     f28:	e2 f7       	brpl	.-8      	; 0xf22 <M_DIO_Void_SetPinValue+0x1ca>
     f2a:	80 95       	com	r24
     f2c:	84 23       	and	r24, r20
     f2e:	8c 93       	st	X, r24
     f30:	14 c0       	rjmp	.+40     	; 0xf5a <M_DIO_Void_SetPinValue+0x202>
        case 4: CLR_BIT(PORTD_REG, PIN_NUM); break;
     f32:	a2 e3       	ldi	r26, 0x32	; 50
     f34:	b0 e0       	ldi	r27, 0x00	; 0
     f36:	e2 e3       	ldi	r30, 0x32	; 50
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	80 81       	ld	r24, Z
     f3c:	48 2f       	mov	r20, r24
     f3e:	8a 81       	ldd	r24, Y+2	; 0x02
     f40:	28 2f       	mov	r18, r24
     f42:	30 e0       	ldi	r19, 0x00	; 0
     f44:	81 e0       	ldi	r24, 0x01	; 1
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	02 2e       	mov	r0, r18
     f4a:	02 c0       	rjmp	.+4      	; 0xf50 <M_DIO_Void_SetPinValue+0x1f8>
     f4c:	88 0f       	add	r24, r24
     f4e:	99 1f       	adc	r25, r25
     f50:	0a 94       	dec	r0
     f52:	e2 f7       	brpl	.-8      	; 0xf4c <M_DIO_Void_SetPinValue+0x1f4>
     f54:	80 95       	com	r24
     f56:	84 23       	and	r24, r20
     f58:	8c 93       	st	X, r24
        }
    }
}
     f5a:	28 96       	adiw	r28, 0x08	; 8
     f5c:	0f b6       	in	r0, 0x3f	; 63
     f5e:	f8 94       	cli
     f60:	de bf       	out	0x3e, r29	; 62
     f62:	0f be       	out	0x3f, r0	; 63
     f64:	cd bf       	out	0x3d, r28	; 61
     f66:	cf 91       	pop	r28
     f68:	df 91       	pop	r29
     f6a:	08 95       	ret

00000f6c <M_DIO_U8_GetPinValue>:

u8 M_DIO_U8_GetPinValue(u8 PORT_PIN)
{
     f6c:	df 93       	push	r29
     f6e:	cf 93       	push	r28
     f70:	00 d0       	rcall	.+0      	; 0xf72 <M_DIO_U8_GetPinValue+0x6>
     f72:	00 d0       	rcall	.+0      	; 0xf74 <M_DIO_U8_GetPinValue+0x8>
     f74:	00 d0       	rcall	.+0      	; 0xf76 <M_DIO_U8_GetPinValue+0xa>
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	8b 83       	std	Y+3, r24	; 0x03
	u8 PIN_NUM = PORT_PIN %10;
     f7c:	8b 81       	ldd	r24, Y+3	; 0x03
     f7e:	9a e0       	ldi	r25, 0x0A	; 10
     f80:	69 2f       	mov	r22, r25
     f82:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
     f86:	89 2f       	mov	r24, r25
     f88:	8a 83       	std	Y+2, r24	; 0x02
	u8 PORT_NUM = PORT_PIN /10;
     f8a:	8b 81       	ldd	r24, Y+3	; 0x03
     f8c:	9a e0       	ldi	r25, 0x0A	; 10
     f8e:	69 2f       	mov	r22, r25
     f90:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
     f94:	89 83       	std	Y+1, r24	; 0x01

    switch(PORT_NUM)
     f96:	89 81       	ldd	r24, Y+1	; 0x01
     f98:	28 2f       	mov	r18, r24
     f9a:	30 e0       	ldi	r19, 0x00	; 0
     f9c:	3e 83       	std	Y+6, r19	; 0x06
     f9e:	2d 83       	std	Y+5, r18	; 0x05
     fa0:	4d 81       	ldd	r20, Y+5	; 0x05
     fa2:	5e 81       	ldd	r21, Y+6	; 0x06
     fa4:	42 30       	cpi	r20, 0x02	; 2
     fa6:	51 05       	cpc	r21, r1
     fa8:	49 f1       	breq	.+82     	; 0xffc <M_DIO_U8_GetPinValue+0x90>
     faa:	8d 81       	ldd	r24, Y+5	; 0x05
     fac:	9e 81       	ldd	r25, Y+6	; 0x06
     fae:	83 30       	cpi	r24, 0x03	; 3
     fb0:	91 05       	cpc	r25, r1
     fb2:	34 f4       	brge	.+12     	; 0xfc0 <M_DIO_U8_GetPinValue+0x54>
     fb4:	2d 81       	ldd	r18, Y+5	; 0x05
     fb6:	3e 81       	ldd	r19, Y+6	; 0x06
     fb8:	21 30       	cpi	r18, 0x01	; 1
     fba:	31 05       	cpc	r19, r1
     fbc:	61 f0       	breq	.+24     	; 0xfd6 <M_DIO_U8_GetPinValue+0x6a>
     fbe:	57 c0       	rjmp	.+174    	; 0x106e <M_DIO_U8_GetPinValue+0x102>
     fc0:	4d 81       	ldd	r20, Y+5	; 0x05
     fc2:	5e 81       	ldd	r21, Y+6	; 0x06
     fc4:	43 30       	cpi	r20, 0x03	; 3
     fc6:	51 05       	cpc	r21, r1
     fc8:	61 f1       	breq	.+88     	; 0x1022 <M_DIO_U8_GetPinValue+0xb6>
     fca:	8d 81       	ldd	r24, Y+5	; 0x05
     fcc:	9e 81       	ldd	r25, Y+6	; 0x06
     fce:	84 30       	cpi	r24, 0x04	; 4
     fd0:	91 05       	cpc	r25, r1
     fd2:	d1 f1       	breq	.+116    	; 0x1048 <M_DIO_U8_GetPinValue+0xdc>
     fd4:	4c c0       	rjmp	.+152    	; 0x106e <M_DIO_U8_GetPinValue+0x102>
    {
    case 1: //portA
        return GET_BIT(PINA_REG, PIN_NUM);
     fd6:	e9 e3       	ldi	r30, 0x39	; 57
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	28 2f       	mov	r18, r24
     fde:	30 e0       	ldi	r19, 0x00	; 0
     fe0:	8a 81       	ldd	r24, Y+2	; 0x02
     fe2:	88 2f       	mov	r24, r24
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	a9 01       	movw	r20, r18
     fe8:	02 c0       	rjmp	.+4      	; 0xfee <M_DIO_U8_GetPinValue+0x82>
     fea:	55 95       	asr	r21
     fec:	47 95       	ror	r20
     fee:	8a 95       	dec	r24
     ff0:	e2 f7       	brpl	.-8      	; 0xfea <M_DIO_U8_GetPinValue+0x7e>
     ff2:	ca 01       	movw	r24, r20
     ff4:	58 2f       	mov	r21, r24
     ff6:	51 70       	andi	r21, 0x01	; 1
     ff8:	5c 83       	std	Y+4, r21	; 0x04
     ffa:	3a c0       	rjmp	.+116    	; 0x1070 <M_DIO_U8_GetPinValue+0x104>
        break;
    case 2: //portB
        return GET_BIT(PINB_REG, PIN_NUM);
     ffc:	e6 e3       	ldi	r30, 0x36	; 54
     ffe:	f0 e0       	ldi	r31, 0x00	; 0
    1000:	80 81       	ld	r24, Z
    1002:	28 2f       	mov	r18, r24
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	8a 81       	ldd	r24, Y+2	; 0x02
    1008:	88 2f       	mov	r24, r24
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	a9 01       	movw	r20, r18
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <M_DIO_U8_GetPinValue+0xa8>
    1010:	55 95       	asr	r21
    1012:	47 95       	ror	r20
    1014:	8a 95       	dec	r24
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <M_DIO_U8_GetPinValue+0xa4>
    1018:	ca 01       	movw	r24, r20
    101a:	58 2f       	mov	r21, r24
    101c:	51 70       	andi	r21, 0x01	; 1
    101e:	5c 83       	std	Y+4, r21	; 0x04
    1020:	27 c0       	rjmp	.+78     	; 0x1070 <M_DIO_U8_GetPinValue+0x104>
        break;
    case 3: //portC
        return GET_BIT(PINC_REG, PIN_NUM);
    1022:	e3 e3       	ldi	r30, 0x33	; 51
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	28 2f       	mov	r18, r24
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	8a 81       	ldd	r24, Y+2	; 0x02
    102e:	88 2f       	mov	r24, r24
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	a9 01       	movw	r20, r18
    1034:	02 c0       	rjmp	.+4      	; 0x103a <M_DIO_U8_GetPinValue+0xce>
    1036:	55 95       	asr	r21
    1038:	47 95       	ror	r20
    103a:	8a 95       	dec	r24
    103c:	e2 f7       	brpl	.-8      	; 0x1036 <M_DIO_U8_GetPinValue+0xca>
    103e:	ca 01       	movw	r24, r20
    1040:	58 2f       	mov	r21, r24
    1042:	51 70       	andi	r21, 0x01	; 1
    1044:	5c 83       	std	Y+4, r21	; 0x04
    1046:	14 c0       	rjmp	.+40     	; 0x1070 <M_DIO_U8_GetPinValue+0x104>
        break;
    case 4: //portD
        return GET_BIT(PIND_REG, PIN_NUM);
    1048:	e0 e3       	ldi	r30, 0x30	; 48
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	80 81       	ld	r24, Z
    104e:	28 2f       	mov	r18, r24
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	8a 81       	ldd	r24, Y+2	; 0x02
    1054:	88 2f       	mov	r24, r24
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	a9 01       	movw	r20, r18
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <M_DIO_U8_GetPinValue+0xf4>
    105c:	55 95       	asr	r21
    105e:	47 95       	ror	r20
    1060:	8a 95       	dec	r24
    1062:	e2 f7       	brpl	.-8      	; 0x105c <M_DIO_U8_GetPinValue+0xf0>
    1064:	ca 01       	movw	r24, r20
    1066:	58 2f       	mov	r21, r24
    1068:	51 70       	andi	r21, 0x01	; 1
    106a:	5c 83       	std	Y+4, r21	; 0x04
    106c:	01 c0       	rjmp	.+2      	; 0x1070 <M_DIO_U8_GetPinValue+0x104>
        break;
    }

    return 0;
    106e:	1c 82       	std	Y+4, r1	; 0x04
    1070:	8c 81       	ldd	r24, Y+4	; 0x04

}
    1072:	26 96       	adiw	r28, 0x06	; 6
    1074:	0f b6       	in	r0, 0x3f	; 63
    1076:	f8 94       	cli
    1078:	de bf       	out	0x3e, r29	; 62
    107a:	0f be       	out	0x3f, r0	; 63
    107c:	cd bf       	out	0x3d, r28	; 61
    107e:	cf 91       	pop	r28
    1080:	df 91       	pop	r29
    1082:	08 95       	ret

00001084 <M_DIO_Void_SetPinPullUpRes>:

void M_DIO_Void_SetPinPullUpRes(u8 PORT_PIN, u8 U8_Copy_State)
{
    1084:	df 93       	push	r29
    1086:	cf 93       	push	r28
    1088:	cd b7       	in	r28, 0x3d	; 61
    108a:	de b7       	in	r29, 0x3e	; 62
    108c:	2a 97       	sbiw	r28, 0x0a	; 10
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	f8 94       	cli
    1092:	de bf       	out	0x3e, r29	; 62
    1094:	0f be       	out	0x3f, r0	; 63
    1096:	cd bf       	out	0x3d, r28	; 61
    1098:	8b 83       	std	Y+3, r24	; 0x03
    109a:	6c 83       	std	Y+4, r22	; 0x04
	u8 PIN_NUM = PORT_PIN %10;
    109c:	8b 81       	ldd	r24, Y+3	; 0x03
    109e:	9a e0       	ldi	r25, 0x0A	; 10
    10a0:	69 2f       	mov	r22, r25
    10a2:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
    10a6:	89 2f       	mov	r24, r25
    10a8:	8a 83       	std	Y+2, r24	; 0x02
	u8 PORT_NUM = PORT_PIN /10;
    10aa:	8b 81       	ldd	r24, Y+3	; 0x03
    10ac:	9a e0       	ldi	r25, 0x0A	; 10
    10ae:	69 2f       	mov	r22, r25
    10b0:	0e 94 de 11 	call	0x23bc	; 0x23bc <__udivmodqi4>
    10b4:	89 83       	std	Y+1, r24	; 0x01

	switch(U8_Copy_State)
    10b6:	8c 81       	ldd	r24, Y+4	; 0x04
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	3a 87       	std	Y+10, r19	; 0x0a
    10be:	29 87       	std	Y+9, r18	; 0x09
    10c0:	89 85       	ldd	r24, Y+9	; 0x09
    10c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    10c4:	00 97       	sbiw	r24, 0x00	; 0
    10c6:	09 f4       	brne	.+2      	; 0x10ca <M_DIO_Void_SetPinPullUpRes+0x46>
    10c8:	76 c0       	rjmp	.+236    	; 0x11b6 <M_DIO_Void_SetPinPullUpRes+0x132>
    10ca:	29 85       	ldd	r18, Y+9	; 0x09
    10cc:	3a 85       	ldd	r19, Y+10	; 0x0a
    10ce:	21 30       	cpi	r18, 0x01	; 1
    10d0:	31 05       	cpc	r19, r1
    10d2:	09 f0       	breq	.+2      	; 0x10d6 <M_DIO_Void_SetPinPullUpRes+0x52>
    10d4:	e4 c0       	rjmp	.+456    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
	{
	case Enable:
		switch(PORT_NUM)
    10d6:	89 81       	ldd	r24, Y+1	; 0x01
    10d8:	28 2f       	mov	r18, r24
    10da:	30 e0       	ldi	r19, 0x00	; 0
    10dc:	38 87       	std	Y+8, r19	; 0x08
    10de:	2f 83       	std	Y+7, r18	; 0x07
    10e0:	8f 81       	ldd	r24, Y+7	; 0x07
    10e2:	98 85       	ldd	r25, Y+8	; 0x08
    10e4:	82 30       	cpi	r24, 0x02	; 2
    10e6:	91 05       	cpc	r25, r1
    10e8:	51 f1       	breq	.+84     	; 0x113e <M_DIO_Void_SetPinPullUpRes+0xba>
    10ea:	2f 81       	ldd	r18, Y+7	; 0x07
    10ec:	38 85       	ldd	r19, Y+8	; 0x08
    10ee:	23 30       	cpi	r18, 0x03	; 3
    10f0:	31 05       	cpc	r19, r1
    10f2:	34 f4       	brge	.+12     	; 0x1100 <M_DIO_Void_SetPinPullUpRes+0x7c>
    10f4:	8f 81       	ldd	r24, Y+7	; 0x07
    10f6:	98 85       	ldd	r25, Y+8	; 0x08
    10f8:	81 30       	cpi	r24, 0x01	; 1
    10fa:	91 05       	cpc	r25, r1
    10fc:	61 f0       	breq	.+24     	; 0x1116 <M_DIO_Void_SetPinPullUpRes+0x92>
    10fe:	cf c0       	rjmp	.+414    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
    1100:	2f 81       	ldd	r18, Y+7	; 0x07
    1102:	38 85       	ldd	r19, Y+8	; 0x08
    1104:	23 30       	cpi	r18, 0x03	; 3
    1106:	31 05       	cpc	r19, r1
    1108:	71 f1       	breq	.+92     	; 0x1166 <M_DIO_Void_SetPinPullUpRes+0xe2>
    110a:	8f 81       	ldd	r24, Y+7	; 0x07
    110c:	98 85       	ldd	r25, Y+8	; 0x08
    110e:	84 30       	cpi	r24, 0x04	; 4
    1110:	91 05       	cpc	r25, r1
    1112:	e9 f1       	breq	.+122    	; 0x118e <M_DIO_Void_SetPinPullUpRes+0x10a>
    1114:	c4 c0       	rjmp	.+392    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		{
		case 1: SET_BIT(PORTA_REG,  PIN_NUM); break;
    1116:	ab e3       	ldi	r26, 0x3B	; 59
    1118:	b0 e0       	ldi	r27, 0x00	; 0
    111a:	eb e3       	ldi	r30, 0x3B	; 59
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	48 2f       	mov	r20, r24
    1122:	8a 81       	ldd	r24, Y+2	; 0x02
    1124:	28 2f       	mov	r18, r24
    1126:	30 e0       	ldi	r19, 0x00	; 0
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	02 2e       	mov	r0, r18
    112e:	02 c0       	rjmp	.+4      	; 0x1134 <M_DIO_Void_SetPinPullUpRes+0xb0>
    1130:	88 0f       	add	r24, r24
    1132:	99 1f       	adc	r25, r25
    1134:	0a 94       	dec	r0
    1136:	e2 f7       	brpl	.-8      	; 0x1130 <M_DIO_Void_SetPinPullUpRes+0xac>
    1138:	84 2b       	or	r24, r20
    113a:	8c 93       	st	X, r24
    113c:	b0 c0       	rjmp	.+352    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		case 2: SET_BIT(PORTB_REG,  PIN_NUM); break;
    113e:	a8 e3       	ldi	r26, 0x38	; 56
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	e8 e3       	ldi	r30, 0x38	; 56
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	48 2f       	mov	r20, r24
    114a:	8a 81       	ldd	r24, Y+2	; 0x02
    114c:	28 2f       	mov	r18, r24
    114e:	30 e0       	ldi	r19, 0x00	; 0
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	02 2e       	mov	r0, r18
    1156:	02 c0       	rjmp	.+4      	; 0x115c <M_DIO_Void_SetPinPullUpRes+0xd8>
    1158:	88 0f       	add	r24, r24
    115a:	99 1f       	adc	r25, r25
    115c:	0a 94       	dec	r0
    115e:	e2 f7       	brpl	.-8      	; 0x1158 <M_DIO_Void_SetPinPullUpRes+0xd4>
    1160:	84 2b       	or	r24, r20
    1162:	8c 93       	st	X, r24
    1164:	9c c0       	rjmp	.+312    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		case 3: SET_BIT(PORTC_REG,  PIN_NUM); break;
    1166:	a5 e3       	ldi	r26, 0x35	; 53
    1168:	b0 e0       	ldi	r27, 0x00	; 0
    116a:	e5 e3       	ldi	r30, 0x35	; 53
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	48 2f       	mov	r20, r24
    1172:	8a 81       	ldd	r24, Y+2	; 0x02
    1174:	28 2f       	mov	r18, r24
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	81 e0       	ldi	r24, 0x01	; 1
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	02 2e       	mov	r0, r18
    117e:	02 c0       	rjmp	.+4      	; 0x1184 <M_DIO_Void_SetPinPullUpRes+0x100>
    1180:	88 0f       	add	r24, r24
    1182:	99 1f       	adc	r25, r25
    1184:	0a 94       	dec	r0
    1186:	e2 f7       	brpl	.-8      	; 0x1180 <M_DIO_Void_SetPinPullUpRes+0xfc>
    1188:	84 2b       	or	r24, r20
    118a:	8c 93       	st	X, r24
    118c:	88 c0       	rjmp	.+272    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		case 4: SET_BIT(PORTD_REG,  PIN_NUM); break;
    118e:	a2 e3       	ldi	r26, 0x32	; 50
    1190:	b0 e0       	ldi	r27, 0x00	; 0
    1192:	e2 e3       	ldi	r30, 0x32	; 50
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	48 2f       	mov	r20, r24
    119a:	8a 81       	ldd	r24, Y+2	; 0x02
    119c:	28 2f       	mov	r18, r24
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	02 2e       	mov	r0, r18
    11a6:	02 c0       	rjmp	.+4      	; 0x11ac <M_DIO_Void_SetPinPullUpRes+0x128>
    11a8:	88 0f       	add	r24, r24
    11aa:	99 1f       	adc	r25, r25
    11ac:	0a 94       	dec	r0
    11ae:	e2 f7       	brpl	.-8      	; 0x11a8 <M_DIO_Void_SetPinPullUpRes+0x124>
    11b0:	84 2b       	or	r24, r20
    11b2:	8c 93       	st	X, r24
    11b4:	74 c0       	rjmp	.+232    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		}
	break;

	case Disable:
		switch(PORT_NUM)
    11b6:	89 81       	ldd	r24, Y+1	; 0x01
    11b8:	28 2f       	mov	r18, r24
    11ba:	30 e0       	ldi	r19, 0x00	; 0
    11bc:	3e 83       	std	Y+6, r19	; 0x06
    11be:	2d 83       	std	Y+5, r18	; 0x05
    11c0:	8d 81       	ldd	r24, Y+5	; 0x05
    11c2:	9e 81       	ldd	r25, Y+6	; 0x06
    11c4:	82 30       	cpi	r24, 0x02	; 2
    11c6:	91 05       	cpc	r25, r1
    11c8:	61 f1       	breq	.+88     	; 0x1222 <M_DIO_Void_SetPinPullUpRes+0x19e>
    11ca:	2d 81       	ldd	r18, Y+5	; 0x05
    11cc:	3e 81       	ldd	r19, Y+6	; 0x06
    11ce:	23 30       	cpi	r18, 0x03	; 3
    11d0:	31 05       	cpc	r19, r1
    11d2:	34 f4       	brge	.+12     	; 0x11e0 <M_DIO_Void_SetPinPullUpRes+0x15c>
    11d4:	8d 81       	ldd	r24, Y+5	; 0x05
    11d6:	9e 81       	ldd	r25, Y+6	; 0x06
    11d8:	81 30       	cpi	r24, 0x01	; 1
    11da:	91 05       	cpc	r25, r1
    11dc:	69 f0       	breq	.+26     	; 0x11f8 <M_DIO_Void_SetPinPullUpRes+0x174>
    11de:	5f c0       	rjmp	.+190    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
    11e0:	2d 81       	ldd	r18, Y+5	; 0x05
    11e2:	3e 81       	ldd	r19, Y+6	; 0x06
    11e4:	23 30       	cpi	r18, 0x03	; 3
    11e6:	31 05       	cpc	r19, r1
    11e8:	89 f1       	breq	.+98     	; 0x124c <M_DIO_Void_SetPinPullUpRes+0x1c8>
    11ea:	8d 81       	ldd	r24, Y+5	; 0x05
    11ec:	9e 81       	ldd	r25, Y+6	; 0x06
    11ee:	84 30       	cpi	r24, 0x04	; 4
    11f0:	91 05       	cpc	r25, r1
    11f2:	09 f4       	brne	.+2      	; 0x11f6 <M_DIO_Void_SetPinPullUpRes+0x172>
    11f4:	40 c0       	rjmp	.+128    	; 0x1276 <M_DIO_Void_SetPinPullUpRes+0x1f2>
    11f6:	53 c0       	rjmp	.+166    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		{
		case 1: CLR_BIT(PORTA_REG,  PIN_NUM); break;
    11f8:	ab e3       	ldi	r26, 0x3B	; 59
    11fa:	b0 e0       	ldi	r27, 0x00	; 0
    11fc:	eb e3       	ldi	r30, 0x3B	; 59
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	80 81       	ld	r24, Z
    1202:	48 2f       	mov	r20, r24
    1204:	8a 81       	ldd	r24, Y+2	; 0x02
    1206:	28 2f       	mov	r18, r24
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	81 e0       	ldi	r24, 0x01	; 1
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	02 2e       	mov	r0, r18
    1210:	02 c0       	rjmp	.+4      	; 0x1216 <M_DIO_Void_SetPinPullUpRes+0x192>
    1212:	88 0f       	add	r24, r24
    1214:	99 1f       	adc	r25, r25
    1216:	0a 94       	dec	r0
    1218:	e2 f7       	brpl	.-8      	; 0x1212 <M_DIO_Void_SetPinPullUpRes+0x18e>
    121a:	80 95       	com	r24
    121c:	84 23       	and	r24, r20
    121e:	8c 93       	st	X, r24
    1220:	3e c0       	rjmp	.+124    	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		case 2: CLR_BIT(PORTB_REG,  PIN_NUM); break;
    1222:	a8 e3       	ldi	r26, 0x38	; 56
    1224:	b0 e0       	ldi	r27, 0x00	; 0
    1226:	e8 e3       	ldi	r30, 0x38	; 56
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	80 81       	ld	r24, Z
    122c:	48 2f       	mov	r20, r24
    122e:	8a 81       	ldd	r24, Y+2	; 0x02
    1230:	28 2f       	mov	r18, r24
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	81 e0       	ldi	r24, 0x01	; 1
    1236:	90 e0       	ldi	r25, 0x00	; 0
    1238:	02 2e       	mov	r0, r18
    123a:	02 c0       	rjmp	.+4      	; 0x1240 <M_DIO_Void_SetPinPullUpRes+0x1bc>
    123c:	88 0f       	add	r24, r24
    123e:	99 1f       	adc	r25, r25
    1240:	0a 94       	dec	r0
    1242:	e2 f7       	brpl	.-8      	; 0x123c <M_DIO_Void_SetPinPullUpRes+0x1b8>
    1244:	80 95       	com	r24
    1246:	84 23       	and	r24, r20
    1248:	8c 93       	st	X, r24
    124a:	29 c0       	rjmp	.+82     	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		case 3: CLR_BIT(PORTC_REG,  PIN_NUM); break;
    124c:	a5 e3       	ldi	r26, 0x35	; 53
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	e5 e3       	ldi	r30, 0x35	; 53
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	48 2f       	mov	r20, r24
    1258:	8a 81       	ldd	r24, Y+2	; 0x02
    125a:	28 2f       	mov	r18, r24
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	81 e0       	ldi	r24, 0x01	; 1
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	02 2e       	mov	r0, r18
    1264:	02 c0       	rjmp	.+4      	; 0x126a <M_DIO_Void_SetPinPullUpRes+0x1e6>
    1266:	88 0f       	add	r24, r24
    1268:	99 1f       	adc	r25, r25
    126a:	0a 94       	dec	r0
    126c:	e2 f7       	brpl	.-8      	; 0x1266 <M_DIO_Void_SetPinPullUpRes+0x1e2>
    126e:	80 95       	com	r24
    1270:	84 23       	and	r24, r20
    1272:	8c 93       	st	X, r24
    1274:	14 c0       	rjmp	.+40     	; 0x129e <M_DIO_Void_SetPinPullUpRes+0x21a>
		case 4: CLR_BIT(PORTD_REG,  PIN_NUM); break;
    1276:	a2 e3       	ldi	r26, 0x32	; 50
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	e2 e3       	ldi	r30, 0x32	; 50
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	48 2f       	mov	r20, r24
    1282:	8a 81       	ldd	r24, Y+2	; 0x02
    1284:	28 2f       	mov	r18, r24
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	81 e0       	ldi	r24, 0x01	; 1
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	02 2e       	mov	r0, r18
    128e:	02 c0       	rjmp	.+4      	; 0x1294 <M_DIO_Void_SetPinPullUpRes+0x210>
    1290:	88 0f       	add	r24, r24
    1292:	99 1f       	adc	r25, r25
    1294:	0a 94       	dec	r0
    1296:	e2 f7       	brpl	.-8      	; 0x1290 <M_DIO_Void_SetPinPullUpRes+0x20c>
    1298:	80 95       	com	r24
    129a:	84 23       	and	r24, r20
    129c:	8c 93       	st	X, r24
		}
	break;
	}

}
    129e:	2a 96       	adiw	r28, 0x0a	; 10
    12a0:	0f b6       	in	r0, 0x3f	; 63
    12a2:	f8 94       	cli
    12a4:	de bf       	out	0x3e, r29	; 62
    12a6:	0f be       	out	0x3f, r0	; 63
    12a8:	cd bf       	out	0x3d, r28	; 61
    12aa:	cf 91       	pop	r28
    12ac:	df 91       	pop	r29
    12ae:	08 95       	ret

000012b0 <Disable_Pullup>:

void Disable_Pullup()
{
    12b0:	df 93       	push	r29
    12b2:	cf 93       	push	r28
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62
    SFIOR_REG |=(1<<2);
    12b8:	a0 e5       	ldi	r26, 0x50	; 80
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	e0 e5       	ldi	r30, 0x50	; 80
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	84 60       	ori	r24, 0x04	; 4
    12c4:	8c 93       	st	X, r24
}
    12c6:	cf 91       	pop	r28
    12c8:	df 91       	pop	r29
    12ca:	08 95       	ret

000012cc <M_EXTINT_void_ExtintEnable>:
extern u8 active_tick_counts;
extern u8 deactive_tick_counts;

static void (*EXINT_AppfuncEXTINT[3])(void);
void M_EXTINT_void_ExtintEnable(u8 EXINT_NUM, u8 EXTINT_SEN)
{
    12cc:	df 93       	push	r29
    12ce:	cf 93       	push	r28
    12d0:	cd b7       	in	r28, 0x3d	; 61
    12d2:	de b7       	in	r29, 0x3e	; 62
    12d4:	2a 97       	sbiw	r28, 0x0a	; 10
    12d6:	0f b6       	in	r0, 0x3f	; 63
    12d8:	f8 94       	cli
    12da:	de bf       	out	0x3e, r29	; 62
    12dc:	0f be       	out	0x3f, r0	; 63
    12de:	cd bf       	out	0x3d, r28	; 61
    12e0:	89 83       	std	Y+1, r24	; 0x01
    12e2:	6a 83       	std	Y+2, r22	; 0x02



	switch(EXINT_NUM)
    12e4:	89 81       	ldd	r24, Y+1	; 0x01
    12e6:	28 2f       	mov	r18, r24
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	3a 87       	std	Y+10, r19	; 0x0a
    12ec:	29 87       	std	Y+9, r18	; 0x09
    12ee:	89 85       	ldd	r24, Y+9	; 0x09
    12f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    12f2:	81 30       	cpi	r24, 0x01	; 1
    12f4:	91 05       	cpc	r25, r1
    12f6:	09 f4       	brne	.+2      	; 0x12fa <M_EXTINT_void_ExtintEnable+0x2e>
    12f8:	6d c0       	rjmp	.+218    	; 0x13d4 <M_EXTINT_void_ExtintEnable+0x108>
    12fa:	29 85       	ldd	r18, Y+9	; 0x09
    12fc:	3a 85       	ldd	r19, Y+10	; 0x0a
    12fe:	22 30       	cpi	r18, 0x02	; 2
    1300:	31 05       	cpc	r19, r1
    1302:	09 f4       	brne	.+2      	; 0x1306 <M_EXTINT_void_ExtintEnable+0x3a>
    1304:	c9 c0       	rjmp	.+402    	; 0x1498 <M_EXTINT_void_ExtintEnable+0x1cc>
    1306:	89 85       	ldd	r24, Y+9	; 0x09
    1308:	9a 85       	ldd	r25, Y+10	; 0x0a
    130a:	00 97       	sbiw	r24, 0x00	; 0
    130c:	09 f0       	breq	.+2      	; 0x1310 <M_EXTINT_void_ExtintEnable+0x44>
    130e:	ea c0       	rjmp	.+468    	; 0x14e4 <M_EXTINT_void_ExtintEnable+0x218>
	{
	case 0:
		switch(EXTINT_SEN)
    1310:	8a 81       	ldd	r24, Y+2	; 0x02
    1312:	28 2f       	mov	r18, r24
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	38 87       	std	Y+8, r19	; 0x08
    1318:	2f 83       	std	Y+7, r18	; 0x07
    131a:	8f 81       	ldd	r24, Y+7	; 0x07
    131c:	98 85       	ldd	r25, Y+8	; 0x08
    131e:	81 30       	cpi	r24, 0x01	; 1
    1320:	91 05       	cpc	r25, r1
    1322:	21 f1       	breq	.+72     	; 0x136c <M_EXTINT_void_ExtintEnable+0xa0>
    1324:	2f 81       	ldd	r18, Y+7	; 0x07
    1326:	38 85       	ldd	r19, Y+8	; 0x08
    1328:	22 30       	cpi	r18, 0x02	; 2
    132a:	31 05       	cpc	r19, r1
    132c:	2c f4       	brge	.+10     	; 0x1338 <M_EXTINT_void_ExtintEnable+0x6c>
    132e:	8f 81       	ldd	r24, Y+7	; 0x07
    1330:	98 85       	ldd	r25, Y+8	; 0x08
    1332:	00 97       	sbiw	r24, 0x00	; 0
    1334:	61 f0       	breq	.+24     	; 0x134e <M_EXTINT_void_ExtintEnable+0x82>
    1336:	46 c0       	rjmp	.+140    	; 0x13c4 <M_EXTINT_void_ExtintEnable+0xf8>
    1338:	2f 81       	ldd	r18, Y+7	; 0x07
    133a:	38 85       	ldd	r19, Y+8	; 0x08
    133c:	22 30       	cpi	r18, 0x02	; 2
    133e:	31 05       	cpc	r19, r1
    1340:	21 f1       	breq	.+72     	; 0x138a <M_EXTINT_void_ExtintEnable+0xbe>
    1342:	8f 81       	ldd	r24, Y+7	; 0x07
    1344:	98 85       	ldd	r25, Y+8	; 0x08
    1346:	83 30       	cpi	r24, 0x03	; 3
    1348:	91 05       	cpc	r25, r1
    134a:	71 f1       	breq	.+92     	; 0x13a8 <M_EXTINT_void_ExtintEnable+0xdc>
    134c:	3b c0       	rjmp	.+118    	; 0x13c4 <M_EXTINT_void_ExtintEnable+0xf8>
		{
		case LOW_LEVEL:
			CLR_BIT(MCUCR_REG, ISC00_PIN);
    134e:	a5 e5       	ldi	r26, 0x55	; 85
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e5 e5       	ldi	r30, 0x55	; 85
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	8e 7f       	andi	r24, 0xFE	; 254
    135a:	8c 93       	st	X, r24
			CLR_BIT(MCUCR_REG, ISC01_PIN);
    135c:	a5 e5       	ldi	r26, 0x55	; 85
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	e5 e5       	ldi	r30, 0x55	; 85
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	8d 7f       	andi	r24, 0xFD	; 253
    1368:	8c 93       	st	X, r24
    136a:	2c c0       	rjmp	.+88     	; 0x13c4 <M_EXTINT_void_ExtintEnable+0xf8>
			break;
		case LOGIC_CHANGE:
			SET_BIT(MCUCR_REG, ISC00_PIN);
    136c:	a5 e5       	ldi	r26, 0x55	; 85
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	e5 e5       	ldi	r30, 0x55	; 85
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	81 60       	ori	r24, 0x01	; 1
    1378:	8c 93       	st	X, r24
			CLR_BIT(MCUCR_REG, ISC01_PIN);
    137a:	a5 e5       	ldi	r26, 0x55	; 85
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e5 e5       	ldi	r30, 0x55	; 85
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	8d 7f       	andi	r24, 0xFD	; 253
    1386:	8c 93       	st	X, r24
    1388:	1d c0       	rjmp	.+58     	; 0x13c4 <M_EXTINT_void_ExtintEnable+0xf8>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR_REG, ISC00_PIN);
    138a:	a5 e5       	ldi	r26, 0x55	; 85
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	e5 e5       	ldi	r30, 0x55	; 85
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	8e 7f       	andi	r24, 0xFE	; 254
    1396:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG, ISC01_PIN);
    1398:	a5 e5       	ldi	r26, 0x55	; 85
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	e5 e5       	ldi	r30, 0x55	; 85
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	82 60       	ori	r24, 0x02	; 2
    13a4:	8c 93       	st	X, r24
    13a6:	0e c0       	rjmp	.+28     	; 0x13c4 <M_EXTINT_void_ExtintEnable+0xf8>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR_REG, ISC00_PIN);
    13a8:	a5 e5       	ldi	r26, 0x55	; 85
    13aa:	b0 e0       	ldi	r27, 0x00	; 0
    13ac:	e5 e5       	ldi	r30, 0x55	; 85
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	81 60       	ori	r24, 0x01	; 1
    13b4:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG, ISC01_PIN);
    13b6:	a5 e5       	ldi	r26, 0x55	; 85
    13b8:	b0 e0       	ldi	r27, 0x00	; 0
    13ba:	e5 e5       	ldi	r30, 0x55	; 85
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	80 81       	ld	r24, Z
    13c0:	82 60       	ori	r24, 0x02	; 2
    13c2:	8c 93       	st	X, r24
			break;
		}
		SET_BIT(GICR_REG, INT0_PIN);
    13c4:	ab e5       	ldi	r26, 0x5B	; 91
    13c6:	b0 e0       	ldi	r27, 0x00	; 0
    13c8:	eb e5       	ldi	r30, 0x5B	; 91
    13ca:	f0 e0       	ldi	r31, 0x00	; 0
    13cc:	80 81       	ld	r24, Z
    13ce:	80 64       	ori	r24, 0x40	; 64
    13d0:	8c 93       	st	X, r24
    13d2:	88 c0       	rjmp	.+272    	; 0x14e4 <M_EXTINT_void_ExtintEnable+0x218>
		break;

	case 1:
		switch(EXTINT_SEN)
    13d4:	8a 81       	ldd	r24, Y+2	; 0x02
    13d6:	28 2f       	mov	r18, r24
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	3e 83       	std	Y+6, r19	; 0x06
    13dc:	2d 83       	std	Y+5, r18	; 0x05
    13de:	8d 81       	ldd	r24, Y+5	; 0x05
    13e0:	9e 81       	ldd	r25, Y+6	; 0x06
    13e2:	81 30       	cpi	r24, 0x01	; 1
    13e4:	91 05       	cpc	r25, r1
    13e6:	21 f1       	breq	.+72     	; 0x1430 <M_EXTINT_void_ExtintEnable+0x164>
    13e8:	2d 81       	ldd	r18, Y+5	; 0x05
    13ea:	3e 81       	ldd	r19, Y+6	; 0x06
    13ec:	22 30       	cpi	r18, 0x02	; 2
    13ee:	31 05       	cpc	r19, r1
    13f0:	2c f4       	brge	.+10     	; 0x13fc <M_EXTINT_void_ExtintEnable+0x130>
    13f2:	8d 81       	ldd	r24, Y+5	; 0x05
    13f4:	9e 81       	ldd	r25, Y+6	; 0x06
    13f6:	00 97       	sbiw	r24, 0x00	; 0
    13f8:	61 f0       	breq	.+24     	; 0x1412 <M_EXTINT_void_ExtintEnable+0x146>
    13fa:	46 c0       	rjmp	.+140    	; 0x1488 <M_EXTINT_void_ExtintEnable+0x1bc>
    13fc:	2d 81       	ldd	r18, Y+5	; 0x05
    13fe:	3e 81       	ldd	r19, Y+6	; 0x06
    1400:	22 30       	cpi	r18, 0x02	; 2
    1402:	31 05       	cpc	r19, r1
    1404:	21 f1       	breq	.+72     	; 0x144e <M_EXTINT_void_ExtintEnable+0x182>
    1406:	8d 81       	ldd	r24, Y+5	; 0x05
    1408:	9e 81       	ldd	r25, Y+6	; 0x06
    140a:	83 30       	cpi	r24, 0x03	; 3
    140c:	91 05       	cpc	r25, r1
    140e:	71 f1       	breq	.+92     	; 0x146c <M_EXTINT_void_ExtintEnable+0x1a0>
    1410:	3b c0       	rjmp	.+118    	; 0x1488 <M_EXTINT_void_ExtintEnable+0x1bc>
		{
		case LOW_LEVEL:
			CLR_BIT(MCUCR_REG, ISC10_PIN);
    1412:	a5 e5       	ldi	r26, 0x55	; 85
    1414:	b0 e0       	ldi	r27, 0x00	; 0
    1416:	e5 e5       	ldi	r30, 0x55	; 85
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	80 81       	ld	r24, Z
    141c:	8b 7f       	andi	r24, 0xFB	; 251
    141e:	8c 93       	st	X, r24
			CLR_BIT(MCUCR_REG, ISC11_PIN);
    1420:	a5 e5       	ldi	r26, 0x55	; 85
    1422:	b0 e0       	ldi	r27, 0x00	; 0
    1424:	e5 e5       	ldi	r30, 0x55	; 85
    1426:	f0 e0       	ldi	r31, 0x00	; 0
    1428:	80 81       	ld	r24, Z
    142a:	87 7f       	andi	r24, 0xF7	; 247
    142c:	8c 93       	st	X, r24
    142e:	2c c0       	rjmp	.+88     	; 0x1488 <M_EXTINT_void_ExtintEnable+0x1bc>
			break;
		case LOGIC_CHANGE:
			SET_BIT(MCUCR_REG, ISC10_PIN);
    1430:	a5 e5       	ldi	r26, 0x55	; 85
    1432:	b0 e0       	ldi	r27, 0x00	; 0
    1434:	e5 e5       	ldi	r30, 0x55	; 85
    1436:	f0 e0       	ldi	r31, 0x00	; 0
    1438:	80 81       	ld	r24, Z
    143a:	84 60       	ori	r24, 0x04	; 4
    143c:	8c 93       	st	X, r24
			CLR_BIT(MCUCR_REG, ISC11_PIN);
    143e:	a5 e5       	ldi	r26, 0x55	; 85
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e5 e5       	ldi	r30, 0x55	; 85
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	80 81       	ld	r24, Z
    1448:	87 7f       	andi	r24, 0xF7	; 247
    144a:	8c 93       	st	X, r24
    144c:	1d c0       	rjmp	.+58     	; 0x1488 <M_EXTINT_void_ExtintEnable+0x1bc>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR_REG, ISC10_PIN);
    144e:	a5 e5       	ldi	r26, 0x55	; 85
    1450:	b0 e0       	ldi	r27, 0x00	; 0
    1452:	e5 e5       	ldi	r30, 0x55	; 85
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	80 81       	ld	r24, Z
    1458:	8b 7f       	andi	r24, 0xFB	; 251
    145a:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG, ISC11_PIN);
    145c:	a5 e5       	ldi	r26, 0x55	; 85
    145e:	b0 e0       	ldi	r27, 0x00	; 0
    1460:	e5 e5       	ldi	r30, 0x55	; 85
    1462:	f0 e0       	ldi	r31, 0x00	; 0
    1464:	80 81       	ld	r24, Z
    1466:	88 60       	ori	r24, 0x08	; 8
    1468:	8c 93       	st	X, r24
    146a:	0e c0       	rjmp	.+28     	; 0x1488 <M_EXTINT_void_ExtintEnable+0x1bc>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR_REG, ISC10_PIN);
    146c:	a5 e5       	ldi	r26, 0x55	; 85
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	e5 e5       	ldi	r30, 0x55	; 85
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	84 60       	ori	r24, 0x04	; 4
    1478:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG, ISC11_PIN);
    147a:	a5 e5       	ldi	r26, 0x55	; 85
    147c:	b0 e0       	ldi	r27, 0x00	; 0
    147e:	e5 e5       	ldi	r30, 0x55	; 85
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	88 60       	ori	r24, 0x08	; 8
    1486:	8c 93       	st	X, r24
			break;
		}

	SET_BIT(GICR_REG, INT1_PIN);
    1488:	ab e5       	ldi	r26, 0x5B	; 91
    148a:	b0 e0       	ldi	r27, 0x00	; 0
    148c:	eb e5       	ldi	r30, 0x5B	; 91
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
    1492:	80 68       	ori	r24, 0x80	; 128
    1494:	8c 93       	st	X, r24
    1496:	26 c0       	rjmp	.+76     	; 0x14e4 <M_EXTINT_void_ExtintEnable+0x218>
	break;

	case 2:

		switch(EXTINT_SEN)
    1498:	8a 81       	ldd	r24, Y+2	; 0x02
    149a:	28 2f       	mov	r18, r24
    149c:	30 e0       	ldi	r19, 0x00	; 0
    149e:	3c 83       	std	Y+4, r19	; 0x04
    14a0:	2b 83       	std	Y+3, r18	; 0x03
    14a2:	8b 81       	ldd	r24, Y+3	; 0x03
    14a4:	9c 81       	ldd	r25, Y+4	; 0x04
    14a6:	82 30       	cpi	r24, 0x02	; 2
    14a8:	91 05       	cpc	r25, r1
    14aa:	31 f0       	breq	.+12     	; 0x14b8 <M_EXTINT_void_ExtintEnable+0x1ec>
    14ac:	2b 81       	ldd	r18, Y+3	; 0x03
    14ae:	3c 81       	ldd	r19, Y+4	; 0x04
    14b0:	23 30       	cpi	r18, 0x03	; 3
    14b2:	31 05       	cpc	r19, r1
    14b4:	49 f0       	breq	.+18     	; 0x14c8 <M_EXTINT_void_ExtintEnable+0x1fc>
    14b6:	0f c0       	rjmp	.+30     	; 0x14d6 <M_EXTINT_void_ExtintEnable+0x20a>
		{
		case FALLING_EDGE:
			CLR_BIT(MCUCSR_REG, ISC2_PIN);
    14b8:	a4 e5       	ldi	r26, 0x54	; 84
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	e4 e5       	ldi	r30, 0x54	; 84
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	80 81       	ld	r24, Z
    14c2:	8f 7b       	andi	r24, 0xBF	; 191
    14c4:	8c 93       	st	X, r24
    14c6:	07 c0       	rjmp	.+14     	; 0x14d6 <M_EXTINT_void_ExtintEnable+0x20a>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCSR_REG, ISC2_PIN);
    14c8:	a4 e5       	ldi	r26, 0x54	; 84
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	e4 e5       	ldi	r30, 0x54	; 84
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	80 64       	ori	r24, 0x40	; 64
    14d4:	8c 93       	st	X, r24
			break;
		}
		SET_BIT(GICR_REG, INT2_PIN);
    14d6:	ab e5       	ldi	r26, 0x5B	; 91
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	eb e5       	ldi	r30, 0x5B	; 91
    14dc:	f0 e0       	ldi	r31, 0x00	; 0
    14de:	80 81       	ld	r24, Z
    14e0:	80 62       	ori	r24, 0x20	; 32
    14e2:	8c 93       	st	X, r24
		break;
	}

	SET_BIT(SREG_REG, 7);
    14e4:	af e5       	ldi	r26, 0x5F	; 95
    14e6:	b0 e0       	ldi	r27, 0x00	; 0
    14e8:	ef e5       	ldi	r30, 0x5F	; 95
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	80 81       	ld	r24, Z
    14ee:	80 68       	ori	r24, 0x80	; 128
    14f0:	8c 93       	st	X, r24
}
    14f2:	2a 96       	adiw	r28, 0x0a	; 10
    14f4:	0f b6       	in	r0, 0x3f	; 63
    14f6:	f8 94       	cli
    14f8:	de bf       	out	0x3e, r29	; 62
    14fa:	0f be       	out	0x3f, r0	; 63
    14fc:	cd bf       	out	0x3d, r28	; 61
    14fe:	cf 91       	pop	r28
    1500:	df 91       	pop	r29
    1502:	08 95       	ret

00001504 <M_EXTINT_void_ExtintDisable>:

void M_EXTINT_void_ExtintDisable(u8 EXINT_NUM)
{
    1504:	df 93       	push	r29
    1506:	cf 93       	push	r28
    1508:	00 d0       	rcall	.+0      	; 0x150a <M_EXTINT_void_ExtintDisable+0x6>
    150a:	0f 92       	push	r0
    150c:	cd b7       	in	r28, 0x3d	; 61
    150e:	de b7       	in	r29, 0x3e	; 62
    1510:	89 83       	std	Y+1, r24	; 0x01
	switch(EXINT_NUM)
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	28 2f       	mov	r18, r24
    1516:	30 e0       	ldi	r19, 0x00	; 0
    1518:	3b 83       	std	Y+3, r19	; 0x03
    151a:	2a 83       	std	Y+2, r18	; 0x02
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	9b 81       	ldd	r25, Y+3	; 0x03
    1520:	81 30       	cpi	r24, 0x01	; 1
    1522:	91 05       	cpc	r25, r1
    1524:	89 f0       	breq	.+34     	; 0x1548 <M_EXTINT_void_ExtintDisable+0x44>
    1526:	2a 81       	ldd	r18, Y+2	; 0x02
    1528:	3b 81       	ldd	r19, Y+3	; 0x03
    152a:	22 30       	cpi	r18, 0x02	; 2
    152c:	31 05       	cpc	r19, r1
    152e:	a1 f0       	breq	.+40     	; 0x1558 <M_EXTINT_void_ExtintDisable+0x54>
    1530:	8a 81       	ldd	r24, Y+2	; 0x02
    1532:	9b 81       	ldd	r25, Y+3	; 0x03
    1534:	00 97       	sbiw	r24, 0x00	; 0
    1536:	b9 f4       	brne	.+46     	; 0x1566 <M_EXTINT_void_ExtintDisable+0x62>
	{
	case 0: CLR_BIT(GICR_REG, INT0_PIN); break;
    1538:	ab e5       	ldi	r26, 0x5B	; 91
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	eb e5       	ldi	r30, 0x5B	; 91
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	80 81       	ld	r24, Z
    1542:	8f 7b       	andi	r24, 0xBF	; 191
    1544:	8c 93       	st	X, r24
    1546:	0f c0       	rjmp	.+30     	; 0x1566 <M_EXTINT_void_ExtintDisable+0x62>
	case 1: CLR_BIT(GICR_REG, INT1_PIN); break;
    1548:	ab e5       	ldi	r26, 0x5B	; 91
    154a:	b0 e0       	ldi	r27, 0x00	; 0
    154c:	eb e5       	ldi	r30, 0x5B	; 91
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	8f 77       	andi	r24, 0x7F	; 127
    1554:	8c 93       	st	X, r24
    1556:	07 c0       	rjmp	.+14     	; 0x1566 <M_EXTINT_void_ExtintDisable+0x62>
	case 2: CLR_BIT(GICR_REG, INT2_PIN); break;
    1558:	ab e5       	ldi	r26, 0x5B	; 91
    155a:	b0 e0       	ldi	r27, 0x00	; 0
    155c:	eb e5       	ldi	r30, 0x5B	; 91
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	80 81       	ld	r24, Z
    1562:	8f 7d       	andi	r24, 0xDF	; 223
    1564:	8c 93       	st	X, r24
	}
}
    1566:	0f 90       	pop	r0
    1568:	0f 90       	pop	r0
    156a:	0f 90       	pop	r0
    156c:	cf 91       	pop	r28
    156e:	df 91       	pop	r29
    1570:	08 95       	ret

00001572 <M_EXTINT_void_ExtintSetCallBack>:

void M_EXTINT_void_ExtintSetCallBack(void (*PtrFun)(void), u8 EXTINT_INX)
{
    1572:	df 93       	push	r29
    1574:	cf 93       	push	r28
    1576:	00 d0       	rcall	.+0      	; 0x1578 <M_EXTINT_void_ExtintSetCallBack+0x6>
    1578:	0f 92       	push	r0
    157a:	cd b7       	in	r28, 0x3d	; 61
    157c:	de b7       	in	r29, 0x3e	; 62
    157e:	9a 83       	std	Y+2, r25	; 0x02
    1580:	89 83       	std	Y+1, r24	; 0x01
    1582:	6b 83       	std	Y+3, r22	; 0x03
	EXINT_AppfuncEXTINT[EXTINT_INX] = PtrFun;
    1584:	8b 81       	ldd	r24, Y+3	; 0x03
    1586:	88 2f       	mov	r24, r24
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	88 0f       	add	r24, r24
    158c:	99 1f       	adc	r25, r25
    158e:	fc 01       	movw	r30, r24
    1590:	e7 59       	subi	r30, 0x97	; 151
    1592:	ff 4f       	sbci	r31, 0xFF	; 255
    1594:	89 81       	ldd	r24, Y+1	; 0x01
    1596:	9a 81       	ldd	r25, Y+2	; 0x02
    1598:	91 83       	std	Z+1, r25	; 0x01
    159a:	80 83       	st	Z, r24
}
    159c:	0f 90       	pop	r0
    159e:	0f 90       	pop	r0
    15a0:	0f 90       	pop	r0
    15a2:	cf 91       	pop	r28
    15a4:	df 91       	pop	r29
    15a6:	08 95       	ret

000015a8 <__vector_1>:



void __vector_1 (void) __attribute__((signal));
void __vector_1 (void)
{
    15a8:	1f 92       	push	r1
    15aa:	0f 92       	push	r0
    15ac:	0f b6       	in	r0, 0x3f	; 63
    15ae:	0f 92       	push	r0
    15b0:	11 24       	eor	r1, r1
    15b2:	2f 93       	push	r18
    15b4:	3f 93       	push	r19
    15b6:	4f 93       	push	r20
    15b8:	5f 93       	push	r21
    15ba:	6f 93       	push	r22
    15bc:	7f 93       	push	r23
    15be:	8f 93       	push	r24
    15c0:	9f 93       	push	r25
    15c2:	af 93       	push	r26
    15c4:	bf 93       	push	r27
    15c6:	ef 93       	push	r30
    15c8:	ff 93       	push	r31
    15ca:	df 93       	push	r29
    15cc:	cf 93       	push	r28
    15ce:	00 d0       	rcall	.+0      	; 0x15d0 <__vector_1+0x28>
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
	static u8 count = 0;

	switch (count)
    15d4:	80 91 68 00 	lds	r24, 0x0068
    15d8:	28 2f       	mov	r18, r24
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	3a 83       	std	Y+2, r19	; 0x02
    15de:	29 83       	std	Y+1, r18	; 0x01
    15e0:	89 81       	ldd	r24, Y+1	; 0x01
    15e2:	9a 81       	ldd	r25, Y+2	; 0x02
    15e4:	81 30       	cpi	r24, 0x01	; 1
    15e6:	91 05       	cpc	r25, r1
    15e8:	d1 f0       	breq	.+52     	; 0x161e <__vector_1+0x76>
    15ea:	29 81       	ldd	r18, Y+1	; 0x01
    15ec:	3a 81       	ldd	r19, Y+2	; 0x02
    15ee:	22 30       	cpi	r18, 0x02	; 2
    15f0:	31 05       	cpc	r19, r1
    15f2:	59 f1       	breq	.+86     	; 0x164a <__vector_1+0xa2>
    15f4:	89 81       	ldd	r24, Y+1	; 0x01
    15f6:	9a 81       	ldd	r25, Y+2	; 0x02
    15f8:	00 97       	sbiw	r24, 0x00	; 0
    15fa:	c9 f5       	brne	.+114    	; 0x166e <__vector_1+0xc6>
	{
	case 0:
		//H_LCD_Void_LCDWriteNumber(0);
		 //H_LCD_Void_LCDWriteNumber(count);
		TCNT2_REG  = 0;
    15fc:	e4 e4       	ldi	r30, 0x44	; 68
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	10 82       	st	Z, r1
		TCNT1_REG = 0;
    1602:	ec ef       	ldi	r30, 0xFC	; 252
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	11 82       	std	Z+1, r1	; 0x01
    1608:	10 82       	st	Z, r1
		// changing the interrupt sense
	    M_EXTINT_void_ExtintEnable(0, FALLING_EDGE);
    160a:	80 e0       	ldi	r24, 0x00	; 0
    160c:	62 e0       	ldi	r22, 0x02	; 2
    160e:	0e 94 66 09 	call	0x12cc	; 0x12cc <M_EXTINT_void_ExtintEnable>
	   // H_LCD_Void_LCDWriteNumber(TCNT1_REG);
		count++;
    1612:	80 91 68 00 	lds	r24, 0x0068
    1616:	8f 5f       	subi	r24, 0xFF	; 255
    1618:	80 93 68 00 	sts	0x0068, r24
    161c:	28 c0       	rjmp	.+80     	; 0x166e <__vector_1+0xc6>
	    break;
	case 1:

		// getting the active ticks count
		active_tick_counts = TCNT2_REG;
    161e:	e4 e4       	ldi	r30, 0x44	; 68
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	80 81       	ld	r24, Z
    1624:	80 93 77 00 	sts	0x0077, r24
		//H_LCD_Void_LCDWriteNumber(count);
		//_delay_ms(1000);
		// changing the interrupt sense
	    M_EXTINT_void_ExtintEnable(0, RISING_EDGE);
    1628:	80 e0       	ldi	r24, 0x00	; 0
    162a:	63 e0       	ldi	r22, 0x03	; 3
    162c:	0e 94 66 09 	call	0x12cc	; 0x12cc <M_EXTINT_void_ExtintEnable>
	    // Increasing the Counter count
	    count ++;
    1630:	80 91 68 00 	lds	r24, 0x0068
    1634:	8f 5f       	subi	r24, 0xFF	; 255
    1636:	80 93 68 00 	sts	0x0068, r24
	    // Starting The counter from zero
	   // H_LCD_Void_LCDWriteNumber(1);
	    TCNT2_REG  = 0;
    163a:	e4 e4       	ldi	r30, 0x44	; 68
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	10 82       	st	Z, r1
	    TCNT1_REG = 0;
    1640:	ec ef       	ldi	r30, 0xFC	; 252
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	11 82       	std	Z+1, r1	; 0x01
    1646:	10 82       	st	Z, r1
    1648:	12 c0       	rjmp	.+36     	; 0x166e <__vector_1+0xc6>
	    break;
	case 2:
		// getting the active ticks count
		deactive_tick_counts = TCNT2_REG;
    164a:	e4 e4       	ldi	r30, 0x44	; 68
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	80 81       	ld	r24, Z
    1650:	80 93 78 00 	sts	0x0078, r24
		// changing the interrupt sense to rising edge
	    M_EXTINT_void_ExtintEnable(0, FALLING_EDGE);
    1654:	80 e0       	ldi	r24, 0x00	; 0
    1656:	62 e0       	ldi	r22, 0x02	; 2
    1658:	0e 94 66 09 	call	0x12cc	; 0x12cc <M_EXTINT_void_ExtintEnable>
		//H_LCD_Void_LCDWriteNumber(count);
		//_delay_ms(1000);
	    // start the Counter count from zero
	    count =0;
    165c:	10 92 68 00 	sts	0x0068, r1
	    // Starting The counter from zero
	    TCNT2_REG  = 0;
    1660:	e4 e4       	ldi	r30, 0x44	; 68
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	10 82       	st	Z, r1
	    TCNT1_REG = 0;
    1666:	ec ef       	ldi	r30, 0xFC	; 252
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	11 82       	std	Z+1, r1	; 0x01
    166c:	10 82       	st	Z, r1
	    //_delay_ms(1000);
	    break;
	}


}
    166e:	0f 90       	pop	r0
    1670:	0f 90       	pop	r0
    1672:	cf 91       	pop	r28
    1674:	df 91       	pop	r29
    1676:	ff 91       	pop	r31
    1678:	ef 91       	pop	r30
    167a:	bf 91       	pop	r27
    167c:	af 91       	pop	r26
    167e:	9f 91       	pop	r25
    1680:	8f 91       	pop	r24
    1682:	7f 91       	pop	r23
    1684:	6f 91       	pop	r22
    1686:	5f 91       	pop	r21
    1688:	4f 91       	pop	r20
    168a:	3f 91       	pop	r19
    168c:	2f 91       	pop	r18
    168e:	0f 90       	pop	r0
    1690:	0f be       	out	0x3f, r0	; 63
    1692:	0f 90       	pop	r0
    1694:	1f 90       	pop	r1
    1696:	18 95       	reti

00001698 <__vector_2>:

void __vector_2 (void) __attribute__((signal));
void __vector_2 (void)
{
    1698:	1f 92       	push	r1
    169a:	0f 92       	push	r0
    169c:	0f b6       	in	r0, 0x3f	; 63
    169e:	0f 92       	push	r0
    16a0:	11 24       	eor	r1, r1
    16a2:	2f 93       	push	r18
    16a4:	3f 93       	push	r19
    16a6:	4f 93       	push	r20
    16a8:	5f 93       	push	r21
    16aa:	6f 93       	push	r22
    16ac:	7f 93       	push	r23
    16ae:	8f 93       	push	r24
    16b0:	9f 93       	push	r25
    16b2:	af 93       	push	r26
    16b4:	bf 93       	push	r27
    16b6:	ef 93       	push	r30
    16b8:	ff 93       	push	r31
    16ba:	df 93       	push	r29
    16bc:	cf 93       	push	r28
    16be:	cd b7       	in	r28, 0x3d	; 61
    16c0:	de b7       	in	r29, 0x3e	; 62
	EXINT_AppfuncEXTINT[1]();
    16c2:	e0 91 6b 00 	lds	r30, 0x006B
    16c6:	f0 91 6c 00 	lds	r31, 0x006C
    16ca:	09 95       	icall
}
    16cc:	cf 91       	pop	r28
    16ce:	df 91       	pop	r29
    16d0:	ff 91       	pop	r31
    16d2:	ef 91       	pop	r30
    16d4:	bf 91       	pop	r27
    16d6:	af 91       	pop	r26
    16d8:	9f 91       	pop	r25
    16da:	8f 91       	pop	r24
    16dc:	7f 91       	pop	r23
    16de:	6f 91       	pop	r22
    16e0:	5f 91       	pop	r21
    16e2:	4f 91       	pop	r20
    16e4:	3f 91       	pop	r19
    16e6:	2f 91       	pop	r18
    16e8:	0f 90       	pop	r0
    16ea:	0f be       	out	0x3f, r0	; 63
    16ec:	0f 90       	pop	r0
    16ee:	1f 90       	pop	r1
    16f0:	18 95       	reti

000016f2 <__vector_3>:


void __vector_3 (void) __attribute__((signal));
void __vector_3 (void)
{
    16f2:	1f 92       	push	r1
    16f4:	0f 92       	push	r0
    16f6:	0f b6       	in	r0, 0x3f	; 63
    16f8:	0f 92       	push	r0
    16fa:	11 24       	eor	r1, r1
    16fc:	2f 93       	push	r18
    16fe:	3f 93       	push	r19
    1700:	4f 93       	push	r20
    1702:	5f 93       	push	r21
    1704:	6f 93       	push	r22
    1706:	7f 93       	push	r23
    1708:	8f 93       	push	r24
    170a:	9f 93       	push	r25
    170c:	af 93       	push	r26
    170e:	bf 93       	push	r27
    1710:	ef 93       	push	r30
    1712:	ff 93       	push	r31
    1714:	df 93       	push	r29
    1716:	cf 93       	push	r28
    1718:	cd b7       	in	r28, 0x3d	; 61
    171a:	de b7       	in	r29, 0x3e	; 62
	EXINT_AppfuncEXTINT[2]();
    171c:	e0 91 6d 00 	lds	r30, 0x006D
    1720:	f0 91 6e 00 	lds	r31, 0x006E
    1724:	09 95       	icall
}
    1726:	cf 91       	pop	r28
    1728:	df 91       	pop	r29
    172a:	ff 91       	pop	r31
    172c:	ef 91       	pop	r30
    172e:	bf 91       	pop	r27
    1730:	af 91       	pop	r26
    1732:	9f 91       	pop	r25
    1734:	8f 91       	pop	r24
    1736:	7f 91       	pop	r23
    1738:	6f 91       	pop	r22
    173a:	5f 91       	pop	r21
    173c:	4f 91       	pop	r20
    173e:	3f 91       	pop	r19
    1740:	2f 91       	pop	r18
    1742:	0f 90       	pop	r0
    1744:	0f be       	out	0x3f, r0	; 63
    1746:	0f 90       	pop	r0
    1748:	1f 90       	pop	r1
    174a:	18 95       	reti

0000174c <H_LCD_Void_LCDInint>:
*/



void H_LCD_Void_LCDInint(void)
{
    174c:	df 93       	push	r29
    174e:	cf 93       	push	r28
    1750:	cd b7       	in	r28, 0x3d	; 61
    1752:	de b7       	in	r29, 0x3e	; 62
	M_DIO_VOID_SetPinDirection(RS_PIN, Output);
    1754:	8d e0       	ldi	r24, 0x0D	; 13
    1756:	61 e0       	ldi	r22, 0x01	; 1
    1758:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>
	M_DIO_VOID_SetPinDirection(EN_PIN, Output);
    175c:	8c e0       	ldi	r24, 0x0C	; 12
    175e:	61 e0       	ldi	r22, 0x01	; 1
    1760:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>
	M_DIO_VOID_SetPinDirection(D4_PIN, Output);
    1764:	84 e1       	ldi	r24, 0x14	; 20
    1766:	61 e0       	ldi	r22, 0x01	; 1
    1768:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>
	M_DIO_VOID_SetPinDirection(D5_PIN, Output);
    176c:	85 e1       	ldi	r24, 0x15	; 21
    176e:	61 e0       	ldi	r22, 0x01	; 1
    1770:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>
	M_DIO_VOID_SetPinDirection(D6_PIN, Output);
    1774:	86 e1       	ldi	r24, 0x16	; 22
    1776:	61 e0       	ldi	r22, 0x01	; 1
    1778:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>
	M_DIO_VOID_SetPinDirection(D7_PIN, Output);
    177c:	88 e1       	ldi	r24, 0x18	; 24
    177e:	61 e0       	ldi	r22, 0x01	; 1
    1780:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>


	H_LCD_Void_LCDWriteCommand(ININT_COMMAND_1);
    1784:	83 e3       	ldi	r24, 0x33	; 51
    1786:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(ININT_COMMAND_2);
    178a:	82 e3       	ldi	r24, 0x32	; 50
    178c:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(ININT_COMMAND_3);
    1790:	88 e2       	ldi	r24, 0x28	; 40
    1792:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(DISPLAY_ON_COMMAND);
    1796:	8c e0       	ldi	r24, 0x0C	; 12
    1798:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(CLEAR_COMMMAND);
    179c:	81 e0       	ldi	r24, 0x01	; 1
    179e:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(RETURN_HOME_COMMAND);
    17a2:	82 e0       	ldi	r24, 0x02	; 2
    17a4:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
}
    17a8:	cf 91       	pop	r28
    17aa:	df 91       	pop	r29
    17ac:	08 95       	ret

000017ae <H_LCD_Void_LCDWriteCommand>:


void H_LCD_Void_LCDWriteCommand(u8 command)
{
    17ae:	df 93       	push	r29
    17b0:	cf 93       	push	r28
    17b2:	cd b7       	in	r28, 0x3d	; 61
    17b4:	de b7       	in	r29, 0x3e	; 62
    17b6:	e9 97       	sbiw	r28, 0x39	; 57
    17b8:	0f b6       	in	r0, 0x3f	; 63
    17ba:	f8 94       	cli
    17bc:	de bf       	out	0x3e, r29	; 62
    17be:	0f be       	out	0x3f, r0	; 63
    17c0:	cd bf       	out	0x3d, r28	; 61
    17c2:	89 af       	std	Y+57, r24	; 0x39
	M_DIO_Void_SetPinValue(RS_PIN, COMMAND);
    17c4:	8d e0       	ldi	r24, 0x0D	; 13
    17c6:	60 e0       	ldi	r22, 0x00	; 0
    17c8:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>

	M_DIO_Void_SetPinValue(D4_PIN, GET_BIT(command, 4) );
    17cc:	89 ad       	ldd	r24, Y+57	; 0x39
    17ce:	82 95       	swap	r24
    17d0:	8f 70       	andi	r24, 0x0F	; 15
    17d2:	98 2f       	mov	r25, r24
    17d4:	91 70       	andi	r25, 0x01	; 1
    17d6:	84 e1       	ldi	r24, 0x14	; 20
    17d8:	69 2f       	mov	r22, r25
    17da:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D5_PIN, GET_BIT(command, 5) );
    17de:	89 ad       	ldd	r24, Y+57	; 0x39
    17e0:	82 95       	swap	r24
    17e2:	86 95       	lsr	r24
    17e4:	87 70       	andi	r24, 0x07	; 7
    17e6:	98 2f       	mov	r25, r24
    17e8:	91 70       	andi	r25, 0x01	; 1
    17ea:	85 e1       	ldi	r24, 0x15	; 21
    17ec:	69 2f       	mov	r22, r25
    17ee:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D6_PIN, GET_BIT(command, 6) );
    17f2:	89 ad       	ldd	r24, Y+57	; 0x39
    17f4:	82 95       	swap	r24
    17f6:	86 95       	lsr	r24
    17f8:	86 95       	lsr	r24
    17fa:	83 70       	andi	r24, 0x03	; 3
    17fc:	98 2f       	mov	r25, r24
    17fe:	91 70       	andi	r25, 0x01	; 1
    1800:	86 e1       	ldi	r24, 0x16	; 22
    1802:	69 2f       	mov	r22, r25
    1804:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D7_PIN, GET_BIT(command, 7) );
    1808:	89 ad       	ldd	r24, Y+57	; 0x39
    180a:	98 2f       	mov	r25, r24
    180c:	99 1f       	adc	r25, r25
    180e:	99 27       	eor	r25, r25
    1810:	99 1f       	adc	r25, r25
    1812:	88 e1       	ldi	r24, 0x18	; 24
    1814:	69 2f       	mov	r22, r25
    1816:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>

	M_DIO_Void_SetPinValue(EN_PIN, High);
    181a:	8c e0       	ldi	r24, 0x0C	; 12
    181c:	61 e0       	ldi	r22, 0x01	; 1
    181e:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    1822:	80 e0       	ldi	r24, 0x00	; 0
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	a0 e8       	ldi	r26, 0x80	; 128
    1828:	bf e3       	ldi	r27, 0x3F	; 63
    182a:	8d ab       	std	Y+53, r24	; 0x35
    182c:	9e ab       	std	Y+54, r25	; 0x36
    182e:	af ab       	std	Y+55, r26	; 0x37
    1830:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1832:	6d a9       	ldd	r22, Y+53	; 0x35
    1834:	7e a9       	ldd	r23, Y+54	; 0x36
    1836:	8f a9       	ldd	r24, Y+55	; 0x37
    1838:	98 ad       	ldd	r25, Y+56	; 0x38
    183a:	20 e0       	ldi	r18, 0x00	; 0
    183c:	30 e0       	ldi	r19, 0x00	; 0
    183e:	4a e7       	ldi	r20, 0x7A	; 122
    1840:	55 e4       	ldi	r21, 0x45	; 69
    1842:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1846:	dc 01       	movw	r26, r24
    1848:	cb 01       	movw	r24, r22
    184a:	89 ab       	std	Y+49, r24	; 0x31
    184c:	9a ab       	std	Y+50, r25	; 0x32
    184e:	ab ab       	std	Y+51, r26	; 0x33
    1850:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1852:	69 a9       	ldd	r22, Y+49	; 0x31
    1854:	7a a9       	ldd	r23, Y+50	; 0x32
    1856:	8b a9       	ldd	r24, Y+51	; 0x33
    1858:	9c a9       	ldd	r25, Y+52	; 0x34
    185a:	20 e0       	ldi	r18, 0x00	; 0
    185c:	30 e0       	ldi	r19, 0x00	; 0
    185e:	40 e8       	ldi	r20, 0x80	; 128
    1860:	5f e3       	ldi	r21, 0x3F	; 63
    1862:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1866:	88 23       	and	r24, r24
    1868:	2c f4       	brge	.+10     	; 0x1874 <H_LCD_Void_LCDWriteCommand+0xc6>
		__ticks = 1;
    186a:	81 e0       	ldi	r24, 0x01	; 1
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	98 ab       	std	Y+48, r25	; 0x30
    1870:	8f a7       	std	Y+47, r24	; 0x2f
    1872:	3f c0       	rjmp	.+126    	; 0x18f2 <H_LCD_Void_LCDWriteCommand+0x144>
	else if (__tmp > 65535)
    1874:	69 a9       	ldd	r22, Y+49	; 0x31
    1876:	7a a9       	ldd	r23, Y+50	; 0x32
    1878:	8b a9       	ldd	r24, Y+51	; 0x33
    187a:	9c a9       	ldd	r25, Y+52	; 0x34
    187c:	20 e0       	ldi	r18, 0x00	; 0
    187e:	3f ef       	ldi	r19, 0xFF	; 255
    1880:	4f e7       	ldi	r20, 0x7F	; 127
    1882:	57 e4       	ldi	r21, 0x47	; 71
    1884:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1888:	18 16       	cp	r1, r24
    188a:	4c f5       	brge	.+82     	; 0x18de <H_LCD_Void_LCDWriteCommand+0x130>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    188c:	6d a9       	ldd	r22, Y+53	; 0x35
    188e:	7e a9       	ldd	r23, Y+54	; 0x36
    1890:	8f a9       	ldd	r24, Y+55	; 0x37
    1892:	98 ad       	ldd	r25, Y+56	; 0x38
    1894:	20 e0       	ldi	r18, 0x00	; 0
    1896:	30 e0       	ldi	r19, 0x00	; 0
    1898:	40 e2       	ldi	r20, 0x20	; 32
    189a:	51 e4       	ldi	r21, 0x41	; 65
    189c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18a0:	dc 01       	movw	r26, r24
    18a2:	cb 01       	movw	r24, r22
    18a4:	bc 01       	movw	r22, r24
    18a6:	cd 01       	movw	r24, r26
    18a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18ac:	dc 01       	movw	r26, r24
    18ae:	cb 01       	movw	r24, r22
    18b0:	98 ab       	std	Y+48, r25	; 0x30
    18b2:	8f a7       	std	Y+47, r24	; 0x2f
    18b4:	0f c0       	rjmp	.+30     	; 0x18d4 <H_LCD_Void_LCDWriteCommand+0x126>
    18b6:	80 e9       	ldi	r24, 0x90	; 144
    18b8:	91 e0       	ldi	r25, 0x01	; 1
    18ba:	9e a7       	std	Y+46, r25	; 0x2e
    18bc:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18be:	8d a5       	ldd	r24, Y+45	; 0x2d
    18c0:	9e a5       	ldd	r25, Y+46	; 0x2e
    18c2:	01 97       	sbiw	r24, 0x01	; 1
    18c4:	f1 f7       	brne	.-4      	; 0x18c2 <H_LCD_Void_LCDWriteCommand+0x114>
    18c6:	9e a7       	std	Y+46, r25	; 0x2e
    18c8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18ca:	8f a5       	ldd	r24, Y+47	; 0x2f
    18cc:	98 a9       	ldd	r25, Y+48	; 0x30
    18ce:	01 97       	sbiw	r24, 0x01	; 1
    18d0:	98 ab       	std	Y+48, r25	; 0x30
    18d2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18d4:	8f a5       	ldd	r24, Y+47	; 0x2f
    18d6:	98 a9       	ldd	r25, Y+48	; 0x30
    18d8:	00 97       	sbiw	r24, 0x00	; 0
    18da:	69 f7       	brne	.-38     	; 0x18b6 <H_LCD_Void_LCDWriteCommand+0x108>
    18dc:	14 c0       	rjmp	.+40     	; 0x1906 <H_LCD_Void_LCDWriteCommand+0x158>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18de:	69 a9       	ldd	r22, Y+49	; 0x31
    18e0:	7a a9       	ldd	r23, Y+50	; 0x32
    18e2:	8b a9       	ldd	r24, Y+51	; 0x33
    18e4:	9c a9       	ldd	r25, Y+52	; 0x34
    18e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18ea:	dc 01       	movw	r26, r24
    18ec:	cb 01       	movw	r24, r22
    18ee:	98 ab       	std	Y+48, r25	; 0x30
    18f0:	8f a7       	std	Y+47, r24	; 0x2f
    18f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    18f4:	98 a9       	ldd	r25, Y+48	; 0x30
    18f6:	9c a7       	std	Y+44, r25	; 0x2c
    18f8:	8b a7       	std	Y+43, r24	; 0x2b
    18fa:	8b a5       	ldd	r24, Y+43	; 0x2b
    18fc:	9c a5       	ldd	r25, Y+44	; 0x2c
    18fe:	01 97       	sbiw	r24, 0x01	; 1
    1900:	f1 f7       	brne	.-4      	; 0x18fe <H_LCD_Void_LCDWriteCommand+0x150>
    1902:	9c a7       	std	Y+44, r25	; 0x2c
    1904:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	M_DIO_Void_SetPinValue(EN_PIN, Low);
    1906:	8c e0       	ldi	r24, 0x0C	; 12
    1908:	60 e0       	ldi	r22, 0x00	; 0
    190a:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	a0 e8       	ldi	r26, 0x80	; 128
    1914:	bf e3       	ldi	r27, 0x3F	; 63
    1916:	8f a3       	std	Y+39, r24	; 0x27
    1918:	98 a7       	std	Y+40, r25	; 0x28
    191a:	a9 a7       	std	Y+41, r26	; 0x29
    191c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    191e:	6f a1       	ldd	r22, Y+39	; 0x27
    1920:	78 a5       	ldd	r23, Y+40	; 0x28
    1922:	89 a5       	ldd	r24, Y+41	; 0x29
    1924:	9a a5       	ldd	r25, Y+42	; 0x2a
    1926:	20 e0       	ldi	r18, 0x00	; 0
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	4a e7       	ldi	r20, 0x7A	; 122
    192c:	55 e4       	ldi	r21, 0x45	; 69
    192e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1932:	dc 01       	movw	r26, r24
    1934:	cb 01       	movw	r24, r22
    1936:	8b a3       	std	Y+35, r24	; 0x23
    1938:	9c a3       	std	Y+36, r25	; 0x24
    193a:	ad a3       	std	Y+37, r26	; 0x25
    193c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    193e:	6b a1       	ldd	r22, Y+35	; 0x23
    1940:	7c a1       	ldd	r23, Y+36	; 0x24
    1942:	8d a1       	ldd	r24, Y+37	; 0x25
    1944:	9e a1       	ldd	r25, Y+38	; 0x26
    1946:	20 e0       	ldi	r18, 0x00	; 0
    1948:	30 e0       	ldi	r19, 0x00	; 0
    194a:	40 e8       	ldi	r20, 0x80	; 128
    194c:	5f e3       	ldi	r21, 0x3F	; 63
    194e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1952:	88 23       	and	r24, r24
    1954:	2c f4       	brge	.+10     	; 0x1960 <H_LCD_Void_LCDWriteCommand+0x1b2>
		__ticks = 1;
    1956:	81 e0       	ldi	r24, 0x01	; 1
    1958:	90 e0       	ldi	r25, 0x00	; 0
    195a:	9a a3       	std	Y+34, r25	; 0x22
    195c:	89 a3       	std	Y+33, r24	; 0x21
    195e:	3f c0       	rjmp	.+126    	; 0x19de <H_LCD_Void_LCDWriteCommand+0x230>
	else if (__tmp > 65535)
    1960:	6b a1       	ldd	r22, Y+35	; 0x23
    1962:	7c a1       	ldd	r23, Y+36	; 0x24
    1964:	8d a1       	ldd	r24, Y+37	; 0x25
    1966:	9e a1       	ldd	r25, Y+38	; 0x26
    1968:	20 e0       	ldi	r18, 0x00	; 0
    196a:	3f ef       	ldi	r19, 0xFF	; 255
    196c:	4f e7       	ldi	r20, 0x7F	; 127
    196e:	57 e4       	ldi	r21, 0x47	; 71
    1970:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1974:	18 16       	cp	r1, r24
    1976:	4c f5       	brge	.+82     	; 0x19ca <H_LCD_Void_LCDWriteCommand+0x21c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1978:	6f a1       	ldd	r22, Y+39	; 0x27
    197a:	78 a5       	ldd	r23, Y+40	; 0x28
    197c:	89 a5       	ldd	r24, Y+41	; 0x29
    197e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1980:	20 e0       	ldi	r18, 0x00	; 0
    1982:	30 e0       	ldi	r19, 0x00	; 0
    1984:	40 e2       	ldi	r20, 0x20	; 32
    1986:	51 e4       	ldi	r21, 0x41	; 65
    1988:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    198c:	dc 01       	movw	r26, r24
    198e:	cb 01       	movw	r24, r22
    1990:	bc 01       	movw	r22, r24
    1992:	cd 01       	movw	r24, r26
    1994:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1998:	dc 01       	movw	r26, r24
    199a:	cb 01       	movw	r24, r22
    199c:	9a a3       	std	Y+34, r25	; 0x22
    199e:	89 a3       	std	Y+33, r24	; 0x21
    19a0:	0f c0       	rjmp	.+30     	; 0x19c0 <H_LCD_Void_LCDWriteCommand+0x212>
    19a2:	80 e9       	ldi	r24, 0x90	; 144
    19a4:	91 e0       	ldi	r25, 0x01	; 1
    19a6:	98 a3       	std	Y+32, r25	; 0x20
    19a8:	8f 8f       	std	Y+31, r24	; 0x1f
    19aa:	8f 8d       	ldd	r24, Y+31	; 0x1f
    19ac:	98 a1       	ldd	r25, Y+32	; 0x20
    19ae:	01 97       	sbiw	r24, 0x01	; 1
    19b0:	f1 f7       	brne	.-4      	; 0x19ae <H_LCD_Void_LCDWriteCommand+0x200>
    19b2:	98 a3       	std	Y+32, r25	; 0x20
    19b4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19b6:	89 a1       	ldd	r24, Y+33	; 0x21
    19b8:	9a a1       	ldd	r25, Y+34	; 0x22
    19ba:	01 97       	sbiw	r24, 0x01	; 1
    19bc:	9a a3       	std	Y+34, r25	; 0x22
    19be:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19c0:	89 a1       	ldd	r24, Y+33	; 0x21
    19c2:	9a a1       	ldd	r25, Y+34	; 0x22
    19c4:	00 97       	sbiw	r24, 0x00	; 0
    19c6:	69 f7       	brne	.-38     	; 0x19a2 <H_LCD_Void_LCDWriteCommand+0x1f4>
    19c8:	14 c0       	rjmp	.+40     	; 0x19f2 <H_LCD_Void_LCDWriteCommand+0x244>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19ca:	6b a1       	ldd	r22, Y+35	; 0x23
    19cc:	7c a1       	ldd	r23, Y+36	; 0x24
    19ce:	8d a1       	ldd	r24, Y+37	; 0x25
    19d0:	9e a1       	ldd	r25, Y+38	; 0x26
    19d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19d6:	dc 01       	movw	r26, r24
    19d8:	cb 01       	movw	r24, r22
    19da:	9a a3       	std	Y+34, r25	; 0x22
    19dc:	89 a3       	std	Y+33, r24	; 0x21
    19de:	89 a1       	ldd	r24, Y+33	; 0x21
    19e0:	9a a1       	ldd	r25, Y+34	; 0x22
    19e2:	9e 8f       	std	Y+30, r25	; 0x1e
    19e4:	8d 8f       	std	Y+29, r24	; 0x1d
    19e6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    19e8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    19ea:	01 97       	sbiw	r24, 0x01	; 1
    19ec:	f1 f7       	brne	.-4      	; 0x19ea <H_LCD_Void_LCDWriteCommand+0x23c>
    19ee:	9e 8f       	std	Y+30, r25	; 0x1e
    19f0:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	M_DIO_Void_SetPinValue(D4_PIN, GET_BIT(command, 0) );
    19f2:	89 ad       	ldd	r24, Y+57	; 0x39
    19f4:	98 2f       	mov	r25, r24
    19f6:	91 70       	andi	r25, 0x01	; 1
    19f8:	84 e1       	ldi	r24, 0x14	; 20
    19fa:	69 2f       	mov	r22, r25
    19fc:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D5_PIN, GET_BIT(command, 1) );
    1a00:	89 ad       	ldd	r24, Y+57	; 0x39
    1a02:	86 95       	lsr	r24
    1a04:	98 2f       	mov	r25, r24
    1a06:	91 70       	andi	r25, 0x01	; 1
    1a08:	85 e1       	ldi	r24, 0x15	; 21
    1a0a:	69 2f       	mov	r22, r25
    1a0c:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D6_PIN, GET_BIT(command, 2) );
    1a10:	89 ad       	ldd	r24, Y+57	; 0x39
    1a12:	86 95       	lsr	r24
    1a14:	86 95       	lsr	r24
    1a16:	98 2f       	mov	r25, r24
    1a18:	91 70       	andi	r25, 0x01	; 1
    1a1a:	86 e1       	ldi	r24, 0x16	; 22
    1a1c:	69 2f       	mov	r22, r25
    1a1e:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D7_PIN, GET_BIT(command, 3) );
    1a22:	89 ad       	ldd	r24, Y+57	; 0x39
    1a24:	86 95       	lsr	r24
    1a26:	86 95       	lsr	r24
    1a28:	86 95       	lsr	r24
    1a2a:	98 2f       	mov	r25, r24
    1a2c:	91 70       	andi	r25, 0x01	; 1
    1a2e:	88 e1       	ldi	r24, 0x18	; 24
    1a30:	69 2f       	mov	r22, r25
    1a32:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>

	M_DIO_Void_SetPinValue(EN_PIN, High);
    1a36:	8c e0       	ldi	r24, 0x0C	; 12
    1a38:	61 e0       	ldi	r22, 0x01	; 1
    1a3a:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    1a3e:	80 e0       	ldi	r24, 0x00	; 0
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	a0 e8       	ldi	r26, 0x80	; 128
    1a44:	bf e3       	ldi	r27, 0x3F	; 63
    1a46:	89 8f       	std	Y+25, r24	; 0x19
    1a48:	9a 8f       	std	Y+26, r25	; 0x1a
    1a4a:	ab 8f       	std	Y+27, r26	; 0x1b
    1a4c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a4e:	69 8d       	ldd	r22, Y+25	; 0x19
    1a50:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a52:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1a54:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1a56:	20 e0       	ldi	r18, 0x00	; 0
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	4a e7       	ldi	r20, 0x7A	; 122
    1a5c:	55 e4       	ldi	r21, 0x45	; 69
    1a5e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a62:	dc 01       	movw	r26, r24
    1a64:	cb 01       	movw	r24, r22
    1a66:	8d 8b       	std	Y+21, r24	; 0x15
    1a68:	9e 8b       	std	Y+22, r25	; 0x16
    1a6a:	af 8b       	std	Y+23, r26	; 0x17
    1a6c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1a6e:	6d 89       	ldd	r22, Y+21	; 0x15
    1a70:	7e 89       	ldd	r23, Y+22	; 0x16
    1a72:	8f 89       	ldd	r24, Y+23	; 0x17
    1a74:	98 8d       	ldd	r25, Y+24	; 0x18
    1a76:	20 e0       	ldi	r18, 0x00	; 0
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	40 e8       	ldi	r20, 0x80	; 128
    1a7c:	5f e3       	ldi	r21, 0x3F	; 63
    1a7e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a82:	88 23       	and	r24, r24
    1a84:	2c f4       	brge	.+10     	; 0x1a90 <H_LCD_Void_LCDWriteCommand+0x2e2>
		__ticks = 1;
    1a86:	81 e0       	ldi	r24, 0x01	; 1
    1a88:	90 e0       	ldi	r25, 0x00	; 0
    1a8a:	9c 8b       	std	Y+20, r25	; 0x14
    1a8c:	8b 8b       	std	Y+19, r24	; 0x13
    1a8e:	3f c0       	rjmp	.+126    	; 0x1b0e <H_LCD_Void_LCDWriteCommand+0x360>
	else if (__tmp > 65535)
    1a90:	6d 89       	ldd	r22, Y+21	; 0x15
    1a92:	7e 89       	ldd	r23, Y+22	; 0x16
    1a94:	8f 89       	ldd	r24, Y+23	; 0x17
    1a96:	98 8d       	ldd	r25, Y+24	; 0x18
    1a98:	20 e0       	ldi	r18, 0x00	; 0
    1a9a:	3f ef       	ldi	r19, 0xFF	; 255
    1a9c:	4f e7       	ldi	r20, 0x7F	; 127
    1a9e:	57 e4       	ldi	r21, 0x47	; 71
    1aa0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1aa4:	18 16       	cp	r1, r24
    1aa6:	4c f5       	brge	.+82     	; 0x1afa <H_LCD_Void_LCDWriteCommand+0x34c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aa8:	69 8d       	ldd	r22, Y+25	; 0x19
    1aaa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1aac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1aae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ab0:	20 e0       	ldi	r18, 0x00	; 0
    1ab2:	30 e0       	ldi	r19, 0x00	; 0
    1ab4:	40 e2       	ldi	r20, 0x20	; 32
    1ab6:	51 e4       	ldi	r21, 0x41	; 65
    1ab8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1abc:	dc 01       	movw	r26, r24
    1abe:	cb 01       	movw	r24, r22
    1ac0:	bc 01       	movw	r22, r24
    1ac2:	cd 01       	movw	r24, r26
    1ac4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ac8:	dc 01       	movw	r26, r24
    1aca:	cb 01       	movw	r24, r22
    1acc:	9c 8b       	std	Y+20, r25	; 0x14
    1ace:	8b 8b       	std	Y+19, r24	; 0x13
    1ad0:	0f c0       	rjmp	.+30     	; 0x1af0 <H_LCD_Void_LCDWriteCommand+0x342>
    1ad2:	80 e9       	ldi	r24, 0x90	; 144
    1ad4:	91 e0       	ldi	r25, 0x01	; 1
    1ad6:	9a 8b       	std	Y+18, r25	; 0x12
    1ad8:	89 8b       	std	Y+17, r24	; 0x11
    1ada:	89 89       	ldd	r24, Y+17	; 0x11
    1adc:	9a 89       	ldd	r25, Y+18	; 0x12
    1ade:	01 97       	sbiw	r24, 0x01	; 1
    1ae0:	f1 f7       	brne	.-4      	; 0x1ade <H_LCD_Void_LCDWriteCommand+0x330>
    1ae2:	9a 8b       	std	Y+18, r25	; 0x12
    1ae4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ae6:	8b 89       	ldd	r24, Y+19	; 0x13
    1ae8:	9c 89       	ldd	r25, Y+20	; 0x14
    1aea:	01 97       	sbiw	r24, 0x01	; 1
    1aec:	9c 8b       	std	Y+20, r25	; 0x14
    1aee:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1af0:	8b 89       	ldd	r24, Y+19	; 0x13
    1af2:	9c 89       	ldd	r25, Y+20	; 0x14
    1af4:	00 97       	sbiw	r24, 0x00	; 0
    1af6:	69 f7       	brne	.-38     	; 0x1ad2 <H_LCD_Void_LCDWriteCommand+0x324>
    1af8:	14 c0       	rjmp	.+40     	; 0x1b22 <H_LCD_Void_LCDWriteCommand+0x374>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1afa:	6d 89       	ldd	r22, Y+21	; 0x15
    1afc:	7e 89       	ldd	r23, Y+22	; 0x16
    1afe:	8f 89       	ldd	r24, Y+23	; 0x17
    1b00:	98 8d       	ldd	r25, Y+24	; 0x18
    1b02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b06:	dc 01       	movw	r26, r24
    1b08:	cb 01       	movw	r24, r22
    1b0a:	9c 8b       	std	Y+20, r25	; 0x14
    1b0c:	8b 8b       	std	Y+19, r24	; 0x13
    1b0e:	8b 89       	ldd	r24, Y+19	; 0x13
    1b10:	9c 89       	ldd	r25, Y+20	; 0x14
    1b12:	98 8b       	std	Y+16, r25	; 0x10
    1b14:	8f 87       	std	Y+15, r24	; 0x0f
    1b16:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b18:	98 89       	ldd	r25, Y+16	; 0x10
    1b1a:	01 97       	sbiw	r24, 0x01	; 1
    1b1c:	f1 f7       	brne	.-4      	; 0x1b1a <H_LCD_Void_LCDWriteCommand+0x36c>
    1b1e:	98 8b       	std	Y+16, r25	; 0x10
    1b20:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	M_DIO_Void_SetPinValue(EN_PIN, Low);
    1b22:	8c e0       	ldi	r24, 0x0C	; 12
    1b24:	60 e0       	ldi	r22, 0x00	; 0
    1b26:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    1b2a:	80 e0       	ldi	r24, 0x00	; 0
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	a0 ea       	ldi	r26, 0xA0	; 160
    1b30:	b0 e4       	ldi	r27, 0x40	; 64
    1b32:	8b 87       	std	Y+11, r24	; 0x0b
    1b34:	9c 87       	std	Y+12, r25	; 0x0c
    1b36:	ad 87       	std	Y+13, r26	; 0x0d
    1b38:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b3a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b3c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b40:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b42:	20 e0       	ldi	r18, 0x00	; 0
    1b44:	30 e0       	ldi	r19, 0x00	; 0
    1b46:	4a e7       	ldi	r20, 0x7A	; 122
    1b48:	55 e4       	ldi	r21, 0x45	; 69
    1b4a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b4e:	dc 01       	movw	r26, r24
    1b50:	cb 01       	movw	r24, r22
    1b52:	8f 83       	std	Y+7, r24	; 0x07
    1b54:	98 87       	std	Y+8, r25	; 0x08
    1b56:	a9 87       	std	Y+9, r26	; 0x09
    1b58:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1b5a:	6f 81       	ldd	r22, Y+7	; 0x07
    1b5c:	78 85       	ldd	r23, Y+8	; 0x08
    1b5e:	89 85       	ldd	r24, Y+9	; 0x09
    1b60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b62:	20 e0       	ldi	r18, 0x00	; 0
    1b64:	30 e0       	ldi	r19, 0x00	; 0
    1b66:	40 e8       	ldi	r20, 0x80	; 128
    1b68:	5f e3       	ldi	r21, 0x3F	; 63
    1b6a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b6e:	88 23       	and	r24, r24
    1b70:	2c f4       	brge	.+10     	; 0x1b7c <H_LCD_Void_LCDWriteCommand+0x3ce>
		__ticks = 1;
    1b72:	81 e0       	ldi	r24, 0x01	; 1
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	9e 83       	std	Y+6, r25	; 0x06
    1b78:	8d 83       	std	Y+5, r24	; 0x05
    1b7a:	3f c0       	rjmp	.+126    	; 0x1bfa <H_LCD_Void_LCDWriteCommand+0x44c>
	else if (__tmp > 65535)
    1b7c:	6f 81       	ldd	r22, Y+7	; 0x07
    1b7e:	78 85       	ldd	r23, Y+8	; 0x08
    1b80:	89 85       	ldd	r24, Y+9	; 0x09
    1b82:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b84:	20 e0       	ldi	r18, 0x00	; 0
    1b86:	3f ef       	ldi	r19, 0xFF	; 255
    1b88:	4f e7       	ldi	r20, 0x7F	; 127
    1b8a:	57 e4       	ldi	r21, 0x47	; 71
    1b8c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b90:	18 16       	cp	r1, r24
    1b92:	4c f5       	brge	.+82     	; 0x1be6 <H_LCD_Void_LCDWriteCommand+0x438>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b94:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b96:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b98:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b9c:	20 e0       	ldi	r18, 0x00	; 0
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	40 e2       	ldi	r20, 0x20	; 32
    1ba2:	51 e4       	ldi	r21, 0x41	; 65
    1ba4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ba8:	dc 01       	movw	r26, r24
    1baa:	cb 01       	movw	r24, r22
    1bac:	bc 01       	movw	r22, r24
    1bae:	cd 01       	movw	r24, r26
    1bb0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bb4:	dc 01       	movw	r26, r24
    1bb6:	cb 01       	movw	r24, r22
    1bb8:	9e 83       	std	Y+6, r25	; 0x06
    1bba:	8d 83       	std	Y+5, r24	; 0x05
    1bbc:	0f c0       	rjmp	.+30     	; 0x1bdc <H_LCD_Void_LCDWriteCommand+0x42e>
    1bbe:	80 e9       	ldi	r24, 0x90	; 144
    1bc0:	91 e0       	ldi	r25, 0x01	; 1
    1bc2:	9c 83       	std	Y+4, r25	; 0x04
    1bc4:	8b 83       	std	Y+3, r24	; 0x03
    1bc6:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc8:	9c 81       	ldd	r25, Y+4	; 0x04
    1bca:	01 97       	sbiw	r24, 0x01	; 1
    1bcc:	f1 f7       	brne	.-4      	; 0x1bca <H_LCD_Void_LCDWriteCommand+0x41c>
    1bce:	9c 83       	std	Y+4, r25	; 0x04
    1bd0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bd2:	8d 81       	ldd	r24, Y+5	; 0x05
    1bd4:	9e 81       	ldd	r25, Y+6	; 0x06
    1bd6:	01 97       	sbiw	r24, 0x01	; 1
    1bd8:	9e 83       	std	Y+6, r25	; 0x06
    1bda:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bdc:	8d 81       	ldd	r24, Y+5	; 0x05
    1bde:	9e 81       	ldd	r25, Y+6	; 0x06
    1be0:	00 97       	sbiw	r24, 0x00	; 0
    1be2:	69 f7       	brne	.-38     	; 0x1bbe <H_LCD_Void_LCDWriteCommand+0x410>
    1be4:	14 c0       	rjmp	.+40     	; 0x1c0e <H_LCD_Void_LCDWriteCommand+0x460>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1be6:	6f 81       	ldd	r22, Y+7	; 0x07
    1be8:	78 85       	ldd	r23, Y+8	; 0x08
    1bea:	89 85       	ldd	r24, Y+9	; 0x09
    1bec:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bf2:	dc 01       	movw	r26, r24
    1bf4:	cb 01       	movw	r24, r22
    1bf6:	9e 83       	std	Y+6, r25	; 0x06
    1bf8:	8d 83       	std	Y+5, r24	; 0x05
    1bfa:	8d 81       	ldd	r24, Y+5	; 0x05
    1bfc:	9e 81       	ldd	r25, Y+6	; 0x06
    1bfe:	9a 83       	std	Y+2, r25	; 0x02
    1c00:	89 83       	std	Y+1, r24	; 0x01
    1c02:	89 81       	ldd	r24, Y+1	; 0x01
    1c04:	9a 81       	ldd	r25, Y+2	; 0x02
    1c06:	01 97       	sbiw	r24, 0x01	; 1
    1c08:	f1 f7       	brne	.-4      	; 0x1c06 <H_LCD_Void_LCDWriteCommand+0x458>
    1c0a:	9a 83       	std	Y+2, r25	; 0x02
    1c0c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    1c0e:	e9 96       	adiw	r28, 0x39	; 57
    1c10:	0f b6       	in	r0, 0x3f	; 63
    1c12:	f8 94       	cli
    1c14:	de bf       	out	0x3e, r29	; 62
    1c16:	0f be       	out	0x3f, r0	; 63
    1c18:	cd bf       	out	0x3d, r28	; 61
    1c1a:	cf 91       	pop	r28
    1c1c:	df 91       	pop	r29
    1c1e:	08 95       	ret

00001c20 <H_LCD_Void_LCDWriteCharacter>:

void H_LCD_Void_LCDWriteCharacter(u8 chararcter)
{
    1c20:	df 93       	push	r29
    1c22:	cf 93       	push	r28
    1c24:	cd b7       	in	r28, 0x3d	; 61
    1c26:	de b7       	in	r29, 0x3e	; 62
    1c28:	e9 97       	sbiw	r28, 0x39	; 57
    1c2a:	0f b6       	in	r0, 0x3f	; 63
    1c2c:	f8 94       	cli
    1c2e:	de bf       	out	0x3e, r29	; 62
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	cd bf       	out	0x3d, r28	; 61
    1c34:	89 af       	std	Y+57, r24	; 0x39
	M_DIO_Void_SetPinValue(RS_PIN, DATA);
    1c36:	8d e0       	ldi	r24, 0x0D	; 13
    1c38:	61 e0       	ldi	r22, 0x01	; 1
    1c3a:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	//chararcter = 'c';
	M_DIO_Void_SetPinValue(D4_PIN, GET_BIT(chararcter, 4) );
    1c3e:	89 ad       	ldd	r24, Y+57	; 0x39
    1c40:	82 95       	swap	r24
    1c42:	8f 70       	andi	r24, 0x0F	; 15
    1c44:	98 2f       	mov	r25, r24
    1c46:	91 70       	andi	r25, 0x01	; 1
    1c48:	84 e1       	ldi	r24, 0x14	; 20
    1c4a:	69 2f       	mov	r22, r25
    1c4c:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D5_PIN, GET_BIT(chararcter, 5) );
    1c50:	89 ad       	ldd	r24, Y+57	; 0x39
    1c52:	82 95       	swap	r24
    1c54:	86 95       	lsr	r24
    1c56:	87 70       	andi	r24, 0x07	; 7
    1c58:	98 2f       	mov	r25, r24
    1c5a:	91 70       	andi	r25, 0x01	; 1
    1c5c:	85 e1       	ldi	r24, 0x15	; 21
    1c5e:	69 2f       	mov	r22, r25
    1c60:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D6_PIN, GET_BIT(chararcter, 6) );
    1c64:	89 ad       	ldd	r24, Y+57	; 0x39
    1c66:	82 95       	swap	r24
    1c68:	86 95       	lsr	r24
    1c6a:	86 95       	lsr	r24
    1c6c:	83 70       	andi	r24, 0x03	; 3
    1c6e:	98 2f       	mov	r25, r24
    1c70:	91 70       	andi	r25, 0x01	; 1
    1c72:	86 e1       	ldi	r24, 0x16	; 22
    1c74:	69 2f       	mov	r22, r25
    1c76:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D7_PIN, GET_BIT(chararcter, 7) );
    1c7a:	89 ad       	ldd	r24, Y+57	; 0x39
    1c7c:	98 2f       	mov	r25, r24
    1c7e:	99 1f       	adc	r25, r25
    1c80:	99 27       	eor	r25, r25
    1c82:	99 1f       	adc	r25, r25
    1c84:	88 e1       	ldi	r24, 0x18	; 24
    1c86:	69 2f       	mov	r22, r25
    1c88:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>

	M_DIO_Void_SetPinValue(EN_PIN, High);
    1c8c:	8c e0       	ldi	r24, 0x0C	; 12
    1c8e:	61 e0       	ldi	r22, 0x01	; 1
    1c90:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    1c94:	80 e0       	ldi	r24, 0x00	; 0
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	a0 e8       	ldi	r26, 0x80	; 128
    1c9a:	bf e3       	ldi	r27, 0x3F	; 63
    1c9c:	8d ab       	std	Y+53, r24	; 0x35
    1c9e:	9e ab       	std	Y+54, r25	; 0x36
    1ca0:	af ab       	std	Y+55, r26	; 0x37
    1ca2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ca4:	6d a9       	ldd	r22, Y+53	; 0x35
    1ca6:	7e a9       	ldd	r23, Y+54	; 0x36
    1ca8:	8f a9       	ldd	r24, Y+55	; 0x37
    1caa:	98 ad       	ldd	r25, Y+56	; 0x38
    1cac:	20 e0       	ldi	r18, 0x00	; 0
    1cae:	30 e0       	ldi	r19, 0x00	; 0
    1cb0:	4a e7       	ldi	r20, 0x7A	; 122
    1cb2:	55 e4       	ldi	r21, 0x45	; 69
    1cb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cb8:	dc 01       	movw	r26, r24
    1cba:	cb 01       	movw	r24, r22
    1cbc:	89 ab       	std	Y+49, r24	; 0x31
    1cbe:	9a ab       	std	Y+50, r25	; 0x32
    1cc0:	ab ab       	std	Y+51, r26	; 0x33
    1cc2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1cc4:	69 a9       	ldd	r22, Y+49	; 0x31
    1cc6:	7a a9       	ldd	r23, Y+50	; 0x32
    1cc8:	8b a9       	ldd	r24, Y+51	; 0x33
    1cca:	9c a9       	ldd	r25, Y+52	; 0x34
    1ccc:	20 e0       	ldi	r18, 0x00	; 0
    1cce:	30 e0       	ldi	r19, 0x00	; 0
    1cd0:	40 e8       	ldi	r20, 0x80	; 128
    1cd2:	5f e3       	ldi	r21, 0x3F	; 63
    1cd4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cd8:	88 23       	and	r24, r24
    1cda:	2c f4       	brge	.+10     	; 0x1ce6 <H_LCD_Void_LCDWriteCharacter+0xc6>
		__ticks = 1;
    1cdc:	81 e0       	ldi	r24, 0x01	; 1
    1cde:	90 e0       	ldi	r25, 0x00	; 0
    1ce0:	98 ab       	std	Y+48, r25	; 0x30
    1ce2:	8f a7       	std	Y+47, r24	; 0x2f
    1ce4:	3f c0       	rjmp	.+126    	; 0x1d64 <H_LCD_Void_LCDWriteCharacter+0x144>
	else if (__tmp > 65535)
    1ce6:	69 a9       	ldd	r22, Y+49	; 0x31
    1ce8:	7a a9       	ldd	r23, Y+50	; 0x32
    1cea:	8b a9       	ldd	r24, Y+51	; 0x33
    1cec:	9c a9       	ldd	r25, Y+52	; 0x34
    1cee:	20 e0       	ldi	r18, 0x00	; 0
    1cf0:	3f ef       	ldi	r19, 0xFF	; 255
    1cf2:	4f e7       	ldi	r20, 0x7F	; 127
    1cf4:	57 e4       	ldi	r21, 0x47	; 71
    1cf6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cfa:	18 16       	cp	r1, r24
    1cfc:	4c f5       	brge	.+82     	; 0x1d50 <H_LCD_Void_LCDWriteCharacter+0x130>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cfe:	6d a9       	ldd	r22, Y+53	; 0x35
    1d00:	7e a9       	ldd	r23, Y+54	; 0x36
    1d02:	8f a9       	ldd	r24, Y+55	; 0x37
    1d04:	98 ad       	ldd	r25, Y+56	; 0x38
    1d06:	20 e0       	ldi	r18, 0x00	; 0
    1d08:	30 e0       	ldi	r19, 0x00	; 0
    1d0a:	40 e2       	ldi	r20, 0x20	; 32
    1d0c:	51 e4       	ldi	r21, 0x41	; 65
    1d0e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d12:	dc 01       	movw	r26, r24
    1d14:	cb 01       	movw	r24, r22
    1d16:	bc 01       	movw	r22, r24
    1d18:	cd 01       	movw	r24, r26
    1d1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d1e:	dc 01       	movw	r26, r24
    1d20:	cb 01       	movw	r24, r22
    1d22:	98 ab       	std	Y+48, r25	; 0x30
    1d24:	8f a7       	std	Y+47, r24	; 0x2f
    1d26:	0f c0       	rjmp	.+30     	; 0x1d46 <H_LCD_Void_LCDWriteCharacter+0x126>
    1d28:	80 e9       	ldi	r24, 0x90	; 144
    1d2a:	91 e0       	ldi	r25, 0x01	; 1
    1d2c:	9e a7       	std	Y+46, r25	; 0x2e
    1d2e:	8d a7       	std	Y+45, r24	; 0x2d
    1d30:	8d a5       	ldd	r24, Y+45	; 0x2d
    1d32:	9e a5       	ldd	r25, Y+46	; 0x2e
    1d34:	01 97       	sbiw	r24, 0x01	; 1
    1d36:	f1 f7       	brne	.-4      	; 0x1d34 <H_LCD_Void_LCDWriteCharacter+0x114>
    1d38:	9e a7       	std	Y+46, r25	; 0x2e
    1d3a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d3c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d3e:	98 a9       	ldd	r25, Y+48	; 0x30
    1d40:	01 97       	sbiw	r24, 0x01	; 1
    1d42:	98 ab       	std	Y+48, r25	; 0x30
    1d44:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d46:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d48:	98 a9       	ldd	r25, Y+48	; 0x30
    1d4a:	00 97       	sbiw	r24, 0x00	; 0
    1d4c:	69 f7       	brne	.-38     	; 0x1d28 <H_LCD_Void_LCDWriteCharacter+0x108>
    1d4e:	14 c0       	rjmp	.+40     	; 0x1d78 <H_LCD_Void_LCDWriteCharacter+0x158>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d50:	69 a9       	ldd	r22, Y+49	; 0x31
    1d52:	7a a9       	ldd	r23, Y+50	; 0x32
    1d54:	8b a9       	ldd	r24, Y+51	; 0x33
    1d56:	9c a9       	ldd	r25, Y+52	; 0x34
    1d58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d5c:	dc 01       	movw	r26, r24
    1d5e:	cb 01       	movw	r24, r22
    1d60:	98 ab       	std	Y+48, r25	; 0x30
    1d62:	8f a7       	std	Y+47, r24	; 0x2f
    1d64:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d66:	98 a9       	ldd	r25, Y+48	; 0x30
    1d68:	9c a7       	std	Y+44, r25	; 0x2c
    1d6a:	8b a7       	std	Y+43, r24	; 0x2b
    1d6c:	8b a5       	ldd	r24, Y+43	; 0x2b
    1d6e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1d70:	01 97       	sbiw	r24, 0x01	; 1
    1d72:	f1 f7       	brne	.-4      	; 0x1d70 <H_LCD_Void_LCDWriteCharacter+0x150>
    1d74:	9c a7       	std	Y+44, r25	; 0x2c
    1d76:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	M_DIO_Void_SetPinValue(EN_PIN, Low);
    1d78:	8c e0       	ldi	r24, 0x0C	; 12
    1d7a:	60 e0       	ldi	r22, 0x00	; 0
    1d7c:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    1d80:	80 e0       	ldi	r24, 0x00	; 0
    1d82:	90 e0       	ldi	r25, 0x00	; 0
    1d84:	a0 e8       	ldi	r26, 0x80	; 128
    1d86:	bf e3       	ldi	r27, 0x3F	; 63
    1d88:	8f a3       	std	Y+39, r24	; 0x27
    1d8a:	98 a7       	std	Y+40, r25	; 0x28
    1d8c:	a9 a7       	std	Y+41, r26	; 0x29
    1d8e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d90:	6f a1       	ldd	r22, Y+39	; 0x27
    1d92:	78 a5       	ldd	r23, Y+40	; 0x28
    1d94:	89 a5       	ldd	r24, Y+41	; 0x29
    1d96:	9a a5       	ldd	r25, Y+42	; 0x2a
    1d98:	20 e0       	ldi	r18, 0x00	; 0
    1d9a:	30 e0       	ldi	r19, 0x00	; 0
    1d9c:	4a e7       	ldi	r20, 0x7A	; 122
    1d9e:	55 e4       	ldi	r21, 0x45	; 69
    1da0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1da4:	dc 01       	movw	r26, r24
    1da6:	cb 01       	movw	r24, r22
    1da8:	8b a3       	std	Y+35, r24	; 0x23
    1daa:	9c a3       	std	Y+36, r25	; 0x24
    1dac:	ad a3       	std	Y+37, r26	; 0x25
    1dae:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1db0:	6b a1       	ldd	r22, Y+35	; 0x23
    1db2:	7c a1       	ldd	r23, Y+36	; 0x24
    1db4:	8d a1       	ldd	r24, Y+37	; 0x25
    1db6:	9e a1       	ldd	r25, Y+38	; 0x26
    1db8:	20 e0       	ldi	r18, 0x00	; 0
    1dba:	30 e0       	ldi	r19, 0x00	; 0
    1dbc:	40 e8       	ldi	r20, 0x80	; 128
    1dbe:	5f e3       	ldi	r21, 0x3F	; 63
    1dc0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1dc4:	88 23       	and	r24, r24
    1dc6:	2c f4       	brge	.+10     	; 0x1dd2 <H_LCD_Void_LCDWriteCharacter+0x1b2>
		__ticks = 1;
    1dc8:	81 e0       	ldi	r24, 0x01	; 1
    1dca:	90 e0       	ldi	r25, 0x00	; 0
    1dcc:	9a a3       	std	Y+34, r25	; 0x22
    1dce:	89 a3       	std	Y+33, r24	; 0x21
    1dd0:	3f c0       	rjmp	.+126    	; 0x1e50 <H_LCD_Void_LCDWriteCharacter+0x230>
	else if (__tmp > 65535)
    1dd2:	6b a1       	ldd	r22, Y+35	; 0x23
    1dd4:	7c a1       	ldd	r23, Y+36	; 0x24
    1dd6:	8d a1       	ldd	r24, Y+37	; 0x25
    1dd8:	9e a1       	ldd	r25, Y+38	; 0x26
    1dda:	20 e0       	ldi	r18, 0x00	; 0
    1ddc:	3f ef       	ldi	r19, 0xFF	; 255
    1dde:	4f e7       	ldi	r20, 0x7F	; 127
    1de0:	57 e4       	ldi	r21, 0x47	; 71
    1de2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1de6:	18 16       	cp	r1, r24
    1de8:	4c f5       	brge	.+82     	; 0x1e3c <H_LCD_Void_LCDWriteCharacter+0x21c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dea:	6f a1       	ldd	r22, Y+39	; 0x27
    1dec:	78 a5       	ldd	r23, Y+40	; 0x28
    1dee:	89 a5       	ldd	r24, Y+41	; 0x29
    1df0:	9a a5       	ldd	r25, Y+42	; 0x2a
    1df2:	20 e0       	ldi	r18, 0x00	; 0
    1df4:	30 e0       	ldi	r19, 0x00	; 0
    1df6:	40 e2       	ldi	r20, 0x20	; 32
    1df8:	51 e4       	ldi	r21, 0x41	; 65
    1dfa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dfe:	dc 01       	movw	r26, r24
    1e00:	cb 01       	movw	r24, r22
    1e02:	bc 01       	movw	r22, r24
    1e04:	cd 01       	movw	r24, r26
    1e06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e0a:	dc 01       	movw	r26, r24
    1e0c:	cb 01       	movw	r24, r22
    1e0e:	9a a3       	std	Y+34, r25	; 0x22
    1e10:	89 a3       	std	Y+33, r24	; 0x21
    1e12:	0f c0       	rjmp	.+30     	; 0x1e32 <H_LCD_Void_LCDWriteCharacter+0x212>
    1e14:	80 e9       	ldi	r24, 0x90	; 144
    1e16:	91 e0       	ldi	r25, 0x01	; 1
    1e18:	98 a3       	std	Y+32, r25	; 0x20
    1e1a:	8f 8f       	std	Y+31, r24	; 0x1f
    1e1c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1e1e:	98 a1       	ldd	r25, Y+32	; 0x20
    1e20:	01 97       	sbiw	r24, 0x01	; 1
    1e22:	f1 f7       	brne	.-4      	; 0x1e20 <H_LCD_Void_LCDWriteCharacter+0x200>
    1e24:	98 a3       	std	Y+32, r25	; 0x20
    1e26:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e28:	89 a1       	ldd	r24, Y+33	; 0x21
    1e2a:	9a a1       	ldd	r25, Y+34	; 0x22
    1e2c:	01 97       	sbiw	r24, 0x01	; 1
    1e2e:	9a a3       	std	Y+34, r25	; 0x22
    1e30:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e32:	89 a1       	ldd	r24, Y+33	; 0x21
    1e34:	9a a1       	ldd	r25, Y+34	; 0x22
    1e36:	00 97       	sbiw	r24, 0x00	; 0
    1e38:	69 f7       	brne	.-38     	; 0x1e14 <H_LCD_Void_LCDWriteCharacter+0x1f4>
    1e3a:	14 c0       	rjmp	.+40     	; 0x1e64 <H_LCD_Void_LCDWriteCharacter+0x244>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e3c:	6b a1       	ldd	r22, Y+35	; 0x23
    1e3e:	7c a1       	ldd	r23, Y+36	; 0x24
    1e40:	8d a1       	ldd	r24, Y+37	; 0x25
    1e42:	9e a1       	ldd	r25, Y+38	; 0x26
    1e44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e48:	dc 01       	movw	r26, r24
    1e4a:	cb 01       	movw	r24, r22
    1e4c:	9a a3       	std	Y+34, r25	; 0x22
    1e4e:	89 a3       	std	Y+33, r24	; 0x21
    1e50:	89 a1       	ldd	r24, Y+33	; 0x21
    1e52:	9a a1       	ldd	r25, Y+34	; 0x22
    1e54:	9e 8f       	std	Y+30, r25	; 0x1e
    1e56:	8d 8f       	std	Y+29, r24	; 0x1d
    1e58:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e5a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1e5c:	01 97       	sbiw	r24, 0x01	; 1
    1e5e:	f1 f7       	brne	.-4      	; 0x1e5c <H_LCD_Void_LCDWriteCharacter+0x23c>
    1e60:	9e 8f       	std	Y+30, r25	; 0x1e
    1e62:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	M_DIO_Void_SetPinValue(D4_PIN, GET_BIT(chararcter, 0) );
    1e64:	89 ad       	ldd	r24, Y+57	; 0x39
    1e66:	98 2f       	mov	r25, r24
    1e68:	91 70       	andi	r25, 0x01	; 1
    1e6a:	84 e1       	ldi	r24, 0x14	; 20
    1e6c:	69 2f       	mov	r22, r25
    1e6e:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D5_PIN, GET_BIT(chararcter, 1) );
    1e72:	89 ad       	ldd	r24, Y+57	; 0x39
    1e74:	86 95       	lsr	r24
    1e76:	98 2f       	mov	r25, r24
    1e78:	91 70       	andi	r25, 0x01	; 1
    1e7a:	85 e1       	ldi	r24, 0x15	; 21
    1e7c:	69 2f       	mov	r22, r25
    1e7e:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D6_PIN, GET_BIT(chararcter, 2) );
    1e82:	89 ad       	ldd	r24, Y+57	; 0x39
    1e84:	86 95       	lsr	r24
    1e86:	86 95       	lsr	r24
    1e88:	98 2f       	mov	r25, r24
    1e8a:	91 70       	andi	r25, 0x01	; 1
    1e8c:	86 e1       	ldi	r24, 0x16	; 22
    1e8e:	69 2f       	mov	r22, r25
    1e90:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(D7_PIN, GET_BIT(chararcter, 3) );
    1e94:	89 ad       	ldd	r24, Y+57	; 0x39
    1e96:	86 95       	lsr	r24
    1e98:	86 95       	lsr	r24
    1e9a:	86 95       	lsr	r24
    1e9c:	98 2f       	mov	r25, r24
    1e9e:	91 70       	andi	r25, 0x01	; 1
    1ea0:	88 e1       	ldi	r24, 0x18	; 24
    1ea2:	69 2f       	mov	r22, r25
    1ea4:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>

	M_DIO_Void_SetPinValue(EN_PIN, High);
    1ea8:	8c e0       	ldi	r24, 0x0C	; 12
    1eaa:	61 e0       	ldi	r22, 0x01	; 1
    1eac:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    1eb0:	80 e0       	ldi	r24, 0x00	; 0
    1eb2:	90 e0       	ldi	r25, 0x00	; 0
    1eb4:	a0 e8       	ldi	r26, 0x80	; 128
    1eb6:	bf e3       	ldi	r27, 0x3F	; 63
    1eb8:	89 8f       	std	Y+25, r24	; 0x19
    1eba:	9a 8f       	std	Y+26, r25	; 0x1a
    1ebc:	ab 8f       	std	Y+27, r26	; 0x1b
    1ebe:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ec0:	69 8d       	ldd	r22, Y+25	; 0x19
    1ec2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1ec4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1ec6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ec8:	20 e0       	ldi	r18, 0x00	; 0
    1eca:	30 e0       	ldi	r19, 0x00	; 0
    1ecc:	4a e7       	ldi	r20, 0x7A	; 122
    1ece:	55 e4       	ldi	r21, 0x45	; 69
    1ed0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ed4:	dc 01       	movw	r26, r24
    1ed6:	cb 01       	movw	r24, r22
    1ed8:	8d 8b       	std	Y+21, r24	; 0x15
    1eda:	9e 8b       	std	Y+22, r25	; 0x16
    1edc:	af 8b       	std	Y+23, r26	; 0x17
    1ede:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ee0:	6d 89       	ldd	r22, Y+21	; 0x15
    1ee2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ee4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ee6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ee8:	20 e0       	ldi	r18, 0x00	; 0
    1eea:	30 e0       	ldi	r19, 0x00	; 0
    1eec:	40 e8       	ldi	r20, 0x80	; 128
    1eee:	5f e3       	ldi	r21, 0x3F	; 63
    1ef0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ef4:	88 23       	and	r24, r24
    1ef6:	2c f4       	brge	.+10     	; 0x1f02 <H_LCD_Void_LCDWriteCharacter+0x2e2>
		__ticks = 1;
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	9c 8b       	std	Y+20, r25	; 0x14
    1efe:	8b 8b       	std	Y+19, r24	; 0x13
    1f00:	3f c0       	rjmp	.+126    	; 0x1f80 <H_LCD_Void_LCDWriteCharacter+0x360>
	else if (__tmp > 65535)
    1f02:	6d 89       	ldd	r22, Y+21	; 0x15
    1f04:	7e 89       	ldd	r23, Y+22	; 0x16
    1f06:	8f 89       	ldd	r24, Y+23	; 0x17
    1f08:	98 8d       	ldd	r25, Y+24	; 0x18
    1f0a:	20 e0       	ldi	r18, 0x00	; 0
    1f0c:	3f ef       	ldi	r19, 0xFF	; 255
    1f0e:	4f e7       	ldi	r20, 0x7F	; 127
    1f10:	57 e4       	ldi	r21, 0x47	; 71
    1f12:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f16:	18 16       	cp	r1, r24
    1f18:	4c f5       	brge	.+82     	; 0x1f6c <H_LCD_Void_LCDWriteCharacter+0x34c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f1a:	69 8d       	ldd	r22, Y+25	; 0x19
    1f1c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f1e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f20:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f22:	20 e0       	ldi	r18, 0x00	; 0
    1f24:	30 e0       	ldi	r19, 0x00	; 0
    1f26:	40 e2       	ldi	r20, 0x20	; 32
    1f28:	51 e4       	ldi	r21, 0x41	; 65
    1f2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f2e:	dc 01       	movw	r26, r24
    1f30:	cb 01       	movw	r24, r22
    1f32:	bc 01       	movw	r22, r24
    1f34:	cd 01       	movw	r24, r26
    1f36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f3a:	dc 01       	movw	r26, r24
    1f3c:	cb 01       	movw	r24, r22
    1f3e:	9c 8b       	std	Y+20, r25	; 0x14
    1f40:	8b 8b       	std	Y+19, r24	; 0x13
    1f42:	0f c0       	rjmp	.+30     	; 0x1f62 <H_LCD_Void_LCDWriteCharacter+0x342>
    1f44:	80 e9       	ldi	r24, 0x90	; 144
    1f46:	91 e0       	ldi	r25, 0x01	; 1
    1f48:	9a 8b       	std	Y+18, r25	; 0x12
    1f4a:	89 8b       	std	Y+17, r24	; 0x11
    1f4c:	89 89       	ldd	r24, Y+17	; 0x11
    1f4e:	9a 89       	ldd	r25, Y+18	; 0x12
    1f50:	01 97       	sbiw	r24, 0x01	; 1
    1f52:	f1 f7       	brne	.-4      	; 0x1f50 <H_LCD_Void_LCDWriteCharacter+0x330>
    1f54:	9a 8b       	std	Y+18, r25	; 0x12
    1f56:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f58:	8b 89       	ldd	r24, Y+19	; 0x13
    1f5a:	9c 89       	ldd	r25, Y+20	; 0x14
    1f5c:	01 97       	sbiw	r24, 0x01	; 1
    1f5e:	9c 8b       	std	Y+20, r25	; 0x14
    1f60:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f62:	8b 89       	ldd	r24, Y+19	; 0x13
    1f64:	9c 89       	ldd	r25, Y+20	; 0x14
    1f66:	00 97       	sbiw	r24, 0x00	; 0
    1f68:	69 f7       	brne	.-38     	; 0x1f44 <H_LCD_Void_LCDWriteCharacter+0x324>
    1f6a:	14 c0       	rjmp	.+40     	; 0x1f94 <H_LCD_Void_LCDWriteCharacter+0x374>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f6c:	6d 89       	ldd	r22, Y+21	; 0x15
    1f6e:	7e 89       	ldd	r23, Y+22	; 0x16
    1f70:	8f 89       	ldd	r24, Y+23	; 0x17
    1f72:	98 8d       	ldd	r25, Y+24	; 0x18
    1f74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f78:	dc 01       	movw	r26, r24
    1f7a:	cb 01       	movw	r24, r22
    1f7c:	9c 8b       	std	Y+20, r25	; 0x14
    1f7e:	8b 8b       	std	Y+19, r24	; 0x13
    1f80:	8b 89       	ldd	r24, Y+19	; 0x13
    1f82:	9c 89       	ldd	r25, Y+20	; 0x14
    1f84:	98 8b       	std	Y+16, r25	; 0x10
    1f86:	8f 87       	std	Y+15, r24	; 0x0f
    1f88:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f8a:	98 89       	ldd	r25, Y+16	; 0x10
    1f8c:	01 97       	sbiw	r24, 0x01	; 1
    1f8e:	f1 f7       	brne	.-4      	; 0x1f8c <H_LCD_Void_LCDWriteCharacter+0x36c>
    1f90:	98 8b       	std	Y+16, r25	; 0x10
    1f92:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	M_DIO_Void_SetPinValue(EN_PIN, Low);
    1f94:	8c e0       	ldi	r24, 0x0C	; 12
    1f96:	60 e0       	ldi	r22, 0x00	; 0
    1f98:	0e 94 ac 06 	call	0xd58	; 0xd58 <M_DIO_Void_SetPinValue>
    1f9c:	80 e0       	ldi	r24, 0x00	; 0
    1f9e:	90 e0       	ldi	r25, 0x00	; 0
    1fa0:	a0 ea       	ldi	r26, 0xA0	; 160
    1fa2:	b0 e4       	ldi	r27, 0x40	; 64
    1fa4:	8b 87       	std	Y+11, r24	; 0x0b
    1fa6:	9c 87       	std	Y+12, r25	; 0x0c
    1fa8:	ad 87       	std	Y+13, r26	; 0x0d
    1faa:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fac:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fae:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fb0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fb2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fb4:	20 e0       	ldi	r18, 0x00	; 0
    1fb6:	30 e0       	ldi	r19, 0x00	; 0
    1fb8:	4a e7       	ldi	r20, 0x7A	; 122
    1fba:	55 e4       	ldi	r21, 0x45	; 69
    1fbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fc0:	dc 01       	movw	r26, r24
    1fc2:	cb 01       	movw	r24, r22
    1fc4:	8f 83       	std	Y+7, r24	; 0x07
    1fc6:	98 87       	std	Y+8, r25	; 0x08
    1fc8:	a9 87       	std	Y+9, r26	; 0x09
    1fca:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fcc:	6f 81       	ldd	r22, Y+7	; 0x07
    1fce:	78 85       	ldd	r23, Y+8	; 0x08
    1fd0:	89 85       	ldd	r24, Y+9	; 0x09
    1fd2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fd4:	20 e0       	ldi	r18, 0x00	; 0
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	40 e8       	ldi	r20, 0x80	; 128
    1fda:	5f e3       	ldi	r21, 0x3F	; 63
    1fdc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1fe0:	88 23       	and	r24, r24
    1fe2:	2c f4       	brge	.+10     	; 0x1fee <H_LCD_Void_LCDWriteCharacter+0x3ce>
		__ticks = 1;
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	9e 83       	std	Y+6, r25	; 0x06
    1fea:	8d 83       	std	Y+5, r24	; 0x05
    1fec:	3f c0       	rjmp	.+126    	; 0x206c <H_LCD_Void_LCDWriteCharacter+0x44c>
	else if (__tmp > 65535)
    1fee:	6f 81       	ldd	r22, Y+7	; 0x07
    1ff0:	78 85       	ldd	r23, Y+8	; 0x08
    1ff2:	89 85       	ldd	r24, Y+9	; 0x09
    1ff4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ff6:	20 e0       	ldi	r18, 0x00	; 0
    1ff8:	3f ef       	ldi	r19, 0xFF	; 255
    1ffa:	4f e7       	ldi	r20, 0x7F	; 127
    1ffc:	57 e4       	ldi	r21, 0x47	; 71
    1ffe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2002:	18 16       	cp	r1, r24
    2004:	4c f5       	brge	.+82     	; 0x2058 <H_LCD_Void_LCDWriteCharacter+0x438>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2006:	6b 85       	ldd	r22, Y+11	; 0x0b
    2008:	7c 85       	ldd	r23, Y+12	; 0x0c
    200a:	8d 85       	ldd	r24, Y+13	; 0x0d
    200c:	9e 85       	ldd	r25, Y+14	; 0x0e
    200e:	20 e0       	ldi	r18, 0x00	; 0
    2010:	30 e0       	ldi	r19, 0x00	; 0
    2012:	40 e2       	ldi	r20, 0x20	; 32
    2014:	51 e4       	ldi	r21, 0x41	; 65
    2016:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    201a:	dc 01       	movw	r26, r24
    201c:	cb 01       	movw	r24, r22
    201e:	bc 01       	movw	r22, r24
    2020:	cd 01       	movw	r24, r26
    2022:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2026:	dc 01       	movw	r26, r24
    2028:	cb 01       	movw	r24, r22
    202a:	9e 83       	std	Y+6, r25	; 0x06
    202c:	8d 83       	std	Y+5, r24	; 0x05
    202e:	0f c0       	rjmp	.+30     	; 0x204e <H_LCD_Void_LCDWriteCharacter+0x42e>
    2030:	80 e9       	ldi	r24, 0x90	; 144
    2032:	91 e0       	ldi	r25, 0x01	; 1
    2034:	9c 83       	std	Y+4, r25	; 0x04
    2036:	8b 83       	std	Y+3, r24	; 0x03
    2038:	8b 81       	ldd	r24, Y+3	; 0x03
    203a:	9c 81       	ldd	r25, Y+4	; 0x04
    203c:	01 97       	sbiw	r24, 0x01	; 1
    203e:	f1 f7       	brne	.-4      	; 0x203c <H_LCD_Void_LCDWriteCharacter+0x41c>
    2040:	9c 83       	std	Y+4, r25	; 0x04
    2042:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2044:	8d 81       	ldd	r24, Y+5	; 0x05
    2046:	9e 81       	ldd	r25, Y+6	; 0x06
    2048:	01 97       	sbiw	r24, 0x01	; 1
    204a:	9e 83       	std	Y+6, r25	; 0x06
    204c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    204e:	8d 81       	ldd	r24, Y+5	; 0x05
    2050:	9e 81       	ldd	r25, Y+6	; 0x06
    2052:	00 97       	sbiw	r24, 0x00	; 0
    2054:	69 f7       	brne	.-38     	; 0x2030 <H_LCD_Void_LCDWriteCharacter+0x410>
    2056:	14 c0       	rjmp	.+40     	; 0x2080 <H_LCD_Void_LCDWriteCharacter+0x460>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2058:	6f 81       	ldd	r22, Y+7	; 0x07
    205a:	78 85       	ldd	r23, Y+8	; 0x08
    205c:	89 85       	ldd	r24, Y+9	; 0x09
    205e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2060:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2064:	dc 01       	movw	r26, r24
    2066:	cb 01       	movw	r24, r22
    2068:	9e 83       	std	Y+6, r25	; 0x06
    206a:	8d 83       	std	Y+5, r24	; 0x05
    206c:	8d 81       	ldd	r24, Y+5	; 0x05
    206e:	9e 81       	ldd	r25, Y+6	; 0x06
    2070:	9a 83       	std	Y+2, r25	; 0x02
    2072:	89 83       	std	Y+1, r24	; 0x01
    2074:	89 81       	ldd	r24, Y+1	; 0x01
    2076:	9a 81       	ldd	r25, Y+2	; 0x02
    2078:	01 97       	sbiw	r24, 0x01	; 1
    207a:	f1 f7       	brne	.-4      	; 0x2078 <H_LCD_Void_LCDWriteCharacter+0x458>
    207c:	9a 83       	std	Y+2, r25	; 0x02
    207e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);

}
    2080:	e9 96       	adiw	r28, 0x39	; 57
    2082:	0f b6       	in	r0, 0x3f	; 63
    2084:	f8 94       	cli
    2086:	de bf       	out	0x3e, r29	; 62
    2088:	0f be       	out	0x3f, r0	; 63
    208a:	cd bf       	out	0x3d, r28	; 61
    208c:	cf 91       	pop	r28
    208e:	df 91       	pop	r29
    2090:	08 95       	ret

00002092 <H_LCD_Void_LCDWriteString>:

void H_LCD_Void_LCDWriteString(u8 *string)
{
    2092:	df 93       	push	r29
    2094:	cf 93       	push	r28
    2096:	00 d0       	rcall	.+0      	; 0x2098 <H_LCD_Void_LCDWriteString+0x6>
    2098:	00 d0       	rcall	.+0      	; 0x209a <H_LCD_Void_LCDWriteString+0x8>
    209a:	cd b7       	in	r28, 0x3d	; 61
    209c:	de b7       	in	r29, 0x3e	; 62
    209e:	9c 83       	std	Y+4, r25	; 0x04
    20a0:	8b 83       	std	Y+3, r24	; 0x03
	for(int i=0; string[i]!=NULL; i++)
    20a2:	1a 82       	std	Y+2, r1	; 0x02
    20a4:	19 82       	std	Y+1, r1	; 0x01
    20a6:	0f c0       	rjmp	.+30     	; 0x20c6 <H_LCD_Void_LCDWriteString+0x34>
	{
		H_LCD_Void_LCDWriteCharacter(string[i]);
    20a8:	29 81       	ldd	r18, Y+1	; 0x01
    20aa:	3a 81       	ldd	r19, Y+2	; 0x02
    20ac:	8b 81       	ldd	r24, Y+3	; 0x03
    20ae:	9c 81       	ldd	r25, Y+4	; 0x04
    20b0:	fc 01       	movw	r30, r24
    20b2:	e2 0f       	add	r30, r18
    20b4:	f3 1f       	adc	r31, r19
    20b6:	80 81       	ld	r24, Z
    20b8:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <H_LCD_Void_LCDWriteCharacter>

}

void H_LCD_Void_LCDWriteString(u8 *string)
{
	for(int i=0; string[i]!=NULL; i++)
    20bc:	89 81       	ldd	r24, Y+1	; 0x01
    20be:	9a 81       	ldd	r25, Y+2	; 0x02
    20c0:	01 96       	adiw	r24, 0x01	; 1
    20c2:	9a 83       	std	Y+2, r25	; 0x02
    20c4:	89 83       	std	Y+1, r24	; 0x01
    20c6:	29 81       	ldd	r18, Y+1	; 0x01
    20c8:	3a 81       	ldd	r19, Y+2	; 0x02
    20ca:	8b 81       	ldd	r24, Y+3	; 0x03
    20cc:	9c 81       	ldd	r25, Y+4	; 0x04
    20ce:	fc 01       	movw	r30, r24
    20d0:	e2 0f       	add	r30, r18
    20d2:	f3 1f       	adc	r31, r19
    20d4:	80 81       	ld	r24, Z
    20d6:	88 23       	and	r24, r24
    20d8:	39 f7       	brne	.-50     	; 0x20a8 <H_LCD_Void_LCDWriteString+0x16>
	{
		H_LCD_Void_LCDWriteCharacter(string[i]);
	}
}
    20da:	0f 90       	pop	r0
    20dc:	0f 90       	pop	r0
    20de:	0f 90       	pop	r0
    20e0:	0f 90       	pop	r0
    20e2:	cf 91       	pop	r28
    20e4:	df 91       	pop	r29
    20e6:	08 95       	ret

000020e8 <H_LCD_Void_LCDWriteNumber>:

void H_LCD_Void_LCDWriteNumber(s32 number)
{
    20e8:	0f 93       	push	r16
    20ea:	1f 93       	push	r17
    20ec:	df 93       	push	r29
    20ee:	cf 93       	push	r28
    20f0:	cd b7       	in	r28, 0x3d	; 61
    20f2:	de b7       	in	r29, 0x3e	; 62
    20f4:	2f 97       	sbiw	r28, 0x0f	; 15
    20f6:	0f b6       	in	r0, 0x3f	; 63
    20f8:	f8 94       	cli
    20fa:	de bf       	out	0x3e, r29	; 62
    20fc:	0f be       	out	0x3f, r0	; 63
    20fe:	cd bf       	out	0x3d, r28	; 61
    2100:	6c 87       	std	Y+12, r22	; 0x0c
    2102:	7d 87       	std	Y+13, r23	; 0x0d
    2104:	8e 87       	std	Y+14, r24	; 0x0e
    2106:	9f 87       	std	Y+15, r25	; 0x0f
	u8 Local_U8_Counter = 0;
    2108:	19 82       	std	Y+1, r1	; 0x01
	u8 Local_U8_Arr[10] = {0};
    210a:	8a e0       	ldi	r24, 0x0A	; 10
    210c:	fe 01       	movw	r30, r28
    210e:	32 96       	adiw	r30, 0x02	; 2
    2110:	df 01       	movw	r26, r30
    2112:	98 2f       	mov	r25, r24
    2114:	1d 92       	st	X+, r1
    2116:	9a 95       	dec	r25
    2118:	e9 f7       	brne	.-6      	; 0x2114 <H_LCD_Void_LCDWriteNumber+0x2c>

	if(number < 0)
    211a:	8c 85       	ldd	r24, Y+12	; 0x0c
    211c:	9d 85       	ldd	r25, Y+13	; 0x0d
    211e:	ae 85       	ldd	r26, Y+14	; 0x0e
    2120:	bf 85       	ldd	r27, Y+15	; 0x0f
    2122:	bb 23       	and	r27, r27
    2124:	94 f4       	brge	.+36     	; 0x214a <H_LCD_Void_LCDWriteNumber+0x62>
	{
		number *= -1;
    2126:	8c 85       	ldd	r24, Y+12	; 0x0c
    2128:	9d 85       	ldd	r25, Y+13	; 0x0d
    212a:	ae 85       	ldd	r26, Y+14	; 0x0e
    212c:	bf 85       	ldd	r27, Y+15	; 0x0f
    212e:	b0 95       	com	r27
    2130:	a0 95       	com	r26
    2132:	90 95       	com	r25
    2134:	81 95       	neg	r24
    2136:	9f 4f       	sbci	r25, 0xFF	; 255
    2138:	af 4f       	sbci	r26, 0xFF	; 255
    213a:	bf 4f       	sbci	r27, 0xFF	; 255
    213c:	8c 87       	std	Y+12, r24	; 0x0c
    213e:	9d 87       	std	Y+13, r25	; 0x0d
    2140:	ae 87       	std	Y+14, r26	; 0x0e
    2142:	bf 87       	std	Y+15, r27	; 0x0f
		H_LCD_Void_LCDWriteCharacter('-');
    2144:	8d e2       	ldi	r24, 0x2D	; 45
    2146:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <H_LCD_Void_LCDWriteCharacter>
	}

	do
	{
		Local_U8_Arr[Local_U8_Counter++] = number%10;
    214a:	89 81       	ldd	r24, Y+1	; 0x01
    214c:	08 2f       	mov	r16, r24
    214e:	10 e0       	ldi	r17, 0x00	; 0
    2150:	8c 85       	ldd	r24, Y+12	; 0x0c
    2152:	9d 85       	ldd	r25, Y+13	; 0x0d
    2154:	ae 85       	ldd	r26, Y+14	; 0x0e
    2156:	bf 85       	ldd	r27, Y+15	; 0x0f
    2158:	2a e0       	ldi	r18, 0x0A	; 10
    215a:	30 e0       	ldi	r19, 0x00	; 0
    215c:	40 e0       	ldi	r20, 0x00	; 0
    215e:	50 e0       	ldi	r21, 0x00	; 0
    2160:	bc 01       	movw	r22, r24
    2162:	cd 01       	movw	r24, r26
    2164:	0e 94 ea 11 	call	0x23d4	; 0x23d4 <__divmodsi4>
    2168:	dc 01       	movw	r26, r24
    216a:	cb 01       	movw	r24, r22
    216c:	28 2f       	mov	r18, r24
    216e:	ce 01       	movw	r24, r28
    2170:	02 96       	adiw	r24, 0x02	; 2
    2172:	fc 01       	movw	r30, r24
    2174:	e0 0f       	add	r30, r16
    2176:	f1 1f       	adc	r31, r17
    2178:	20 83       	st	Z, r18
    217a:	89 81       	ldd	r24, Y+1	; 0x01
    217c:	8f 5f       	subi	r24, 0xFF	; 255
    217e:	89 83       	std	Y+1, r24	; 0x01
		number /= 10;
    2180:	8c 85       	ldd	r24, Y+12	; 0x0c
    2182:	9d 85       	ldd	r25, Y+13	; 0x0d
    2184:	ae 85       	ldd	r26, Y+14	; 0x0e
    2186:	bf 85       	ldd	r27, Y+15	; 0x0f
    2188:	2a e0       	ldi	r18, 0x0A	; 10
    218a:	30 e0       	ldi	r19, 0x00	; 0
    218c:	40 e0       	ldi	r20, 0x00	; 0
    218e:	50 e0       	ldi	r21, 0x00	; 0
    2190:	bc 01       	movw	r22, r24
    2192:	cd 01       	movw	r24, r26
    2194:	0e 94 ea 11 	call	0x23d4	; 0x23d4 <__divmodsi4>
    2198:	da 01       	movw	r26, r20
    219a:	c9 01       	movw	r24, r18
    219c:	8c 87       	std	Y+12, r24	; 0x0c
    219e:	9d 87       	std	Y+13, r25	; 0x0d
    21a0:	ae 87       	std	Y+14, r26	; 0x0e
    21a2:	bf 87       	std	Y+15, r27	; 0x0f
	}while(number >0 );
    21a4:	8c 85       	ldd	r24, Y+12	; 0x0c
    21a6:	9d 85       	ldd	r25, Y+13	; 0x0d
    21a8:	ae 85       	ldd	r26, Y+14	; 0x0e
    21aa:	bf 85       	ldd	r27, Y+15	; 0x0f
    21ac:	18 16       	cp	r1, r24
    21ae:	19 06       	cpc	r1, r25
    21b0:	1a 06       	cpc	r1, r26
    21b2:	1b 06       	cpc	r1, r27
    21b4:	54 f2       	brlt	.-108    	; 0x214a <H_LCD_Void_LCDWriteNumber+0x62>
    21b6:	0f c0       	rjmp	.+30     	; 0x21d6 <H_LCD_Void_LCDWriteNumber+0xee>

	while(Local_U8_Counter > 0)
	{
		H_LCD_Void_LCDWriteCharacter(Local_U8_Arr[--Local_U8_Counter] +48);
    21b8:	89 81       	ldd	r24, Y+1	; 0x01
    21ba:	81 50       	subi	r24, 0x01	; 1
    21bc:	89 83       	std	Y+1, r24	; 0x01
    21be:	89 81       	ldd	r24, Y+1	; 0x01
    21c0:	28 2f       	mov	r18, r24
    21c2:	30 e0       	ldi	r19, 0x00	; 0
    21c4:	ce 01       	movw	r24, r28
    21c6:	02 96       	adiw	r24, 0x02	; 2
    21c8:	fc 01       	movw	r30, r24
    21ca:	e2 0f       	add	r30, r18
    21cc:	f3 1f       	adc	r31, r19
    21ce:	80 81       	ld	r24, Z
    21d0:	80 5d       	subi	r24, 0xD0	; 208
    21d2:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <H_LCD_Void_LCDWriteCharacter>
	{
		Local_U8_Arr[Local_U8_Counter++] = number%10;
		number /= 10;
	}while(number >0 );

	while(Local_U8_Counter > 0)
    21d6:	89 81       	ldd	r24, Y+1	; 0x01
    21d8:	88 23       	and	r24, r24
    21da:	71 f7       	brne	.-36     	; 0x21b8 <H_LCD_Void_LCDWriteNumber+0xd0>
	{
		H_LCD_Void_LCDWriteCharacter(Local_U8_Arr[--Local_U8_Counter] +48);
	}
}
    21dc:	2f 96       	adiw	r28, 0x0f	; 15
    21de:	0f b6       	in	r0, 0x3f	; 63
    21e0:	f8 94       	cli
    21e2:	de bf       	out	0x3e, r29	; 62
    21e4:	0f be       	out	0x3f, r0	; 63
    21e6:	cd bf       	out	0x3d, r28	; 61
    21e8:	cf 91       	pop	r28
    21ea:	df 91       	pop	r29
    21ec:	1f 91       	pop	r17
    21ee:	0f 91       	pop	r16
    21f0:	08 95       	ret

000021f2 <H_LCD_Void_LCDClear>:

void H_LCD_Void_LCDClear()
{
    21f2:	df 93       	push	r29
    21f4:	cf 93       	push	r28
    21f6:	cd b7       	in	r28, 0x3d	; 61
    21f8:	de b7       	in	r29, 0x3e	; 62
	H_LCD_Void_LCDWriteCommand(CLEAR_COMMMAND);
    21fa:	81 e0       	ldi	r24, 0x01	; 1
    21fc:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
}
    2200:	cf 91       	pop	r28
    2202:	df 91       	pop	r29
    2204:	08 95       	ret

00002206 <H_LCD_Void_LCDGoTo>:

void H_LCD_Void_LCDGoTo()
{
    2206:	df 93       	push	r29
    2208:	cf 93       	push	r28
    220a:	cd b7       	in	r28, 0x3d	; 61
    220c:	de b7       	in	r29, 0x3e	; 62
	H_LCD_Void_LCDWriteCommand(RETURN_HOME_COMMAND);
    220e:	82 e0       	ldi	r24, 0x02	; 2
    2210:	0e 94 d7 0b 	call	0x17ae	; 0x17ae <H_LCD_Void_LCDWriteCommand>
}
    2214:	cf 91       	pop	r28
    2216:	df 91       	pop	r29
    2218:	08 95       	ret

0000221a <PWM_Inint>:
#include"DIO_Interface.h"
#include <util/delay.h>
#include"PWM_Interface.h"

void PWM_Inint(void)
{
    221a:	df 93       	push	r29
    221c:	cf 93       	push	r28
    221e:	cd b7       	in	r28, 0x3d	; 61
    2220:	de b7       	in	r29, 0x3e	; 62
	OCR0_REG = 64;
    2222:	ec e5       	ldi	r30, 0x5C	; 92
    2224:	f0 e0       	ldi	r31, 0x00	; 0
    2226:	80 e4       	ldi	r24, 0x40	; 64
    2228:	80 83       	st	Z, r24
	//selecting FAST PWM mode
	SET_BIT(TCCR0_REG, WGM00);
    222a:	a3 e5       	ldi	r26, 0x53	; 83
    222c:	b0 e0       	ldi	r27, 0x00	; 0
    222e:	e3 e5       	ldi	r30, 0x53	; 83
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	80 64       	ori	r24, 0x40	; 64
    2236:	8c 93       	st	X, r24
	SET_BIT(TCCR0_REG, WGM01);
    2238:	a3 e5       	ldi	r26, 0x53	; 83
    223a:	b0 e0       	ldi	r27, 0x00	; 0
    223c:	e3 e5       	ldi	r30, 0x53	; 83
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	80 81       	ld	r24, Z
    2242:	88 60       	ori	r24, 0x08	; 8
    2244:	8c 93       	st	X, r24

	//NON inverting mode
	CLR_BIT(TCCR0_REG, COM00);
    2246:	a3 e5       	ldi	r26, 0x53	; 83
    2248:	b0 e0       	ldi	r27, 0x00	; 0
    224a:	e3 e5       	ldi	r30, 0x53	; 83
    224c:	f0 e0       	ldi	r31, 0x00	; 0
    224e:	80 81       	ld	r24, Z
    2250:	8f 7e       	andi	r24, 0xEF	; 239
    2252:	8c 93       	st	X, r24
	SET_BIT(TCCR0_REG, COM01);
    2254:	a3 e5       	ldi	r26, 0x53	; 83
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	e3 e5       	ldi	r30, 0x53	; 83
    225a:	f0 e0       	ldi	r31, 0x00	; 0
    225c:	80 81       	ld	r24, Z
    225e:	80 62       	ori	r24, 0x20	; 32
    2260:	8c 93       	st	X, r24

	// prescaler 8
	CLR_BIT(TCCR0_REG, CS00_BIT);
    2262:	a3 e5       	ldi	r26, 0x53	; 83
    2264:	b0 e0       	ldi	r27, 0x00	; 0
    2266:	e3 e5       	ldi	r30, 0x53	; 83
    2268:	f0 e0       	ldi	r31, 0x00	; 0
    226a:	80 81       	ld	r24, Z
    226c:	8e 7f       	andi	r24, 0xFE	; 254
    226e:	8c 93       	st	X, r24
	SET_BIT(TCCR0_REG, CS01_BIT);
    2270:	a3 e5       	ldi	r26, 0x53	; 83
    2272:	b0 e0       	ldi	r27, 0x00	; 0
    2274:	e3 e5       	ldi	r30, 0x53	; 83
    2276:	f0 e0       	ldi	r31, 0x00	; 0
    2278:	80 81       	ld	r24, Z
    227a:	82 60       	ori	r24, 0x02	; 2
    227c:	8c 93       	st	X, r24
	CLR_BIT(TCCR0_REG, CS02_BIT);
    227e:	a3 e5       	ldi	r26, 0x53	; 83
    2280:	b0 e0       	ldi	r27, 0x00	; 0
    2282:	e3 e5       	ldi	r30, 0x53	; 83
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	80 81       	ld	r24, Z
    2288:	8b 7f       	andi	r24, 0xFB	; 251
    228a:	8c 93       	st	X, r24

	// ocr 127
	TCNT0_REG = 0;
    228c:	e2 e5       	ldi	r30, 0x52	; 82
    228e:	f0 e0       	ldi	r31, 0x00	; 0
    2290:	10 82       	st	Z, r1
	//Enabling Interrupt of timer0 over flow
	//SET_BIT(TIMSK_REG, TOIE0_BIT);
}
    2292:	cf 91       	pop	r28
    2294:	df 91       	pop	r29
    2296:	08 95       	ret

00002298 <__vector_10>:

 //Compare Match Flag
void __vector_10 (void) __attribute__((signal));
void __vector_10 (void)
{
    2298:	1f 92       	push	r1
    229a:	0f 92       	push	r0
    229c:	0f b6       	in	r0, 0x3f	; 63
    229e:	0f 92       	push	r0
    22a0:	11 24       	eor	r1, r1
    22a2:	df 93       	push	r29
    22a4:	cf 93       	push	r28
    22a6:	cd b7       	in	r28, 0x3d	; 61
    22a8:	de b7       	in	r29, 0x3e	; 62


}
    22aa:	cf 91       	pop	r28
    22ac:	df 91       	pop	r29
    22ae:	0f 90       	pop	r0
    22b0:	0f be       	out	0x3f, r0	; 63
    22b2:	0f 90       	pop	r0
    22b4:	1f 90       	pop	r1
    22b6:	18 95       	reti

000022b8 <__vector_11>:
	// timer overflow flag
void __vector_11 (void) __attribute__((signal));
void __vector_11 (void)
{
    22b8:	1f 92       	push	r1
    22ba:	0f 92       	push	r0
    22bc:	0f b6       	in	r0, 0x3f	; 63
    22be:	0f 92       	push	r0
    22c0:	11 24       	eor	r1, r1
    22c2:	df 93       	push	r29
    22c4:	cf 93       	push	r28
    22c6:	cd b7       	in	r28, 0x3d	; 61
    22c8:	de b7       	in	r29, 0x3e	; 62
	//Reload the value of ocr
	//OCR0_REG = 64;
}
    22ca:	cf 91       	pop	r28
    22cc:	df 91       	pop	r29
    22ce:	0f 90       	pop	r0
    22d0:	0f be       	out	0x3f, r0	; 63
    22d2:	0f 90       	pop	r0
    22d4:	1f 90       	pop	r1
    22d6:	18 95       	reti

000022d8 <MCAL_TIMER2_Inint>:
   //Enabling Interrupt
	SET_BIT(TIMSK_REG, TOIE0_BIT);
}*/

void MCAL_TIMER2_Inint(void)
{
    22d8:	df 93       	push	r29
    22da:	cf 93       	push	r28
    22dc:	cd b7       	in	r28, 0x3d	; 61
    22de:	de b7       	in	r29, 0x3e	; 62
	// normal mode of timer2
	CLR_BIT(TCCR2_REG, WGM20);
    22e0:	a5 e4       	ldi	r26, 0x45	; 69
    22e2:	b0 e0       	ldi	r27, 0x00	; 0
    22e4:	e5 e4       	ldi	r30, 0x45	; 69
    22e6:	f0 e0       	ldi	r31, 0x00	; 0
    22e8:	80 81       	ld	r24, Z
    22ea:	8f 7b       	andi	r24, 0xBF	; 191
    22ec:	8c 93       	st	X, r24
	CLR_BIT(TCCR2_REG, WGM21);
    22ee:	a5 e4       	ldi	r26, 0x45	; 69
    22f0:	b0 e0       	ldi	r27, 0x00	; 0
    22f2:	e5 e4       	ldi	r30, 0x45	; 69
    22f4:	f0 e0       	ldi	r31, 0x00	; 0
    22f6:	80 81       	ld	r24, Z
    22f8:	87 7f       	andi	r24, 0xF7	; 247
    22fa:	8c 93       	st	X, r24

	// prescaler 8
	CLR_BIT(TCCR0_REG, CS00_BIT);
    22fc:	a3 e5       	ldi	r26, 0x53	; 83
    22fe:	b0 e0       	ldi	r27, 0x00	; 0
    2300:	e3 e5       	ldi	r30, 0x53	; 83
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	80 81       	ld	r24, Z
    2306:	8e 7f       	andi	r24, 0xFE	; 254
    2308:	8c 93       	st	X, r24
	SET_BIT(TCCR0_REG, CS01_BIT);
    230a:	a3 e5       	ldi	r26, 0x53	; 83
    230c:	b0 e0       	ldi	r27, 0x00	; 0
    230e:	e3 e5       	ldi	r30, 0x53	; 83
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	82 60       	ori	r24, 0x02	; 2
    2316:	8c 93       	st	X, r24
	CLR_BIT(TCCR0_REG, CS02_BIT);
    2318:	a3 e5       	ldi	r26, 0x53	; 83
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	e3 e5       	ldi	r30, 0x53	; 83
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	8b 7f       	andi	r24, 0xFB	; 251
    2324:	8c 93       	st	X, r24

	SET_BIT(TCCR2, 7);
    2326:	a5 e4       	ldi	r26, 0x45	; 69
    2328:	b0 e0       	ldi	r27, 0x00	; 0
    232a:	e5 e4       	ldi	r30, 0x45	; 69
    232c:	f0 e0       	ldi	r31, 0x00	; 0
    232e:	80 81       	ld	r24, Z
    2330:	80 68       	ori	r24, 0x80	; 128
    2332:	8c 93       	st	X, r24
	//Enabling Interrupt
	//SET_BIT(TIMSK_REG, TOIE2_BIT);

	// start from zero
	//TCNT2_REG  = 0;
}
    2334:	cf 91       	pop	r28
    2336:	df 91       	pop	r29
    2338:	08 95       	ret

0000233a <MCAL_TIMER_Init>:

void MCAL_TIMER_Init(void)
{
    233a:	df 93       	push	r29
    233c:	cf 93       	push	r28
    233e:	cd b7       	in	r28, 0x3d	; 61
    2340:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR1A_REG, 2);
    2342:	af e4       	ldi	r26, 0x4F	; 79
    2344:	b0 e0       	ldi	r27, 0x00	; 0
    2346:	ef e4       	ldi	r30, 0x4F	; 79
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	80 81       	ld	r24, Z
    234c:	84 60       	ori	r24, 0x04	; 4
    234e:	8c 93       	st	X, r24
	SET_BIT(TCCR1A_REG, 3);
    2350:	af e4       	ldi	r26, 0x4F	; 79
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	ef e4       	ldi	r30, 0x4F	; 79
    2356:	f0 e0       	ldi	r31, 0x00	; 0
    2358:	80 81       	ld	r24, Z
    235a:	88 60       	ori	r24, 0x08	; 8
    235c:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_REG, 1);
    235e:	ae e4       	ldi	r26, 0x4E	; 78
    2360:	b0 e0       	ldi	r27, 0x00	; 0
    2362:	ee e4       	ldi	r30, 0x4E	; 78
    2364:	f0 e0       	ldi	r31, 0x00	; 0
    2366:	80 81       	ld	r24, Z
    2368:	82 60       	ori	r24, 0x02	; 2
    236a:	8c 93       	st	X, r24
}
    236c:	cf 91       	pop	r28
    236e:	df 91       	pop	r29
    2370:	08 95       	ret

00002372 <main>:
#include "EINT_Config.h"

u8 volatile active_tick_counts = 0;
u8 volatile deactive_tick_counts = 0;
int main()
{
    2372:	df 93       	push	r29
    2374:	cf 93       	push	r28
    2376:	cd b7       	in	r28, 0x3d	; 61
    2378:	de b7       	in	r29, 0x3e	; 62

	//Enabling Globale Interrupt
	SET_BIT(SFIOR_REG,7);
    237a:	a0 e5       	ldi	r26, 0x50	; 80
    237c:	b0 e0       	ldi	r27, 0x00	; 0
    237e:	e0 e5       	ldi	r30, 0x50	; 80
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	80 81       	ld	r24, Z
    2384:	80 68       	ori	r24, 0x80	; 128
    2386:	8c 93       	st	X, r24
	// SETTING THE DIRECTION OF THE OC0 PIN
	M_DIO_VOID_SetPinDirection(PB3_ID, Output);
    2388:	87 e1       	ldi	r24, 0x17	; 23
    238a:	61 e0       	ldi	r22, 0x01	; 1
    238c:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>
	// SETTING THE DIRECTION OF THE INt0 PIN
	M_DIO_VOID_SetPinDirection(PD2_ID, Input);
    2390:	8a e2       	ldi	r24, 0x2A	; 42
    2392:	60 e0       	ldi	r22, 0x00	; 0
    2394:	0e 94 a3 05 	call	0xb46	; 0xb46 <M_DIO_VOID_SetPinDirection>

	// Starting the pwm signal
    PWM_Inint();
    2398:	0e 94 0d 11 	call	0x221a	; 0x221a <PWM_Inint>
    // starting the timer2
    MCAL_TIMER2_Inint();
    239c:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <MCAL_TIMER2_Inint>
    // LCD_Intialization
    H_LCD_Void_LCDInint();
    23a0:	0e 94 a6 0b 	call	0x174c	; 0x174c <H_LCD_Void_LCDInint>


    // enable INT0 to sense rising edge
    M_EXTINT_void_ExtintEnable(0, RISING_EDGE);
    23a4:	80 e0       	ldi	r24, 0x00	; 0
    23a6:	63 e0       	ldi	r22, 0x03	; 3
    23a8:	0e 94 66 09 	call	0x12cc	; 0x12cc <M_EXTINT_void_ExtintEnable>
    //MCAL_TIMER_Init();
    H_LCD_Void_LCDWriteNumber(TCNT2_REG);
    23ac:	e4 e4       	ldi	r30, 0x44	; 68
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	80 81       	ld	r24, Z
    23b2:	88 2f       	mov	r24, r24
    23b4:	90 e0       	ldi	r25, 0x00	; 0
    23b6:	0e 94 74 10 	call	0x20e8	; 0x20e8 <H_LCD_Void_LCDWriteNumber>
    23ba:	ff cf       	rjmp	.-2      	; 0x23ba <main+0x48>

000023bc <__udivmodqi4>:
    23bc:	99 1b       	sub	r25, r25
    23be:	79 e0       	ldi	r23, 0x09	; 9
    23c0:	04 c0       	rjmp	.+8      	; 0x23ca <__udivmodqi4_ep>

000023c2 <__udivmodqi4_loop>:
    23c2:	99 1f       	adc	r25, r25
    23c4:	96 17       	cp	r25, r22
    23c6:	08 f0       	brcs	.+2      	; 0x23ca <__udivmodqi4_ep>
    23c8:	96 1b       	sub	r25, r22

000023ca <__udivmodqi4_ep>:
    23ca:	88 1f       	adc	r24, r24
    23cc:	7a 95       	dec	r23
    23ce:	c9 f7       	brne	.-14     	; 0x23c2 <__udivmodqi4_loop>
    23d0:	80 95       	com	r24
    23d2:	08 95       	ret

000023d4 <__divmodsi4>:
    23d4:	97 fb       	bst	r25, 7
    23d6:	09 2e       	mov	r0, r25
    23d8:	05 26       	eor	r0, r21
    23da:	0e d0       	rcall	.+28     	; 0x23f8 <__divmodsi4_neg1>
    23dc:	57 fd       	sbrc	r21, 7
    23de:	04 d0       	rcall	.+8      	; 0x23e8 <__divmodsi4_neg2>
    23e0:	14 d0       	rcall	.+40     	; 0x240a <__udivmodsi4>
    23e2:	0a d0       	rcall	.+20     	; 0x23f8 <__divmodsi4_neg1>
    23e4:	00 1c       	adc	r0, r0
    23e6:	38 f4       	brcc	.+14     	; 0x23f6 <__divmodsi4_exit>

000023e8 <__divmodsi4_neg2>:
    23e8:	50 95       	com	r21
    23ea:	40 95       	com	r20
    23ec:	30 95       	com	r19
    23ee:	21 95       	neg	r18
    23f0:	3f 4f       	sbci	r19, 0xFF	; 255
    23f2:	4f 4f       	sbci	r20, 0xFF	; 255
    23f4:	5f 4f       	sbci	r21, 0xFF	; 255

000023f6 <__divmodsi4_exit>:
    23f6:	08 95       	ret

000023f8 <__divmodsi4_neg1>:
    23f8:	f6 f7       	brtc	.-4      	; 0x23f6 <__divmodsi4_exit>
    23fa:	90 95       	com	r25
    23fc:	80 95       	com	r24
    23fe:	70 95       	com	r23
    2400:	61 95       	neg	r22
    2402:	7f 4f       	sbci	r23, 0xFF	; 255
    2404:	8f 4f       	sbci	r24, 0xFF	; 255
    2406:	9f 4f       	sbci	r25, 0xFF	; 255
    2408:	08 95       	ret

0000240a <__udivmodsi4>:
    240a:	a1 e2       	ldi	r26, 0x21	; 33
    240c:	1a 2e       	mov	r1, r26
    240e:	aa 1b       	sub	r26, r26
    2410:	bb 1b       	sub	r27, r27
    2412:	fd 01       	movw	r30, r26
    2414:	0d c0       	rjmp	.+26     	; 0x2430 <__udivmodsi4_ep>

00002416 <__udivmodsi4_loop>:
    2416:	aa 1f       	adc	r26, r26
    2418:	bb 1f       	adc	r27, r27
    241a:	ee 1f       	adc	r30, r30
    241c:	ff 1f       	adc	r31, r31
    241e:	a2 17       	cp	r26, r18
    2420:	b3 07       	cpc	r27, r19
    2422:	e4 07       	cpc	r30, r20
    2424:	f5 07       	cpc	r31, r21
    2426:	20 f0       	brcs	.+8      	; 0x2430 <__udivmodsi4_ep>
    2428:	a2 1b       	sub	r26, r18
    242a:	b3 0b       	sbc	r27, r19
    242c:	e4 0b       	sbc	r30, r20
    242e:	f5 0b       	sbc	r31, r21

00002430 <__udivmodsi4_ep>:
    2430:	66 1f       	adc	r22, r22
    2432:	77 1f       	adc	r23, r23
    2434:	88 1f       	adc	r24, r24
    2436:	99 1f       	adc	r25, r25
    2438:	1a 94       	dec	r1
    243a:	69 f7       	brne	.-38     	; 0x2416 <__udivmodsi4_loop>
    243c:	60 95       	com	r22
    243e:	70 95       	com	r23
    2440:	80 95       	com	r24
    2442:	90 95       	com	r25
    2444:	9b 01       	movw	r18, r22
    2446:	ac 01       	movw	r20, r24
    2448:	bd 01       	movw	r22, r26
    244a:	cf 01       	movw	r24, r30
    244c:	08 95       	ret

0000244e <__prologue_saves__>:
    244e:	2f 92       	push	r2
    2450:	3f 92       	push	r3
    2452:	4f 92       	push	r4
    2454:	5f 92       	push	r5
    2456:	6f 92       	push	r6
    2458:	7f 92       	push	r7
    245a:	8f 92       	push	r8
    245c:	9f 92       	push	r9
    245e:	af 92       	push	r10
    2460:	bf 92       	push	r11
    2462:	cf 92       	push	r12
    2464:	df 92       	push	r13
    2466:	ef 92       	push	r14
    2468:	ff 92       	push	r15
    246a:	0f 93       	push	r16
    246c:	1f 93       	push	r17
    246e:	cf 93       	push	r28
    2470:	df 93       	push	r29
    2472:	cd b7       	in	r28, 0x3d	; 61
    2474:	de b7       	in	r29, 0x3e	; 62
    2476:	ca 1b       	sub	r28, r26
    2478:	db 0b       	sbc	r29, r27
    247a:	0f b6       	in	r0, 0x3f	; 63
    247c:	f8 94       	cli
    247e:	de bf       	out	0x3e, r29	; 62
    2480:	0f be       	out	0x3f, r0	; 63
    2482:	cd bf       	out	0x3d, r28	; 61
    2484:	09 94       	ijmp

00002486 <__epilogue_restores__>:
    2486:	2a 88       	ldd	r2, Y+18	; 0x12
    2488:	39 88       	ldd	r3, Y+17	; 0x11
    248a:	48 88       	ldd	r4, Y+16	; 0x10
    248c:	5f 84       	ldd	r5, Y+15	; 0x0f
    248e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2490:	7d 84       	ldd	r7, Y+13	; 0x0d
    2492:	8c 84       	ldd	r8, Y+12	; 0x0c
    2494:	9b 84       	ldd	r9, Y+11	; 0x0b
    2496:	aa 84       	ldd	r10, Y+10	; 0x0a
    2498:	b9 84       	ldd	r11, Y+9	; 0x09
    249a:	c8 84       	ldd	r12, Y+8	; 0x08
    249c:	df 80       	ldd	r13, Y+7	; 0x07
    249e:	ee 80       	ldd	r14, Y+6	; 0x06
    24a0:	fd 80       	ldd	r15, Y+5	; 0x05
    24a2:	0c 81       	ldd	r16, Y+4	; 0x04
    24a4:	1b 81       	ldd	r17, Y+3	; 0x03
    24a6:	aa 81       	ldd	r26, Y+2	; 0x02
    24a8:	b9 81       	ldd	r27, Y+1	; 0x01
    24aa:	ce 0f       	add	r28, r30
    24ac:	d1 1d       	adc	r29, r1
    24ae:	0f b6       	in	r0, 0x3f	; 63
    24b0:	f8 94       	cli
    24b2:	de bf       	out	0x3e, r29	; 62
    24b4:	0f be       	out	0x3f, r0	; 63
    24b6:	cd bf       	out	0x3d, r28	; 61
    24b8:	ed 01       	movw	r28, r26
    24ba:	08 95       	ret

000024bc <_exit>:
    24bc:	f8 94       	cli

000024be <__stop_program>:
    24be:	ff cf       	rjmp	.-2      	; 0x24be <__stop_program>
