--------------------------------------------------------------------------------
Release 13.4 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml hsync.twx hsync.ncd -o hsync.twr hsync.pcf

Design file:              hsync.ncd
Physical constraint file: hsync.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst_i       |    2.531(R)|    0.604(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
column_o<0> |    7.410(R)|clk_i_BUFGP       |   0.000|
column_o<1> |    7.405(R)|clk_i_BUFGP       |   0.000|
column_o<2> |    7.089(R)|clk_i_BUFGP       |   0.000|
column_o<3> |    7.156(R)|clk_i_BUFGP       |   0.000|
column_o<4> |    8.559(R)|clk_i_BUFGP       |   0.000|
column_o<5> |    7.649(R)|clk_i_BUFGP       |   0.000|
column_o<6> |    7.158(R)|clk_i_BUFGP       |   0.000|
column_o<7> |    7.251(R)|clk_i_BUFGP       |   0.000|
column_o<8> |    7.476(R)|clk_i_BUFGP       |   0.000|
column_o<9> |    7.499(R)|clk_i_BUFGP       |   0.000|
dataon_o    |    7.254(R)|clk_i_BUFGP       |   0.000|
hsync_o     |    7.617(R)|clk_i_BUFGP       |   0.000|
rowclk_o    |    7.118(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    4.223|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 19 15:13:03 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 103 MB



