{"vcs1":{"timestamp_begin":1684311731.507351818, "rt":1.38, "ut":0.41, "st":0.20}}
{"vcselab":{"timestamp_begin":1684311732.979438759, "rt":1.24, "ut":0.45, "st":0.18}}
{"link":{"timestamp_begin":1684311734.286764958, "rt":0.46, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311730.859665688}
{"VCS_COMP_START_TIME": 1684311730.859665688}
{"VCS_COMP_END_TIME": 1684311736.279629127}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330588}}
{"stitch_vcselab": {"peak_mem": 211888}}
