

================================================================
== Vitis HLS Report for 'load_dense_accoding_A'
================================================================
* Date:           Mon Sep 15 18:59:06 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1_fu_399  |load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1  |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
        |grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3_fu_437  |load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4_fu_443  |load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 8 
8 --> 9 19 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 20 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2 = alloca i32 1"   --->   Operation 21 'alloca' 'map_buf_0_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%map_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %map_buf_0" [src/spmm_device_fpga.cpp:59]   --->   Operation 22 'read' 'map_buf_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%store_ln53 = store i32 0, i32 %i_1" [src/spmm_device_fpga.cpp:53]   --->   Operation 23 'store' 'store_ln53' <Predicate = true> <Delay = 0.41>

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 24 [2/2] (0.38ns)   --->   "%call_ln59 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:59]   --->   Operation 24 'call' 'call_ln59' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 25 [1/2] (1.02ns)   --->   "%call_ln59 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:59]   --->   Operation 25 'call' 'call_ln59' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.11>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 26 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 27 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_34 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read15"   --->   Operation 28 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_35 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read14"   --->   Operation 29 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_36 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read13"   --->   Operation 30 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_37 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read12"   --->   Operation 31 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_38 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read11"   --->   Operation 32 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_read1027 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read10"   --->   Operation 33 'read' 'p_read1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_read926 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read9"   --->   Operation 34 'read' 'p_read926' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_read825 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read8"   --->   Operation 35 'read' 'p_read825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_read724 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read7"   --->   Operation 36 'read' 'p_read724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_read623 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read6"   --->   Operation 37 'read' 'p_read623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_read522 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read5"   --->   Operation 38 'read' 'p_read522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_read421 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read4"   --->   Operation 39 'read' 'p_read421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_read320 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read3"   --->   Operation 40 'read' 'p_read320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_read219 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read2"   --->   Operation 41 'read' 'p_read219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_read118 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read1"   --->   Operation 42 'read' 'p_read118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_read17 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read"   --->   Operation 43 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i32 %K_read"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%cmp285 = icmp_sgt  i32 %K_read, i32 0"   --->   Operation 54 'icmp' 'cmp285' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %K_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 55 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%map_buf_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_1"   --->   Operation 56 'read' 'map_buf_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%map_buf_1_load_cast = zext i1 %map_buf_1_read"   --->   Operation 57 'zext' 'map_buf_1_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%map_buf_2_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_2"   --->   Operation 58 'read' 'map_buf_2_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%map_buf_2_load_cast = zext i2 %map_buf_2_read"   --->   Operation 59 'zext' 'map_buf_2_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%map_buf_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_3"   --->   Operation 60 'read' 'map_buf_3_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.27ns)   --->   "%map_buf_3_load_cast_cast = select i1 %map_buf_3_read, i32 3, i32 0"   --->   Operation 61 'select' 'map_buf_3_load_cast_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%map_buf_4_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_4"   --->   Operation 62 'read' 'map_buf_4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%map_buf_4_load_cast = zext i3 %map_buf_4_read"   --->   Operation 63 'zext' 'map_buf_4_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%map_buf_5_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_5"   --->   Operation 64 'read' 'map_buf_5_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%map_buf_5_load_cast = zext i3 %map_buf_5_read"   --->   Operation 65 'zext' 'map_buf_5_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%map_buf_6_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_6"   --->   Operation 66 'read' 'map_buf_6_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%map_buf_6_load_cast = sext i2 %map_buf_6_read"   --->   Operation 67 'sext' 'map_buf_6_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%map_buf_6_load_cast_cast = zext i3 %map_buf_6_load_cast"   --->   Operation 68 'zext' 'map_buf_6_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%map_buf_7_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_7"   --->   Operation 69 'read' 'map_buf_7_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.35ns)   --->   "%map_buf_7_load_cast_cast = select i1 %map_buf_7_read, i32 7, i32 0"   --->   Operation 70 'select' 'map_buf_7_load_cast_cast' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%map_buf_8_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_8"   --->   Operation 71 'read' 'map_buf_8_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%map_buf_8_load_cast = zext i4 %map_buf_8_read"   --->   Operation 72 'zext' 'map_buf_8_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%map_buf_9_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_9"   --->   Operation 73 'read' 'map_buf_9_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%map_buf_9_load_cast = zext i4 %map_buf_9_read"   --->   Operation 74 'zext' 'map_buf_9_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%map_buf_10_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_10"   --->   Operation 75 'read' 'map_buf_10_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%map_buf_10_load_cast = zext i4 %map_buf_10_read"   --->   Operation 76 'zext' 'map_buf_10_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%map_buf_11_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_11"   --->   Operation 77 'read' 'map_buf_11_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%map_buf_11_load_cast = zext i4 %map_buf_11_read"   --->   Operation 78 'zext' 'map_buf_11_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%map_buf_12_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_12"   --->   Operation 79 'read' 'map_buf_12_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%map_buf_12_load_cast_cast = sext i3 %map_buf_12_read"   --->   Operation 80 'sext' 'map_buf_12_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%map_buf_12_load_cast_cast_cast = zext i4 %map_buf_12_load_cast_cast"   --->   Operation 81 'zext' 'map_buf_12_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%map_buf_13_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_13"   --->   Operation 82 'read' 'map_buf_13_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%map_buf_13_load_cast_cast = sext i3 %map_buf_13_read"   --->   Operation 83 'sext' 'map_buf_13_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%map_buf_13_load_cast_cast_cast = zext i4 %map_buf_13_load_cast_cast"   --->   Operation 84 'zext' 'map_buf_13_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%map_buf_14_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_14"   --->   Operation 85 'read' 'map_buf_14_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%map_buf_14_load_cast_cast = sext i2 %map_buf_14_read"   --->   Operation 86 'sext' 'map_buf_14_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%map_buf_14_load_cast_cast_cast = zext i4 %map_buf_14_load_cast_cast"   --->   Operation 87 'zext' 'map_buf_14_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%map_buf_15_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_15"   --->   Operation 88 'read' 'map_buf_15_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %map_buf_15_read" [src/spmm_device_fpga.cpp:53]   --->   Operation 89 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.25ns)   --->   "%empty_39 = select i1 %cmp285, i31 %empty, i31 0"   --->   Operation 90 'select' 'empty_39' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i31 %empty_39" [src/spmm_device_fpga.cpp:53]   --->   Operation 91 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond2" [src/spmm_device_fpga.cpp:53]   --->   Operation 92 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.34>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%i = load i32 %i_1" [src/spmm_device_fpga.cpp:53]   --->   Operation 93 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %i" [src/spmm_device_fpga.cpp:53]   --->   Operation 94 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i, i32 4, i32 31" [src/spmm_device_fpga.cpp:53]   --->   Operation 95 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.81ns)   --->   "%icmp_ln53 = icmp_slt  i28 %tmp_2, i28 1" [src/spmm_device_fpga.cpp:53]   --->   Operation 96 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.end45, void %VITIS_LOOP_56_3" [src/spmm_device_fpga.cpp:53]   --->   Operation 97 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:54]   --->   Operation 98 'specpipeline' 'specpipeline_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/spmm_device_fpga.cpp:55]   --->   Operation 99 'specloopname' 'specloopname_ln55' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.49ns)   --->   "%x_col_V = mux i31 @_ssdm_op_Mux.ap_auto.16i31.i4, i31 %p_read17, i31 %p_read118, i31 %p_read219, i31 %p_read320, i31 %p_read421, i31 %p_read522, i31 %p_read623, i31 %p_read724, i31 %p_read825, i31 %p_read926, i31 %p_read1027, i31 %p_read_38, i31 %p_read_37, i31 %p_read_36, i31 %p_read_35, i31 %p_read_34, i4 %trunc_ln53" [src/spmm_device_fpga.cpp:55]   --->   Operation 100 'mux' 'x_col_V' <Predicate = (icmp_ln53)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.85ns)   --->   "%icmp_ln56 = icmp_sgt  i32 %i, i32 0" [src/spmm_device_fpga.cpp:56]   --->   Operation 101 'icmp' 'icmp_ln56' <Predicate = (icmp_ln53)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.end21, void %for.body11.lr.ph" [src/spmm_device_fpga.cpp:56]   --->   Operation 102 'br' 'br_ln56' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.84ns)   --->   "%cmp_i = icmp_eq  i31 %x_col_V, i31 %p_read17" [src/spmm_device_fpga.cpp:55]   --->   Operation 103 'icmp' 'cmp_i' <Predicate = (icmp_ln53 & icmp_ln56)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [src/spmm_device_fpga.cpp:70]   --->   Operation 104 'ret' 'ret_ln70' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.51>
ST_6 : Operation 105 [2/2] (2.51ns)   --->   "%targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3, i4 %trunc_ln53, i1 %cmp_i" [src/spmm_device_fpga.cpp:53]   --->   Operation 105 'call' 'targetBlock' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 106 [1/2] (2.51ns)   --->   "%targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3, i4 %trunc_ln53, i1 %cmp_i" [src/spmm_device_fpga.cpp:53]   --->   Operation 106 'call' 'targetBlock' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %targetBlock, void %for.body11.lr.ph.for.end21_crit_edge, void %if.then" [src/spmm_device_fpga.cpp:53]   --->   Operation 107 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2_load = load i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:59]   --->   Operation 108 'load' 'map_buf_0_loc_2_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln53, i4 %trunc_ln53" [src/spmm_device_fpga.cpp:59]   --->   Operation 109 'mux' 'tmp' <Predicate = (targetBlock)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %map_buf_0, i32 %tmp" [src/spmm_device_fpga.cpp:59]   --->   Operation 110 'write' 'write_ln59' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln60 = store i32 %tmp, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:60]   --->   Operation 111 'store' 'store_ln60' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.end21" [src/spmm_device_fpga.cpp:60]   --->   Operation 112 'br' 'br_ln60' <Predicate = (targetBlock)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 113 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 2147483648, i32 %i_1"   --->   Operation 113 'store' 'store_ln0' <Predicate = (icmp_ln56 & !targetBlock)> <Delay = 0.41>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end21"   --->   Operation 114 'br' 'br_ln0' <Predicate = (icmp_ln56 & !targetBlock)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [src/spmm_device_fpga.cpp:63]   --->   Operation 115 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2_load_1 = load i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:63]   --->   Operation 116 'load' 'map_buf_0_loc_2_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %i_1_load" [src/spmm_device_fpga.cpp:63]   --->   Operation 117 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.49ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load_1, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln53, i4 %trunc_ln63" [src/spmm_device_fpga.cpp:63]   --->   Operation 118 'mux' 'tmp_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.85ns)   --->   "%icmp_ln63 = icmp_eq  i32 %tmp_1, i32 %i_1_load" [src/spmm_device_fpga.cpp:63]   --->   Operation 119 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc42, void %VITIS_LOOP_64_4" [src/spmm_device_fpga.cpp:63]   --->   Operation 120 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i31 %x_col_V" [src/spmm_device_fpga.cpp:64]   --->   Operation 121 'zext' 'zext_ln64_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (2.29ns)   --->   "%mul_ln64 = mul i62 %zext_ln64, i62 %zext_ln64_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 122 'mul' 'mul_ln64' <Predicate = (icmp_ln63)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 123 [1/2] (2.29ns)   --->   "%mul_ln64 = mul i62 %zext_ln64, i62 %zext_ln64_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 123 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.14>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln64, i2 0" [src/spmm_device_fpga.cpp:64]   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.14ns)   --->   "%add_ln64 = add i64 %shl_ln, i64 %B_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 125 'add' 'add_ln64' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64, i32 2, i32 63" [src/spmm_device_fpga.cpp:64]   --->   Operation 126 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln7" [src/spmm_device_fpga.cpp:64]   --->   Operation 127 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 128 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [7/7] (2.92ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln53_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 129 'readreq' 'empty_40' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 130 [6/7] (2.92ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln53_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 130 'readreq' 'empty_40' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 131 [5/7] (2.92ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln53_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 131 'readreq' 'empty_40' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 132 [4/7] (2.92ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln53_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 132 'readreq' 'empty_40' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 133 [3/7] (2.92ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln53_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 133 'readreq' 'empty_40' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 134 [2/2] (2.29ns)   --->   "%mul = mul i32 %i_1_load, i32 %K_read" [src/spmm_device_fpga.cpp:63]   --->   Operation 134 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [2/7] (2.92ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln53_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 135 'readreq' 'empty_40' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 136 [1/2] (2.29ns)   --->   "%mul = mul i32 %i_1_load, i32 %K_read" [src/spmm_device_fpga.cpp:63]   --->   Operation 136 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %mul" [src/spmm_device_fpga.cpp:64]   --->   Operation 137 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/7] (2.92ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln53_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 138 'readreq' 'empty_40' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %mul" [src/spmm_device_fpga.cpp:66]   --->   Operation 139 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.24>
ST_18 : Operation 140 [2/2] (1.24ns)   --->   "%call_ln64 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln64, i3 %trunc_ln66" [src/spmm_device_fpga.cpp:64]   --->   Operation 140 'call' 'call_ln64' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln64 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln64, i3 %trunc_ln66" [src/spmm_device_fpga.cpp:64]   --->   Operation 141 'call' 'call_ln64' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 142 'br' 'br_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.88ns)   --->   "%i_4 = add i32 %i_1_load, i32 1" [src/spmm_device_fpga.cpp:53]   --->   Operation 143 'add' 'i_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [1/1] (0.41ns)   --->   "%store_ln53 = store i32 %i_4, i32 %i_1" [src/spmm_device_fpga.cpp:53]   --->   Operation 144 'store' 'store_ln53' <Predicate = true> <Delay = 0.41>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond2" [src/spmm_device_fpga.cpp:53]   --->   Operation 145 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_ptr_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ map_buf_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ map_buf_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                            (alloca        ) [ 01111111111111111111]
map_buf_0_loc_2                (alloca        ) [ 00111111111111111111]
map_buf_0_read                 (read          ) [ 00110000000000000000]
store_ln53                     (store         ) [ 00000000000000000000]
call_ln59                      (call          ) [ 00000000000000000000]
K_read                         (read          ) [ 00000111111111111111]
B_read                         (read          ) [ 00000111111111111111]
p_read_34                      (read          ) [ 00000111111111111111]
p_read_35                      (read          ) [ 00000111111111111111]
p_read_36                      (read          ) [ 00000111111111111111]
p_read_37                      (read          ) [ 00000111111111111111]
p_read_38                      (read          ) [ 00000111111111111111]
p_read1027                     (read          ) [ 00000111111111111111]
p_read926                      (read          ) [ 00000111111111111111]
p_read825                      (read          ) [ 00000111111111111111]
p_read724                      (read          ) [ 00000111111111111111]
p_read623                      (read          ) [ 00000111111111111111]
p_read522                      (read          ) [ 00000111111111111111]
p_read421                      (read          ) [ 00000111111111111111]
p_read320                      (read          ) [ 00000111111111111111]
p_read219                      (read          ) [ 00000111111111111111]
p_read118                      (read          ) [ 00000111111111111111]
p_read17                       (read          ) [ 00000111111111111111]
empty                          (trunc         ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specmemcore_ln0                (specmemcore   ) [ 00000000000000000000]
specinterface_ln0              (specinterface ) [ 00000000000000000000]
cmp285                         (icmp          ) [ 00000000000000000000]
zext_ln64                      (zext          ) [ 00000111111111111111]
map_buf_1_read                 (read          ) [ 00000000000000000000]
map_buf_1_load_cast            (zext          ) [ 00000111111111111111]
map_buf_2_read                 (read          ) [ 00000000000000000000]
map_buf_2_load_cast            (zext          ) [ 00000111111111111111]
map_buf_3_read                 (read          ) [ 00000000000000000000]
map_buf_3_load_cast_cast       (select        ) [ 00000111111111111111]
map_buf_4_read                 (read          ) [ 00000000000000000000]
map_buf_4_load_cast            (zext          ) [ 00000111111111111111]
map_buf_5_read                 (read          ) [ 00000000000000000000]
map_buf_5_load_cast            (zext          ) [ 00000111111111111111]
map_buf_6_read                 (read          ) [ 00000000000000000000]
map_buf_6_load_cast            (sext          ) [ 00000000000000000000]
map_buf_6_load_cast_cast       (zext          ) [ 00000111111111111111]
map_buf_7_read                 (read          ) [ 00000000000000000000]
map_buf_7_load_cast_cast       (select        ) [ 00000111111111111111]
map_buf_8_read                 (read          ) [ 00000000000000000000]
map_buf_8_load_cast            (zext          ) [ 00000111111111111111]
map_buf_9_read                 (read          ) [ 00000000000000000000]
map_buf_9_load_cast            (zext          ) [ 00000111111111111111]
map_buf_10_read                (read          ) [ 00000000000000000000]
map_buf_10_load_cast           (zext          ) [ 00000111111111111111]
map_buf_11_read                (read          ) [ 00000000000000000000]
map_buf_11_load_cast           (zext          ) [ 00000111111111111111]
map_buf_12_read                (read          ) [ 00000000000000000000]
map_buf_12_load_cast_cast      (sext          ) [ 00000000000000000000]
map_buf_12_load_cast_cast_cast (zext          ) [ 00000111111111111111]
map_buf_13_read                (read          ) [ 00000000000000000000]
map_buf_13_load_cast_cast      (sext          ) [ 00000000000000000000]
map_buf_13_load_cast_cast_cast (zext          ) [ 00000111111111111111]
map_buf_14_read                (read          ) [ 00000000000000000000]
map_buf_14_load_cast_cast      (sext          ) [ 00000000000000000000]
map_buf_14_load_cast_cast_cast (zext          ) [ 00000111111111111111]
map_buf_15_read                (read          ) [ 00000000000000000000]
zext_ln53                      (zext          ) [ 00000111111111111111]
empty_39                       (select        ) [ 00000000000000000000]
zext_ln53_1                    (zext          ) [ 00000111111111111111]
br_ln53                        (br            ) [ 00000000000000000000]
i                              (load          ) [ 00000000000000000000]
trunc_ln53                     (trunc         ) [ 00000011000000000000]
tmp_2                          (partselect    ) [ 00000000000000000000]
icmp_ln53                      (icmp          ) [ 00000111111111111111]
br_ln53                        (br            ) [ 00000000000000000000]
specpipeline_ln54              (specpipeline  ) [ 00000000000000000000]
specloopname_ln55              (specloopname  ) [ 00000000000000000000]
x_col_V                        (mux           ) [ 00000011100000000000]
icmp_ln56                      (icmp          ) [ 00000111111111111111]
br_ln56                        (br            ) [ 00000000000000000000]
cmp_i                          (icmp          ) [ 00000011000000000000]
ret_ln70                       (ret           ) [ 00000000000000000000]
targetBlock                    (call          ) [ 00000111111111111111]
br_ln53                        (br            ) [ 00000000000000000000]
map_buf_0_loc_2_load           (load          ) [ 00000000000000000000]
tmp                            (mux           ) [ 00000000000000000000]
write_ln59                     (write         ) [ 00000000000000000000]
store_ln60                     (store         ) [ 00000000000000000000]
br_ln60                        (br            ) [ 00000000000000000000]
store_ln0                      (store         ) [ 00000000000000000000]
br_ln0                         (br            ) [ 00000000000000000000]
i_1_load                       (load          ) [ 00000000011111111111]
map_buf_0_loc_2_load_1         (load          ) [ 00000000000000000000]
trunc_ln63                     (trunc         ) [ 00000000000000000000]
tmp_1                          (mux           ) [ 00000000000000000000]
icmp_ln63                      (icmp          ) [ 00000111111111111111]
br_ln63                        (br            ) [ 00000000000000000000]
zext_ln64_1                    (zext          ) [ 00000000010000000000]
mul_ln64                       (mul           ) [ 00000000001000000000]
shl_ln                         (bitconcatenate) [ 00000000000000000000]
add_ln64                       (add           ) [ 00000000000000000000]
trunc_ln7                      (partselect    ) [ 00000111100111111111]
sext_ln64                      (sext          ) [ 00000000000000000000]
gmem1_addr                     (getelementptr ) [ 00000000000011111100]
mul                            (mul           ) [ 00000000000000000000]
trunc_ln64                     (trunc         ) [ 00000111100000000011]
empty_40                       (readreq       ) [ 00000000000000000000]
trunc_ln66                     (trunc         ) [ 00000111100000000011]
call_ln64                      (call          ) [ 00000000000000000000]
br_ln0                         (br            ) [ 00000000000000000000]
i_4                            (add           ) [ 00000000000000000000]
store_ln53                     (store         ) [ 00000000000000000000]
br_ln53                        (br            ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_ptr_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_ptr_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_ptr_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_ptr_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_ptr_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_ptr_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_ptr_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_ptr_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="map_buf_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="map_buf_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="map_buf_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="map_buf_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="map_buf_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="map_buf_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="map_buf_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="map_buf_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="map_buf_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="map_buf_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="map_buf_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="map_buf_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="map_buf_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="map_buf_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="map_buf_14">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="map_buf_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="gmem1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="B">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="K">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i31.i4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="map_buf_0_loc_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="map_buf_0_loc_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="map_buf_0_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_0_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="K_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read_34_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="0" index="1" bw="31" slack="0"/>
<pin id="203" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_34/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_35_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="0" index="1" bw="31" slack="0"/>
<pin id="209" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_35/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read_36_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="31" slack="0"/>
<pin id="215" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_36/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_read_37_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="0" index="1" bw="31" slack="0"/>
<pin id="221" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_37/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read_38_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="0"/>
<pin id="226" dir="0" index="1" bw="31" slack="0"/>
<pin id="227" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_38/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_read1027_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="0" index="1" bw="31" slack="0"/>
<pin id="233" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1027/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_read926_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="31" slack="0"/>
<pin id="239" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read926/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_read825_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="31" slack="0"/>
<pin id="245" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read825/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_read724_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="0" index="1" bw="31" slack="0"/>
<pin id="251" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read724/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_read623_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="31" slack="0"/>
<pin id="257" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read623/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_read522_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="0"/>
<pin id="262" dir="0" index="1" bw="31" slack="0"/>
<pin id="263" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read522/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_read421_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="31" slack="0"/>
<pin id="269" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read421/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_read320_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="31" slack="0"/>
<pin id="275" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read320/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_read219_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="0" index="1" bw="31" slack="0"/>
<pin id="281" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read219/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_read118_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="0" index="1" bw="31" slack="0"/>
<pin id="287" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read118/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_read17_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="0" index="1" bw="31" slack="0"/>
<pin id="293" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="map_buf_1_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_1_read/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="map_buf_2_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="2" slack="0"/>
<pin id="305" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_2_read/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="map_buf_3_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_3_read/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="map_buf_4_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_4_read/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="map_buf_5_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_5_read/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="map_buf_6_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_6_read/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="map_buf_7_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_7_read/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="map_buf_8_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_8_read/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="map_buf_9_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_9_read/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="map_buf_10_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_10_read/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="map_buf_11_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_11_read/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="map_buf_12_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_12_read/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="map_buf_13_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_13_read/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="map_buf_14_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="2" slack="0"/>
<pin id="377" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_14_read/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="map_buf_15_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_15_read/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="write_ln59_write_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_readreq_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="31" slack="7"/>
<pin id="397" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_40/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="0" index="3" bw="4" slack="0"/>
<pin id="404" dir="0" index="4" bw="2" slack="0"/>
<pin id="405" dir="0" index="5" bw="3" slack="0"/>
<pin id="406" dir="0" index="6" bw="3" slack="0"/>
<pin id="407" dir="0" index="7" bw="4" slack="0"/>
<pin id="408" dir="0" index="8" bw="4" slack="0"/>
<pin id="409" dir="0" index="9" bw="4" slack="0"/>
<pin id="410" dir="0" index="10" bw="4" slack="0"/>
<pin id="411" dir="0" index="11" bw="1" slack="0"/>
<pin id="412" dir="0" index="12" bw="2" slack="0"/>
<pin id="413" dir="0" index="13" bw="3" slack="0"/>
<pin id="414" dir="0" index="14" bw="3" slack="0"/>
<pin id="415" dir="0" index="15" bw="1" slack="0"/>
<pin id="416" dir="0" index="16" bw="2" slack="0"/>
<pin id="417" dir="0" index="17" bw="1" slack="0"/>
<pin id="418" dir="0" index="18" bw="32" slack="1"/>
<pin id="419" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="1"/>
<pin id="441" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="0" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="62" slack="8"/>
<pin id="447" dir="0" index="3" bw="32" slack="14"/>
<pin id="448" dir="0" index="4" bw="32" slack="0"/>
<pin id="449" dir="0" index="5" bw="32" slack="0"/>
<pin id="450" dir="0" index="6" bw="32" slack="0"/>
<pin id="451" dir="0" index="7" bw="32" slack="0"/>
<pin id="452" dir="0" index="8" bw="32" slack="0"/>
<pin id="453" dir="0" index="9" bw="32" slack="0"/>
<pin id="454" dir="0" index="10" bw="32" slack="0"/>
<pin id="455" dir="0" index="11" bw="32" slack="0"/>
<pin id="456" dir="0" index="12" bw="20" slack="1"/>
<pin id="457" dir="0" index="13" bw="3" slack="1"/>
<pin id="458" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/18 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="4"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/5 i_1_load/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="6"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="map_buf_0_loc_2_load/7 map_buf_0_loc_2_load_1/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln53_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="empty_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="cmp285_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp285/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln64_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="map_buf_1_load_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_1_load_cast/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="map_buf_2_load_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_2_load_cast/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="map_buf_3_load_cast_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="map_buf_3_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="map_buf_4_load_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_4_load_cast/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="map_buf_5_load_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_5_load_cast/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="map_buf_6_load_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_6_load_cast/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="map_buf_6_load_cast_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_6_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="map_buf_7_load_cast_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="map_buf_7_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="map_buf_8_load_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_8_load_cast/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="map_buf_9_load_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_9_load_cast/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="map_buf_10_load_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_10_load_cast/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="map_buf_11_load_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_11_load_cast/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="map_buf_12_load_cast_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_12_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="map_buf_12_load_cast_cast_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_12_load_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="map_buf_13_load_cast_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_13_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="map_buf_13_load_cast_cast_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_13_load_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="map_buf_14_load_cast_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="map_buf_14_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="map_buf_14_load_cast_cast_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_buf_14_load_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln53_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="empty_39_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="31" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_39/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln53_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="31" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln53_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="28" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="4" slack="0"/>
<pin id="598" dir="0" index="3" bw="6" slack="0"/>
<pin id="599" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln53_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="28" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="x_col_V_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="0"/>
<pin id="612" dir="0" index="1" bw="31" slack="1"/>
<pin id="613" dir="0" index="2" bw="31" slack="1"/>
<pin id="614" dir="0" index="3" bw="31" slack="1"/>
<pin id="615" dir="0" index="4" bw="31" slack="1"/>
<pin id="616" dir="0" index="5" bw="31" slack="1"/>
<pin id="617" dir="0" index="6" bw="31" slack="1"/>
<pin id="618" dir="0" index="7" bw="31" slack="1"/>
<pin id="619" dir="0" index="8" bw="31" slack="1"/>
<pin id="620" dir="0" index="9" bw="31" slack="1"/>
<pin id="621" dir="0" index="10" bw="31" slack="1"/>
<pin id="622" dir="0" index="11" bw="31" slack="1"/>
<pin id="623" dir="0" index="12" bw="31" slack="1"/>
<pin id="624" dir="0" index="13" bw="31" slack="1"/>
<pin id="625" dir="0" index="14" bw="31" slack="1"/>
<pin id="626" dir="0" index="15" bw="31" slack="1"/>
<pin id="627" dir="0" index="16" bw="31" slack="1"/>
<pin id="628" dir="0" index="17" bw="4" slack="0"/>
<pin id="629" dir="1" index="18" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_col_V/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln56_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="cmp_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="31" slack="0"/>
<pin id="640" dir="0" index="1" bw="31" slack="1"/>
<pin id="641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="3"/>
<pin id="647" dir="0" index="3" bw="2" slack="3"/>
<pin id="648" dir="0" index="4" bw="3" slack="3"/>
<pin id="649" dir="0" index="5" bw="3" slack="3"/>
<pin id="650" dir="0" index="6" bw="3" slack="3"/>
<pin id="651" dir="0" index="7" bw="3" slack="3"/>
<pin id="652" dir="0" index="8" bw="4" slack="3"/>
<pin id="653" dir="0" index="9" bw="4" slack="3"/>
<pin id="654" dir="0" index="10" bw="4" slack="3"/>
<pin id="655" dir="0" index="11" bw="4" slack="3"/>
<pin id="656" dir="0" index="12" bw="4" slack="3"/>
<pin id="657" dir="0" index="13" bw="4" slack="3"/>
<pin id="658" dir="0" index="14" bw="4" slack="3"/>
<pin id="659" dir="0" index="15" bw="4" slack="3"/>
<pin id="660" dir="0" index="16" bw="4" slack="3"/>
<pin id="661" dir="0" index="17" bw="4" slack="2"/>
<pin id="662" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln60_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="6"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln0_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="7"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln63_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="4"/>
<pin id="684" dir="0" index="3" bw="2" slack="4"/>
<pin id="685" dir="0" index="4" bw="3" slack="4"/>
<pin id="686" dir="0" index="5" bw="3" slack="4"/>
<pin id="687" dir="0" index="6" bw="3" slack="4"/>
<pin id="688" dir="0" index="7" bw="3" slack="4"/>
<pin id="689" dir="0" index="8" bw="4" slack="4"/>
<pin id="690" dir="0" index="9" bw="4" slack="4"/>
<pin id="691" dir="0" index="10" bw="4" slack="4"/>
<pin id="692" dir="0" index="11" bw="4" slack="4"/>
<pin id="693" dir="0" index="12" bw="4" slack="4"/>
<pin id="694" dir="0" index="13" bw="4" slack="4"/>
<pin id="695" dir="0" index="14" bw="4" slack="4"/>
<pin id="696" dir="0" index="15" bw="4" slack="4"/>
<pin id="697" dir="0" index="16" bw="4" slack="4"/>
<pin id="698" dir="0" index="17" bw="4" slack="0"/>
<pin id="699" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln63_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln64_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="31" slack="3"/>
<pin id="711" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="4"/>
<pin id="714" dir="0" index="1" bw="31" slack="0"/>
<pin id="715" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="shl_ln_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="0"/>
<pin id="719" dir="0" index="1" bw="62" slack="1"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln64_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="0"/>
<pin id="726" dir="0" index="1" bw="64" slack="6"/>
<pin id="727" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln7_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="62" slack="0"/>
<pin id="731" dir="0" index="1" bw="64" slack="0"/>
<pin id="732" dir="0" index="2" bw="3" slack="0"/>
<pin id="733" dir="0" index="3" bw="7" slack="0"/>
<pin id="734" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/10 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln64_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="62" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="gmem1_addr_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="62" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/11 "/>
</bind>
</comp>

<comp id="749" class="1004" name="grp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="8"/>
<pin id="751" dir="0" index="1" bw="32" slack="12"/>
<pin id="752" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/16 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln64_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/17 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln66_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/17 "/>
</bind>
</comp>

<comp id="761" class="1004" name="i_4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="11"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/19 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln53_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="18"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/19 "/>
</bind>
</comp>

<comp id="771" class="1005" name="i_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="map_buf_0_loc_2_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="map_buf_0_loc_2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="map_buf_0_read_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="map_buf_0_read "/>
</bind>
</comp>

<comp id="791" class="1005" name="K_read_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="12"/>
<pin id="793" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="B_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="6"/>
<pin id="799" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="p_read_34_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="31" slack="1"/>
<pin id="804" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_34 "/>
</bind>
</comp>

<comp id="807" class="1005" name="p_read_35_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="31" slack="1"/>
<pin id="809" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_35 "/>
</bind>
</comp>

<comp id="812" class="1005" name="p_read_36_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="31" slack="1"/>
<pin id="814" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_36 "/>
</bind>
</comp>

<comp id="817" class="1005" name="p_read_37_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="31" slack="1"/>
<pin id="819" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_37 "/>
</bind>
</comp>

<comp id="822" class="1005" name="p_read_38_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="31" slack="1"/>
<pin id="824" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read_38 "/>
</bind>
</comp>

<comp id="827" class="1005" name="p_read1027_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="31" slack="1"/>
<pin id="829" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read1027 "/>
</bind>
</comp>

<comp id="832" class="1005" name="p_read926_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="31" slack="1"/>
<pin id="834" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read926 "/>
</bind>
</comp>

<comp id="837" class="1005" name="p_read825_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="31" slack="1"/>
<pin id="839" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read825 "/>
</bind>
</comp>

<comp id="842" class="1005" name="p_read724_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="31" slack="1"/>
<pin id="844" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read724 "/>
</bind>
</comp>

<comp id="847" class="1005" name="p_read623_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="31" slack="1"/>
<pin id="849" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read623 "/>
</bind>
</comp>

<comp id="852" class="1005" name="p_read522_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="31" slack="1"/>
<pin id="854" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read522 "/>
</bind>
</comp>

<comp id="857" class="1005" name="p_read421_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="1"/>
<pin id="859" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read421 "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_read320_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="31" slack="1"/>
<pin id="864" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read320 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_read219_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="31" slack="1"/>
<pin id="869" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read219 "/>
</bind>
</comp>

<comp id="872" class="1005" name="p_read118_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="31" slack="1"/>
<pin id="874" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read118 "/>
</bind>
</comp>

<comp id="877" class="1005" name="p_read17_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="31" slack="1"/>
<pin id="879" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_read17 "/>
</bind>
</comp>

<comp id="883" class="1005" name="zext_ln64_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="62" slack="4"/>
<pin id="885" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="888" class="1005" name="map_buf_1_load_cast_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="3"/>
<pin id="890" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_1_load_cast "/>
</bind>
</comp>

<comp id="894" class="1005" name="map_buf_2_load_cast_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="3"/>
<pin id="896" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_2_load_cast "/>
</bind>
</comp>

<comp id="900" class="1005" name="map_buf_3_load_cast_cast_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="3"/>
<pin id="902" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_3_load_cast_cast "/>
</bind>
</comp>

<comp id="906" class="1005" name="map_buf_4_load_cast_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="3"/>
<pin id="908" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_4_load_cast "/>
</bind>
</comp>

<comp id="912" class="1005" name="map_buf_5_load_cast_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="3"/>
<pin id="914" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_5_load_cast "/>
</bind>
</comp>

<comp id="918" class="1005" name="map_buf_6_load_cast_cast_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="3"/>
<pin id="920" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_6_load_cast_cast "/>
</bind>
</comp>

<comp id="924" class="1005" name="map_buf_7_load_cast_cast_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="3"/>
<pin id="926" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_7_load_cast_cast "/>
</bind>
</comp>

<comp id="930" class="1005" name="map_buf_8_load_cast_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="3"/>
<pin id="932" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_8_load_cast "/>
</bind>
</comp>

<comp id="936" class="1005" name="map_buf_9_load_cast_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="3"/>
<pin id="938" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_9_load_cast "/>
</bind>
</comp>

<comp id="942" class="1005" name="map_buf_10_load_cast_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="3"/>
<pin id="944" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_10_load_cast "/>
</bind>
</comp>

<comp id="948" class="1005" name="map_buf_11_load_cast_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="3"/>
<pin id="950" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_11_load_cast "/>
</bind>
</comp>

<comp id="954" class="1005" name="map_buf_12_load_cast_cast_cast_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="3"/>
<pin id="956" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_12_load_cast_cast_cast "/>
</bind>
</comp>

<comp id="960" class="1005" name="map_buf_13_load_cast_cast_cast_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="3"/>
<pin id="962" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_13_load_cast_cast_cast "/>
</bind>
</comp>

<comp id="966" class="1005" name="map_buf_14_load_cast_cast_cast_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="3"/>
<pin id="968" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="map_buf_14_load_cast_cast_cast "/>
</bind>
</comp>

<comp id="972" class="1005" name="zext_ln53_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="3"/>
<pin id="974" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="978" class="1005" name="zext_ln53_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="7"/>
<pin id="980" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln53_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="trunc_ln53_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="4" slack="1"/>
<pin id="985" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="992" class="1005" name="x_col_V_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="31" slack="3"/>
<pin id="994" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="x_col_V "/>
</bind>
</comp>

<comp id="997" class="1005" name="icmp_ln56_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="3"/>
<pin id="999" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="cmp_i_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i "/>
</bind>
</comp>

<comp id="1006" class="1005" name="targetBlock_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="1010" class="1005" name="i_1_load_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="8"/>
<pin id="1012" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="i_1_load "/>
</bind>
</comp>

<comp id="1016" class="1005" name="icmp_ln63_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="11"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="zext_ln64_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="62" slack="1"/>
<pin id="1022" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="mul_ln64_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="62" slack="1"/>
<pin id="1027" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln64 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="trunc_ln7_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="62" slack="1"/>
<pin id="1032" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="gmem1_addr_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1041" class="1005" name="trunc_ln64_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="20" slack="1"/>
<pin id="1043" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="trunc_ln66_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="1"/>
<pin id="1048" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="86" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="86" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="88" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="94" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="84" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="96" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="82" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="98" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="98" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="98" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="98" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="98" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="98" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="98" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="98" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="98" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="98" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="98" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="4" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="98" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="98" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="122" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="124" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="122" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="128" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="128" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="124" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="122" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="132" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="132" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="132" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="132" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="128" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="128" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="124" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="132" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="78" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="156" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="170" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="420"><net_src comp="92" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="421"><net_src comp="48" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="422"><net_src comp="78" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="423"><net_src comp="76" pin="0"/><net_sink comp="399" pin=4"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="399" pin=5"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="399" pin=6"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="399" pin=7"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="399" pin=8"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="399" pin=9"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="399" pin=10"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="399" pin=11"/></net>

<net id="431"><net_src comp="60" pin="0"/><net_sink comp="399" pin=12"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="399" pin=13"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="399" pin=14"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="399" pin=15"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="399" pin=16"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="399" pin=17"/></net>

<net id="442"><net_src comp="152" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="459"><net_src comp="172" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="443" pin=4"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="443" pin=5"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="443" pin=6"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="443" pin=7"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="443" pin=8"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="443" pin=9"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="443" pin=10"/></net>

<net id="468"><net_src comp="32" pin="0"/><net_sink comp="443" pin=11"/></net>

<net id="479"><net_src comp="90" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="188" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="188" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="90" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="188" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="296" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="302" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="308" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="126" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="90" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="314" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="320" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="326" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="332" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="130" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="90" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="338" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="344" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="350" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="356" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="362" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="368" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="374" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="380" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="484" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="480" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="134" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="469" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="136" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="469" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="138" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="140" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="608"><net_src comp="594" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="142" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="630"><net_src comp="150" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="631"><net_src comp="590" pin="1"/><net_sink comp="610" pin=17"/></net>

<net id="636"><net_src comp="469" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="90" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="610" pin="18"/><net_sink comp="638" pin=0"/></net>

<net id="663"><net_src comp="154" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="664"><net_src comp="472" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="665"><net_src comp="643" pin="18"/><net_sink comp="386" pin=2"/></net>

<net id="670"><net_src comp="643" pin="18"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="158" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="469" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="700"><net_src comp="154" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="701"><net_src comp="472" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="702"><net_src comp="676" pin="1"/><net_sink comp="680" pin=17"/></net>

<net id="707"><net_src comp="680" pin="18"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="469" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="160" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="162" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="735"><net_src comp="164" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="724" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="166" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="168" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="746"><net_src comp="80" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="742" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="756"><net_src comp="749" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="749" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="86" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="174" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="782"><net_src comp="178" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="399" pin=18"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="789"><net_src comp="182" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="794"><net_src comp="188" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="443" pin=3"/></net>

<net id="800"><net_src comp="194" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="805"><net_src comp="200" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="610" pin=16"/></net>

<net id="810"><net_src comp="206" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="610" pin=15"/></net>

<net id="815"><net_src comp="212" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="610" pin=14"/></net>

<net id="820"><net_src comp="218" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="610" pin=13"/></net>

<net id="825"><net_src comp="224" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="610" pin=12"/></net>

<net id="830"><net_src comp="230" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="610" pin=11"/></net>

<net id="835"><net_src comp="236" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="610" pin=10"/></net>

<net id="840"><net_src comp="242" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="610" pin=9"/></net>

<net id="845"><net_src comp="248" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="610" pin=8"/></net>

<net id="850"><net_src comp="254" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="610" pin=7"/></net>

<net id="855"><net_src comp="260" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="610" pin=6"/></net>

<net id="860"><net_src comp="266" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="610" pin=5"/></net>

<net id="865"><net_src comp="272" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="610" pin=4"/></net>

<net id="870"><net_src comp="278" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="610" pin=3"/></net>

<net id="875"><net_src comp="284" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="880"><net_src comp="290" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="886"><net_src comp="490" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="891"><net_src comp="494" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="897"><net_src comp="498" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="643" pin=3"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="680" pin=3"/></net>

<net id="903"><net_src comp="502" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="643" pin=4"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="680" pin=4"/></net>

<net id="909"><net_src comp="510" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="643" pin=5"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="680" pin=5"/></net>

<net id="915"><net_src comp="514" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="643" pin=6"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="680" pin=6"/></net>

<net id="921"><net_src comp="522" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="643" pin=7"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="680" pin=7"/></net>

<net id="927"><net_src comp="526" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="643" pin=8"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="680" pin=8"/></net>

<net id="933"><net_src comp="534" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="643" pin=9"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="680" pin=9"/></net>

<net id="939"><net_src comp="538" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="643" pin=10"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="680" pin=10"/></net>

<net id="945"><net_src comp="542" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="643" pin=11"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="680" pin=11"/></net>

<net id="951"><net_src comp="546" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="643" pin=12"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="680" pin=12"/></net>

<net id="957"><net_src comp="554" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="643" pin=13"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="680" pin=13"/></net>

<net id="963"><net_src comp="562" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="643" pin=14"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="680" pin=14"/></net>

<net id="969"><net_src comp="570" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="643" pin=15"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="680" pin=15"/></net>

<net id="975"><net_src comp="574" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="643" pin=16"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="680" pin=16"/></net>

<net id="981"><net_src comp="586" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="986"><net_src comp="590" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="643" pin=17"/></net>

<net id="995"><net_src comp="610" pin="18"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1000"><net_src comp="632" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="638" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1009"><net_src comp="437" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="469" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1019"><net_src comp="703" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="709" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1028"><net_src comp="712" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1033"><net_src comp="729" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1039"><net_src comp="742" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1044"><net_src comp="753" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="443" pin=12"/></net>

<net id="1049"><net_src comp="757" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="443" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_ptr_0 | {18 19 }
	Port: dense_ptr_1 | {18 19 }
	Port: dense_ptr_2 | {18 19 }
	Port: dense_ptr_3 | {18 19 }
	Port: dense_ptr_4 | {18 19 }
	Port: dense_ptr_5 | {18 19 }
	Port: dense_ptr_6 | {18 19 }
	Port: dense_ptr_7 | {18 19 }
	Port: map_buf_0 | {2 3 7 }
	Port: map_buf_1 | {2 3 }
	Port: map_buf_2 | {2 3 }
	Port: map_buf_3 | {2 3 }
	Port: map_buf_4 | {2 3 }
	Port: map_buf_5 | {2 3 }
	Port: map_buf_6 | {2 3 }
	Port: map_buf_7 | {2 3 }
	Port: map_buf_8 | {2 3 }
	Port: map_buf_9 | {2 3 }
	Port: map_buf_10 | {2 3 }
	Port: map_buf_11 | {2 3 }
	Port: map_buf_12 | {2 3 }
	Port: map_buf_13 | {2 3 }
	Port: map_buf_14 | {2 3 }
	Port: map_buf_15 | {2 3 }
 - Input state : 
	Port: load_dense_accoding_A : p_read | {4 }
	Port: load_dense_accoding_A : p_read1 | {4 }
	Port: load_dense_accoding_A : p_read2 | {4 }
	Port: load_dense_accoding_A : p_read3 | {4 }
	Port: load_dense_accoding_A : p_read4 | {4 }
	Port: load_dense_accoding_A : p_read5 | {4 }
	Port: load_dense_accoding_A : p_read6 | {4 }
	Port: load_dense_accoding_A : p_read7 | {4 }
	Port: load_dense_accoding_A : p_read8 | {4 }
	Port: load_dense_accoding_A : p_read9 | {4 }
	Port: load_dense_accoding_A : p_read10 | {4 }
	Port: load_dense_accoding_A : p_read11 | {4 }
	Port: load_dense_accoding_A : p_read12 | {4 }
	Port: load_dense_accoding_A : p_read13 | {4 }
	Port: load_dense_accoding_A : p_read14 | {4 }
	Port: load_dense_accoding_A : p_read15 | {4 }
	Port: load_dense_accoding_A : map_buf_0 | {1 }
	Port: load_dense_accoding_A : map_buf_1 | {4 }
	Port: load_dense_accoding_A : map_buf_2 | {4 }
	Port: load_dense_accoding_A : map_buf_3 | {4 }
	Port: load_dense_accoding_A : map_buf_4 | {4 }
	Port: load_dense_accoding_A : map_buf_5 | {4 }
	Port: load_dense_accoding_A : map_buf_6 | {4 }
	Port: load_dense_accoding_A : map_buf_7 | {4 }
	Port: load_dense_accoding_A : map_buf_8 | {4 }
	Port: load_dense_accoding_A : map_buf_9 | {4 }
	Port: load_dense_accoding_A : map_buf_10 | {4 }
	Port: load_dense_accoding_A : map_buf_11 | {4 }
	Port: load_dense_accoding_A : map_buf_12 | {4 }
	Port: load_dense_accoding_A : map_buf_13 | {4 }
	Port: load_dense_accoding_A : map_buf_14 | {4 }
	Port: load_dense_accoding_A : map_buf_15 | {4 }
	Port: load_dense_accoding_A : gmem1 | {11 12 13 14 15 16 17 18 19 }
	Port: load_dense_accoding_A : B | {4 }
	Port: load_dense_accoding_A : K | {4 }
  - Chain level:
	State 1
		store_ln53 : 1
	State 2
	State 3
	State 4
		map_buf_6_load_cast_cast : 1
		map_buf_12_load_cast_cast_cast : 1
		map_buf_13_load_cast_cast_cast : 1
		map_buf_14_load_cast_cast_cast : 1
		empty_39 : 1
		zext_ln53_1 : 2
	State 5
		trunc_ln53 : 1
		tmp_2 : 1
		icmp_ln53 : 2
		br_ln53 : 3
		x_col_V : 2
		icmp_ln56 : 1
		br_ln56 : 2
		cmp_i : 3
	State 6
	State 7
		br_ln53 : 1
		tmp : 1
		write_ln59 : 2
		store_ln60 : 2
	State 8
		trunc_ln63 : 1
		tmp_1 : 2
		icmp_ln63 : 3
		br_ln63 : 4
		mul_ln64 : 1
	State 9
	State 10
		add_ln64 : 1
		trunc_ln7 : 2
	State 11
		gmem1_addr : 1
		empty_40 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		trunc_ln64 : 1
		trunc_ln66 : 1
	State 18
	State 19
		store_ln53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    mul   |                         grp_fu_712                        |    3    |   165   |    49   |
|          |                         grp_fu_749                        |    3    |   165   |    49   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          | grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1_fu_399 |    0    |    5    |    21   |
|   call   | grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3_fu_437 |    0    |    33   |    59   |
|          | grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4_fu_443 |    0    |   180   |    95   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                       x_col_V_fu_610                      |    0    |    0    |    65   |
|    mux   |                         tmp_fu_643                        |    0    |    0    |    65   |
|          |                        tmp_1_fu_680                       |    0    |    0    |    65   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|    add   |                      add_ln64_fu_724                      |    0    |    0    |    71   |
|          |                         i_4_fu_761                        |    0    |    0    |    39   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                       cmp285_fu_484                       |    0    |    0    |    20   |
|          |                      icmp_ln53_fu_604                     |    0    |    0    |    18   |
|   icmp   |                      icmp_ln56_fu_632                     |    0    |    0    |    20   |
|          |                        cmp_i_fu_638                       |    0    |    0    |    19   |
|          |                      icmp_ln63_fu_703                     |    0    |    0    |    20   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |              map_buf_3_load_cast_cast_fu_502              |    0    |    0    |    3    |
|  select  |              map_buf_7_load_cast_cast_fu_526              |    0    |    0    |    4    |
|          |                      empty_39_fu_578                      |    0    |    0    |    31   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                 map_buf_0_read_read_fu_182                |    0    |    0    |    0    |
|          |                     K_read_read_fu_188                    |    0    |    0    |    0    |
|          |                     B_read_read_fu_194                    |    0    |    0    |    0    |
|          |                   p_read_34_read_fu_200                   |    0    |    0    |    0    |
|          |                   p_read_35_read_fu_206                   |    0    |    0    |    0    |
|          |                   p_read_36_read_fu_212                   |    0    |    0    |    0    |
|          |                   p_read_37_read_fu_218                   |    0    |    0    |    0    |
|          |                   p_read_38_read_fu_224                   |    0    |    0    |    0    |
|          |                   p_read1027_read_fu_230                  |    0    |    0    |    0    |
|          |                   p_read926_read_fu_236                   |    0    |    0    |    0    |
|          |                   p_read825_read_fu_242                   |    0    |    0    |    0    |
|          |                   p_read724_read_fu_248                   |    0    |    0    |    0    |
|          |                   p_read623_read_fu_254                   |    0    |    0    |    0    |
|          |                   p_read522_read_fu_260                   |    0    |    0    |    0    |
|          |                   p_read421_read_fu_266                   |    0    |    0    |    0    |
|          |                   p_read320_read_fu_272                   |    0    |    0    |    0    |
|   read   |                   p_read219_read_fu_278                   |    0    |    0    |    0    |
|          |                   p_read118_read_fu_284                   |    0    |    0    |    0    |
|          |                    p_read17_read_fu_290                   |    0    |    0    |    0    |
|          |                 map_buf_1_read_read_fu_296                |    0    |    0    |    0    |
|          |                 map_buf_2_read_read_fu_302                |    0    |    0    |    0    |
|          |                 map_buf_3_read_read_fu_308                |    0    |    0    |    0    |
|          |                 map_buf_4_read_read_fu_314                |    0    |    0    |    0    |
|          |                 map_buf_5_read_read_fu_320                |    0    |    0    |    0    |
|          |                 map_buf_6_read_read_fu_326                |    0    |    0    |    0    |
|          |                 map_buf_7_read_read_fu_332                |    0    |    0    |    0    |
|          |                 map_buf_8_read_read_fu_338                |    0    |    0    |    0    |
|          |                 map_buf_9_read_read_fu_344                |    0    |    0    |    0    |
|          |                map_buf_10_read_read_fu_350                |    0    |    0    |    0    |
|          |                map_buf_11_read_read_fu_356                |    0    |    0    |    0    |
|          |                map_buf_12_read_read_fu_362                |    0    |    0    |    0    |
|          |                map_buf_13_read_read_fu_368                |    0    |    0    |    0    |
|          |                map_buf_14_read_read_fu_374                |    0    |    0    |    0    |
|          |                map_buf_15_read_read_fu_380                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   write  |                  write_ln59_write_fu_386                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|  readreq |                     grp_readreq_fu_393                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                        empty_fu_480                       |    0    |    0    |    0    |
|          |                     trunc_ln53_fu_590                     |    0    |    0    |    0    |
|   trunc  |                     trunc_ln63_fu_676                     |    0    |    0    |    0    |
|          |                     trunc_ln64_fu_753                     |    0    |    0    |    0    |
|          |                     trunc_ln66_fu_757                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                      zext_ln64_fu_490                     |    0    |    0    |    0    |
|          |                 map_buf_1_load_cast_fu_494                |    0    |    0    |    0    |
|          |                 map_buf_2_load_cast_fu_498                |    0    |    0    |    0    |
|          |                 map_buf_4_load_cast_fu_510                |    0    |    0    |    0    |
|          |                 map_buf_5_load_cast_fu_514                |    0    |    0    |    0    |
|          |              map_buf_6_load_cast_cast_fu_522              |    0    |    0    |    0    |
|          |                 map_buf_8_load_cast_fu_534                |    0    |    0    |    0    |
|   zext   |                 map_buf_9_load_cast_fu_538                |    0    |    0    |    0    |
|          |                map_buf_10_load_cast_fu_542                |    0    |    0    |    0    |
|          |                map_buf_11_load_cast_fu_546                |    0    |    0    |    0    |
|          |           map_buf_12_load_cast_cast_cast_fu_554           |    0    |    0    |    0    |
|          |           map_buf_13_load_cast_cast_cast_fu_562           |    0    |    0    |    0    |
|          |           map_buf_14_load_cast_cast_cast_fu_570           |    0    |    0    |    0    |
|          |                      zext_ln53_fu_574                     |    0    |    0    |    0    |
|          |                     zext_ln53_1_fu_586                    |    0    |    0    |    0    |
|          |                     zext_ln64_1_fu_709                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                 map_buf_6_load_cast_fu_518                |    0    |    0    |    0    |
|          |              map_buf_12_load_cast_cast_fu_550             |    0    |    0    |    0    |
|   sext   |              map_buf_13_load_cast_cast_fu_558             |    0    |    0    |    0    |
|          |              map_buf_14_load_cast_cast_fu_566             |    0    |    0    |    0    |
|          |                      sext_ln64_fu_739                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|partselect|                        tmp_2_fu_594                       |    0    |    0    |    0    |
|          |                      trunc_ln7_fu_729                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                       shl_ln_fu_717                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                           |    6    |   548   |   713   |
|----------|-----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|            B_read_reg_797            |   64   |
|            K_read_reg_791            |   32   |
|            cmp_i_reg_1001            |    1   |
|          gmem1_addr_reg_1036         |   32   |
|           i_1_load_reg_1010          |   32   |
|              i_1_reg_771             |   32   |
|           icmp_ln56_reg_997          |    1   |
|          icmp_ln63_reg_1016          |    1   |
|        map_buf_0_loc_2_reg_779       |   32   |
|        map_buf_0_read_reg_786        |   32   |
|     map_buf_10_load_cast_reg_942     |   32   |
|     map_buf_11_load_cast_reg_948     |   32   |
|map_buf_12_load_cast_cast_cast_reg_954|   32   |
|map_buf_13_load_cast_cast_cast_reg_960|   32   |
|map_buf_14_load_cast_cast_cast_reg_966|   32   |
|      map_buf_1_load_cast_reg_888     |   32   |
|      map_buf_2_load_cast_reg_894     |   32   |
|   map_buf_3_load_cast_cast_reg_900   |   32   |
|      map_buf_4_load_cast_reg_906     |   32   |
|      map_buf_5_load_cast_reg_912     |   32   |
|   map_buf_6_load_cast_cast_reg_918   |   32   |
|   map_buf_7_load_cast_cast_reg_924   |   32   |
|      map_buf_8_load_cast_reg_930     |   32   |
|      map_buf_9_load_cast_reg_936     |   32   |
|           mul_ln64_reg_1025          |   62   |
|          p_read1027_reg_827          |   31   |
|           p_read118_reg_872          |   31   |
|           p_read17_reg_877           |   31   |
|           p_read219_reg_867          |   31   |
|           p_read320_reg_862          |   31   |
|           p_read421_reg_857          |   31   |
|           p_read522_reg_852          |   31   |
|           p_read623_reg_847          |   31   |
|           p_read724_reg_842          |   31   |
|           p_read825_reg_837          |   31   |
|           p_read926_reg_832          |   31   |
|           p_read_34_reg_802          |   31   |
|           p_read_35_reg_807          |   31   |
|           p_read_36_reg_812          |   31   |
|           p_read_37_reg_817          |   31   |
|           p_read_38_reg_822          |   31   |
|         targetBlock_reg_1006         |    1   |
|          trunc_ln53_reg_983          |    4   |
|          trunc_ln64_reg_1041         |   20   |
|          trunc_ln66_reg_1046         |    3   |
|          trunc_ln7_reg_1030          |   62   |
|            x_col_V_reg_992           |   31   |
|          zext_ln53_1_reg_978         |   32   |
|           zext_ln53_reg_972          |   32   |
|         zext_ln64_1_reg_1020         |   62   |
|           zext_ln64_reg_883          |   62   |
+--------------------------------------+--------+
|                 Total                |  1574  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_393 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_712     |  p1  |   2  |  31  |   62   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   126  ||  0.774  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   548  |   713  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  1574  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |  2122  |   731  |
+-----------+--------+--------+--------+--------+
