Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 02:51:14 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_13_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 DUT/Delay1No32_instance/Y_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.134ns (31.231%)  route 2.497ns (68.769%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 6.520 - 4.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.921ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.836ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=16638, routed)       2.066     3.024    DUT/Delay1No32_instance/clk_IBUF_BUFG
    SLICE_X116Y306       FDCE                                         r  DUT/Delay1No32_instance/Y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y306       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.103 r  DUT/Delay1No32_instance/Y_reg[29]/Q
                         net (fo=6, routed)           0.627     3.730    DUT/Delay1No32_instance/Q[29]
    SLICE_X119Y306       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.819 r  DUT/Delay1No32_instance/geqOp_carry__0_i_10__12/O
                         net (fo=1, routed)           0.008     3.827    DUT/Add2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X119Y306       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.942 r  DUT/Add2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.968    DUT/Add2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X119Y307       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.020 r  DUT/Add2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.637     4.657    DUT/Delay1No33_instance/CO[0]
    SLICE_X115Y304       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     4.824 r  DUT/Delay1No33_instance/shiftedFracY_d1[12]_i_4__11/O
                         net (fo=3, routed)           0.248     5.072    DUT/Delay1No32_instance/Y_reg[23]_0[0]
    SLICE_X113Y304       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.196 r  DUT/Delay1No32_instance/shiftedFracY_d1[32]_i_9__11/O
                         net (fo=3, routed)           0.094     5.290    DUT/Delay1No32_instance/shiftedFracY_d1[32]_i_9__11_n_0
    SLICE_X114Y304       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     5.378 r  DUT/Delay1No32_instance/shiftedFracY_d1[12]_i_3__11/O
                         net (fo=33, routed)          0.270     5.648    DUT/Delay1No33_instance/shiftVal__5[0]
    SLICE_X116Y306       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.771 r  DUT/Delay1No33_instance/shiftedFracY_d1[27]_i_2__11/O
                         net (fo=5, routed)           0.392     6.163    DUT/Delay1No33_instance/Add2_impl_instance/level2[20]
    SLICE_X113Y297       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.313 r  DUT/Delay1No33_instance/shiftedFracY_d1[31]_i_3__11/O
                         net (fo=2, routed)           0.149     6.462    DUT/Delay1No32_instance/Y_reg[26]_0[8]
    SLICE_X112Y298       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     6.609 r  DUT/Delay1No32_instance/shiftedFracY_d1[15]_i_1__11/O
                         net (fo=1, routed)           0.046     6.655    DUT/Add2_impl_instance/FPAddSubOp_instance/shiftedFracY[4]
    SLICE_X112Y298       FDRE                                         r  DUT/Add2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=16638, routed)       1.853     6.520    DUT/Add2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X112Y298       FDRE                                         r  DUT/Add2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.380     6.900    
                         clock uncertainty           -0.035     6.865    
    SLICE_X112Y298       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.890    DUT/Add2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.890    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  0.235    




