Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\FPGA_Projects\Ethernet_Switch\FPGACode\altclkctrl.qsys --synthesis=VHDL --output-directory=G:\FPGA_Projects\Ethernet_Switch\FPGACode\altclkctrl\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading FPGACode/altclkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 24.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E.
: altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: altclkctrl: Generating "altclkctrl" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0.
Info: altclkctrl_0: "altclkctrl" instantiated altclkctrl "altclkctrl_0"
Info: altclkctrl: Done "altclkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
