0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x03
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x03
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x002d: mov_imm:
	regs[5] = 0x1b7b8245, opcode= 0x00
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x03
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x03
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0060: mov_imm:
	regs[5] = 0x9aeffa48, opcode= 0x00
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x006c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x03
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x008a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0099: mov_imm:
	regs[5] = 0x819db0a7, opcode= 0x00
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x00d2: mov_imm:
	regs[5] = 0x27ebd0ac, opcode= 0x00
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x00f0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x00f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00fc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x010b: mov_imm:
	regs[5] = 0x2622c465, opcode= 0x00
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x012f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0138: mov_imm:
	regs[5] = 0xa4d5f0f9, opcode= 0x00
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x015c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x015f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0165: mov_imm:
	regs[5] = 0x6bc59fac, opcode= 0x00
0x016b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x016e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0180: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0186: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0189: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x018c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0198: mov_imm:
	regs[5] = 0xaa9fe3d2, opcode= 0x00
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x01a7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x01aa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x01b0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x01b6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x01b9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x01bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01c8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x01cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x01ce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x01d1: mov_imm:
	regs[5] = 0xdb05e24, opcode= 0x00
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01e6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x01ec: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x01ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01f5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x01f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x01fb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x01fe: mov_imm:
	regs[5] = 0xfdbb87a, opcode= 0x00
0x0204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0207: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x020a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0210: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0216: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x021f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0226: jmp_imm:
	pc += 0x1, opcode= 0x03
0x022b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x022e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0231: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0234: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0237: mov_imm:
	regs[5] = 0xb5f1f6cc, opcode= 0x00
0x023d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0240: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0243: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x03
0x024c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x024f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0258: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x025b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x025e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0261: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0264: mov_imm:
	regs[5] = 0x1994729e, opcode= 0x00
0x026a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x026d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0276: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x027c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0282: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0291: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0294: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0298: jmp_imm:
	pc += 0x1, opcode= 0x03
0x029d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02a6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x02a9: mov_imm:
	regs[5] = 0x3ac4a8ad, opcode= 0x00
0x02af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x02b2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x02b5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x02b8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x02bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02c1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x02cd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02d6: mov_imm:
	regs[5] = 0x1439ce8b, opcode= 0x00
0x02dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02e5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x02e8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x02ee: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x02f4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x02f7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x02fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0306: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0309: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x030c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x030f: mov_imm:
	regs[5] = 0xbe141297, opcode= 0x00
0x0315: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0319: jmp_imm:
	pc += 0x1, opcode= 0x03
0x031e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0321: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0324: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0327: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x032a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x032d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0330: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0333: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0336: mov_imm:
	regs[5] = 0xdbeeab5c, opcode= 0x00
0x033c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x033f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0348: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x034e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0354: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0357: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x035a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x035d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0360: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0364: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x036c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x036f: mov_imm:
	regs[5] = 0xc6463583, opcode= 0x00
0x0375: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x03
0x037e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0381: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0384: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x038a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x038d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0399: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x039c: mov_imm:
	regs[5] = 0xca04a6a9, opcode= 0x00
0x03a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03ab: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x03ae: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x03b4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x03ba: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x03bd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x03c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03c6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x03c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03d2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x03d5: mov_imm:
	regs[5] = 0x8f519f13, opcode= 0x00
0x03db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x03de: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x03e2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03e7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x03ea: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x03ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03f3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0405: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0408: mov_imm:
	regs[5] = 0x94ba1d11, opcode= 0x00
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0414: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0417: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x041a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0420: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x03
0x042c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x042f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0432: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0438: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x043b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x043e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0441: mov_imm:
	regs[5] = 0xff587eee, opcode= 0x00
0x0448: jmp_imm:
	pc += 0x1, opcode= 0x03
0x044d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0450: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0453: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0456: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x045c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0465: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x046b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0474: mov_imm:
	regs[5] = 0xa9791e1e, opcode= 0x00
0x047a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x047d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0480: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0486: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x048c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0495: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0498: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x049c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04a4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x04a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04b0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04b9: mov_imm:
	regs[5] = 0xb6bf5cb0, opcode= 0x00
0x04bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x04c2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x04c5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x04c8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x04cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04d1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x04d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x04d7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04e0: mov_imm:
	regs[5] = 0x6df531ee, opcode= 0x00
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x04ef: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x04f2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04fe: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0504: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0507: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0516: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0519: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x051c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x051f: mov_imm:
	regs[5] = 0xf9c72685, opcode= 0x00
0x0525: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x03
0x052e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0531: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0534: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x053a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x053d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0546: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0549: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0552: mov_imm:
	regs[5] = 0x427f2398, opcode= 0x00
0x0558: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0561: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0564: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x056a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0570: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0573: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x057c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0580: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0588: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x058b: mov_imm:
	regs[5] = 0x3cfb7b2f, opcode= 0x00
0x0591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0594: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0597: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x059a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x059d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05a9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x05ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05b5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x05b8: mov_imm:
	regs[5] = 0x1b6bc3c5, opcode= 0x00
0x05be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05c7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05d0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x05d6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05e2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05eb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x05ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05fa: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x05fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0606: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0609: mov_imm:
	regs[5] = 0x357ffc52, opcode= 0x00
0x060f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0612: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0615: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0618: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x061b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x061e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0621: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x03
0x062a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x062d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0630: mov_imm:
	regs[5] = 0x98797929, opcode= 0x00
0x0636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0639: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0642: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0648: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0654: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0657: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0672: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0678: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0681: mov_imm:
	regs[5] = 0x151ded9f, opcode= 0x00
0x0687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0690: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x069f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x06ae: mov_imm:
	regs[5] = 0xd02d9426, opcode= 0x00
0x06b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06bd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x06c0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x06c6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x06d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06d5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x06d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06de: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x06e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06ea: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x06ed: mov_imm:
	regs[5] = 0xce5eee43, opcode= 0x00
0x06f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x06f6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x06f9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0702: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0706: jmp_imm:
	pc += 0x1, opcode= 0x03
0x070b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x070e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0711: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0714: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0717: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x071a: mov_imm:
	regs[5] = 0x6d0b12c4, opcode= 0x00
0x0720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0723: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x03
0x072c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x03
0x073e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0741: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x074a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x074d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0750: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0753: mov_imm:
	regs[5] = 0x80ed3f5f, opcode= 0x00
0x0759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x075c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x075f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0762: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x03
0x076e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0777: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0786: mov_imm:
	regs[5] = 0xa609f17a, opcode= 0x00
0x078c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0792: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0798: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x079e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x07a1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07b0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07b6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07bf: mov_imm:
	regs[5] = 0xb2fe9cd4, opcode= 0x00
0x07c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07ce: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x07d1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07da: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x07dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07e3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x07e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07e9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x07ec: mov_imm:
	regs[5] = 0x19c22a97, opcode= 0x00
0x07f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07f5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x07f8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x07fe: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0804: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0807: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x080a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x080d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0810: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0813: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x03
0x081c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0825: mov_imm:
	regs[5] = 0xbc3b49ca, opcode= 0x00
0x082b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0834: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0837: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x083a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x083d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0840: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0843: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0846: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x084a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x084f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0852: mov_imm:
	regs[5] = 0x1a35c822, opcode= 0x00
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x03
0x085e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0861: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0864: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x086a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0870: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0873: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x03
0x087c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x087f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0888: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x03
0x089a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x089d: mov_imm:
	regs[5] = 0x5a0c1562, opcode= 0x00
0x08a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08b5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x08b8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x08bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08c7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x08ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x08cd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08d6: mov_imm:
	regs[5] = 0xaeb9c600, opcode= 0x00
0x08dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08df: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x08fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08fe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0915: mov_imm:
	regs[5] = 0x6240a26c, opcode= 0x00
0x091b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0921: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x03
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x093c: mov_imm:
	regs[5] = 0x325207ff, opcode= 0x00
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0945: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0948: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x094e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0954: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x095a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x095d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0960: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0963: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0966: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0969: mov_imm:
	regs[5] = 0x14a249d4, opcode= 0x00
0x096f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0972: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x03
0x097b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x097e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0987: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x098a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0993: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0996: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0999: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x099c: mov_imm:
	regs[5] = 0x22f87ef7, opcode= 0x00
0x09a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x09a5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x09ae: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x09b4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09c6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x09c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x09cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09d5: mov_imm:
	regs[5] = 0xe6e53341, opcode= 0x00
0x09db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09e4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x09e7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x09ea: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x09ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09f9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x09fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x09ff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a08: mov_imm:
	regs[5] = 0x5b21cbd1, opcode= 0x00
0x0a0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a11: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a1a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a26: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0a2c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0a30: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a35: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a44: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a4a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a53: mov_imm:
	regs[5] = 0x9401ce8a, opcode= 0x00
0x0a59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a5c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0a5f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0a62: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0a65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a6b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a77: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a7a: mov_imm:
	regs[5] = 0x1579378a, opcode= 0x00
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a89: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a92: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0a98: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0a9e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0aa7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0aaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ab0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ab3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ab6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0ab9: mov_imm:
	regs[5] = 0x252b3146, opcode= 0x00
0x0abf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ac8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0acb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ad4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0ad7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ada: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0add: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ae6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0aef: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0af2: mov_imm:
	regs[5] = 0xa1a6de77, opcode= 0x00
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0afe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b01: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b04: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b0a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0b10: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0b13: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0b16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b1c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b28: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b2b: mov_imm:
	regs[5] = 0xf898fea0, opcode= 0x00
0x0b31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b34: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b37: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b40: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0b43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b49: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b5b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b5e: mov_imm:
	regs[5] = 0x92acaac3, opcode= 0x00
0x0b64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b67: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b6a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b70: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0b76: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0b79: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0b7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b82: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0b85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b88: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b8b: mov_imm:
	regs[5] = 0xb3be5387, opcode= 0x00
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b9a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b9d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0ba0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0ba3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ba6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ba9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0bac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bb5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0bb8: mov_imm:
	regs[5] = 0xf657205b, opcode= 0x00
0x0bbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bc7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0bca: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0bd0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0bdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0bee: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0bf1: mov_imm:
	regs[5] = 0x3ca77206, opcode= 0x00
0x0bf7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c00: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c09: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0c0c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c21: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c2a: mov_imm:
	regs[5] = 0x9eb9b936, opcode= 0x00
0x0c30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c33: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c6c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c6f: mov_imm:
	regs[5] = 0xef52ff8d, opcode= 0x00
0x0c75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c78: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c7b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0c81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c87: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0c8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c93: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c96: mov_imm:
	regs[5] = 0xd07e8c0d, opcode= 0x00
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ca2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ca5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ca8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0cae: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0cb5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cba: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0cbd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0cc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cd2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0cd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0cd8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ce1: mov_imm:
	regs[5] = 0xa5f0d246, opcode= 0x00
0x0ce7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cf0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0cf3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0cf6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0cf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0cff: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d08: mov_imm:
	regs[5] = 0x8eff3ee3, opcode= 0x00
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0d1a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0d20: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0d23: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d38: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d3e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d47: mov_imm:
	regs[5] = 0x8672c812, opcode= 0x00
0x0d4e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d56: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d59: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0d5c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d71: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d7d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d80: mov_imm:
	regs[5] = 0x540febc0, opcode= 0x00
0x0d86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d8a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d8f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d98: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0da4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0daa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0db3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0db6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0dc2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0dc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0dc8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0dcb: mov_imm:
	regs[5] = 0xf238662, opcode= 0x00
0x0dd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0dd4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0dd7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0dda: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0ddd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0de0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0de3: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0de6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0def: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0df8: mov_imm:
	regs[5] = 0xeac26276, opcode= 0x00
0x0dfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e01: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e04: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e0a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e10: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0e13: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e22: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e28: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e2b: mov_imm:
	regs[5] = 0x33e502f3, opcode= 0x00
0x0e31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e34: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e37: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e40: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0e43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e49: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e55: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e58: mov_imm:
	regs[5] = 0x805693aa, opcode= 0x00
0x0e5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e61: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e64: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e6b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e70: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e76: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0e79: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e8e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0e91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e94: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e97: mov_imm:
	regs[5] = 0x56c29b2e, opcode= 0x00
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ea3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ea6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ea9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0eac: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0eb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0eb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ec7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0eca: mov_imm:
	regs[5] = 0x6f47dc7c, opcode= 0x00
0x0ed1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ed6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ed9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0edd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ee2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ee8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0eee: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0ef1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0ef4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0efd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f00: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f06: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f09: mov_imm:
	regs[5] = 0x3437f532, opcode= 0x00
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f18: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f1b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0f1e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f2b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f33: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f39: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f3c: mov_imm:
	regs[5] = 0xecaa8247, opcode= 0x00
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f4e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0f54: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0f5a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0f5d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0f60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f66: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f72: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f75: mov_imm:
	regs[5] = 0xfba1759a, opcode= 0x00
0x0f7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f84: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f87: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0f8a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0f8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f99: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0f9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f9f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fa8: mov_imm:
	regs[5] = 0xc3b01479, opcode= 0x00
0x0fae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0fb1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0fb5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fba: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0fc0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0fc6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fcf: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0fde: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x0fe1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0fe4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0fe7: mov_imm:
	regs[5] = 0x9d8eaa0b, opcode= 0x00
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ffc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x0fff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1008: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1011: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1014: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1017: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x101a: mov_imm:
	regs[5] = 0xda3629f3, opcode= 0x00
0x1020: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1023: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1026: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x102c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1038: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x103b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x103e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1041: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x03
0x104a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x104d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1050: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1053: mov_imm:
	regs[5] = 0x4ece4b38, opcode= 0x00
0x1059: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x105c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1065: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1068: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1074: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1077: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x107a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x107d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1086: mov_imm:
	regs[5] = 0x29f0c684, opcode= 0x00
0x108c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x108f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1092: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x03
0x109e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x10a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10aa: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x10ad: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x10b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10b6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x10bc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x10c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10c5: mov_imm:
	regs[5] = 0xcfa97b64, opcode= 0x00
0x10cc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10da: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x10dd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10f5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1101: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1104: mov_imm:
	regs[5] = 0x56f12492, opcode= 0x00
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1110: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1119: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1122: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1128: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x112e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1131: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x03
0x113a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x113d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1140: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1149: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x114c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x114f: mov_imm:
	regs[5] = 0x411f2afc, opcode= 0x00
0x1155: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x115b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x115e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1161: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1164: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x03
0x116d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1176: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x117a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x117f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1182: mov_imm:
	regs[5] = 0xd479968d, opcode= 0x00
0x1188: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x118c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1194: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x119a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x11a0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x11a3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x11a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11b8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x11bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x11be: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11c7: mov_imm:
	regs[5] = 0x2b7f089a, opcode= 0x00
0x11cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x11d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x11d3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x11d6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x11d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x11e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x11eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11f4: mov_imm:
	regs[5] = 0x4c176d53, opcode= 0x00
0x11fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x11fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1200: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1206: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x120c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x120f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1218: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x121b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1224: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1227: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x122a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x122d: mov_imm:
	regs[5] = 0x1d1fa903, opcode= 0x00
0x1233: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x123f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1242: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1245: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1251: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x03
0x125a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x125e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1263: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x03
0x126c: mov_imm:
	regs[5] = 0xc36d263a, opcode= 0x00
0x1272: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1275: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1278: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x127e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x03
0x128a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x128d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1293: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1296: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1299: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x129c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x129f: mov_imm:
	regs[5] = 0xbd52ea69, opcode= 0x00
0x12a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x12a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12b1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x12b4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x12b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12c9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x12d5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x12d8: mov_imm:
	regs[5] = 0xfe1fe1f4, opcode= 0x00
0x12de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x12e1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x12e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x12f6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x12fa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12ff: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1308: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x130b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1314: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1317: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x131a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x131d: mov_imm:
	regs[5] = 0x1576d976, opcode= 0x00
0x1323: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x03
0x132c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x132f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x133b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x133e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1341: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1344: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1347: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1350: mov_imm:
	regs[5] = 0xd17ec38, opcode= 0x00
0x1356: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1359: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x135c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1362: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1368: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x136b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x136e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1371: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1374: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1377: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x137a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x137d: mov_imm:
	regs[5] = 0x5bcf30eb, opcode= 0x00
0x1383: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1386: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1389: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x138c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1395: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1398: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13a1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x13a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x13a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13b0: mov_imm:
	regs[5] = 0xecbccef4, opcode= 0x00
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x13bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x13c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x13c8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x13ce: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x13d1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x13d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13e6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x13e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x13ec: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13f5: mov_imm:
	regs[5] = 0xce785b6f, opcode= 0x00
0x13fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x13ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1404: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1410: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1419: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x141c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x141f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1422: mov_imm:
	regs[5] = 0xa12a851d, opcode= 0x00
0x1428: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x142b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x142e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x03
0x143a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1446: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1449: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x144c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x144f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1458: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1461: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1464: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1467: mov_imm:
	regs[5] = 0x6bdf3acb, opcode= 0x00
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1473: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1476: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1479: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x147c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1485: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1488: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x148b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x148e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1491: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1494: mov_imm:
	regs[5] = 0xc3379c2a, opcode= 0x00
0x149a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x149d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x14a0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x14a6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x14ac: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x14af: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x14b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14b8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x14bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14c4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x14c7: mov_imm:
	regs[5] = 0x68d0d7fc, opcode= 0x00
0x14cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x14d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x14d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14d9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x14dc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14e5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x14e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x14eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14f4: mov_imm:
	regs[5] = 0xccd31750, opcode= 0x00
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1500: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1503: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1506: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x150d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1512: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1519: jmp_imm:
	pc += 0x1, opcode= 0x03
0x151e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1521: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1524: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1527: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x152a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x152d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1536: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1539: mov_imm:
	regs[5] = 0x4fd394da, opcode= 0x00
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1545: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1548: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1551: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x03
0x155a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x155d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1566: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x156f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1572: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1575: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1578: mov_imm:
	regs[5] = 0xa1f3f542, opcode= 0x00
0x157e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1581: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1584: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x158a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1590: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1593: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x03
0x159c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x159f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15a2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15a8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x15ab: mov_imm:
	regs[5] = 0x24410eb1, opcode= 0x00
0x15b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15c3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15cc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x15cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15db: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x15de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x15e4: mov_imm:
	regs[5] = 0xb93b4c73, opcode= 0x00
0x15ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x15ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x15f0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15fc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1608: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x160b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x160e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1611: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1614: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1617: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1620: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1624: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1629: mov_imm:
	regs[5] = 0x8c44fffd, opcode= 0x00
0x162f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1638: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1644: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x03
0x164d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1650: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1659: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x165c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x165f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1662: mov_imm:
	regs[5] = 0x7d92eef5, opcode= 0x00
0x1668: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x166b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x166e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x03
0x167a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1680: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1683: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1686: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1689: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x168c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x168f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1698: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x169b: mov_imm:
	regs[5] = 0x4bcfb5e6, opcode= 0x00
0x16a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16ad: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x16b0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16c5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x16c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16d1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16da: mov_imm:
	regs[5] = 0x65789d25, opcode= 0x00
0x16e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16e3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x16e6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x16ec: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x16f2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x16f5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x16f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16fe: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1701: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1704: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1707: mov_imm:
	regs[5] = 0xef2c341f, opcode= 0x00
0x170d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1710: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1713: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1716: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1719: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x171c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1725: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1728: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x172b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x172e: mov_imm:
	regs[5] = 0x18a2113b, opcode= 0x00
0x1734: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1737: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x173b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1740: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1746: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x174c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1755: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1758: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1761: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1764: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1767: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x176a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1773: mov_imm:
	regs[5] = 0x3063d0dc, opcode= 0x00
0x1779: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x177c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x177f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1782: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1785: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1788: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x178b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x178e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1797: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x179a: mov_imm:
	regs[5] = 0xf4ed2b7d, opcode= 0x00
0x17a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17a9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17b2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x17b8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x17be: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x17c1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x17c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17d0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x17d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x17d6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x17d9: mov_imm:
	regs[5] = 0x1ba4e5c8, opcode= 0x00
0x17df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17e8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x17ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17f1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x17f4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x17f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1800: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1803: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1806: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1809: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x180c: mov_imm:
	regs[5] = 0xc0fad354, opcode= 0x00
0x1812: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1815: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x03
0x181e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x03
0x182a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1830: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1833: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1836: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1839: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x183c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x183f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1842: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x03
0x184b: mov_imm:
	regs[5] = 0x5cf2b40a, opcode= 0x00
0x1851: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1854: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1857: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x185a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x185d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1860: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1863: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1866: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1869: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x186c: mov_imm:
	regs[5] = 0x43b44100, opcode= 0x00
0x1872: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1875: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1878: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x187e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x03
0x188a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1893: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1896: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1899: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x189c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x189f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18a8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x18ab: mov_imm:
	regs[5] = 0xbd972793, opcode= 0x00
0x18b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x18bd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x18c0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x18c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x18cf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x18d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18d5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x18d8: mov_imm:
	regs[5] = 0xc1116ddb, opcode= 0x00
0x18de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18e1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x18e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x18ea: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x18f0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x18f3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x18f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1908: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x190b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x190f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1914: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1917: mov_imm:
	regs[5] = 0x7de7b91e, opcode= 0x00
0x191d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1926: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1929: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x192c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x192f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1932: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1935: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1938: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x193b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x193e: mov_imm:
	regs[5] = 0xae248ab5, opcode= 0x00
0x1944: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x03
0x194d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1956: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x195c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1962: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1965: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1968: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x196b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x196e: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1971: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1974: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1977: mov_imm:
	regs[5] = 0x915023f8, opcode= 0x00
0x197d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1980: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1983: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x03
0x198c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x198f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1992: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1995: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x03
0x199e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x19ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19b0: mov_imm:
	regs[5] = 0x54e841af, opcode= 0x00
0x19b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x19ba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x19c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x19c8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x19ce: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19d7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19e6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x19f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x19f5: mov_imm:
	regs[5] = 0x7db94477, opcode= 0x00
0x19fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x19fe: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a07: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1a0a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1a0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a13: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a19: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a22: mov_imm:
	regs[5] = 0x71e2eb06, opcode= 0x00
0x1a28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a2b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a2e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1a34: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a40: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1a43: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a52: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a58: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a5b: mov_imm:
	regs[5] = 0x15a7baa3, opcode= 0x00
0x1a61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a64: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a67: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1a6a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1a6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a79: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1a7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a7f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a82: mov_imm:
	regs[5] = 0x582764, opcode= 0x00
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a91: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a94: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1a9a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1aa0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1aa3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1aa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1aa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ab2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ab5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1abe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ac7: mov_imm:
	regs[5] = 0xe73ddea9, opcode= 0x00
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ad3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ad6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ad9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1adc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1ae0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ae5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ae8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1aeb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1aee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1af1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1af4: mov_imm:
	regs[5] = 0x2d7e65d1, opcode= 0x00
0x1afa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1afe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b03: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b06: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b0c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1b1b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1b1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b24: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b2a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b2d: mov_imm:
	regs[5] = 0x7ed43fb4, opcode= 0x00
0x1b33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b36: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b39: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b4b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b57: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b60: mov_imm:
	regs[5] = 0x29f2de43, opcode= 0x00
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b6f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b72: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b7e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b84: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b8d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1b90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b96: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1b99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ba2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ba5: mov_imm:
	regs[5] = 0x9672b084, opcode= 0x00
0x1bab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1bae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1bb1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bba: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1bc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1bc9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1bd5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bde: mov_imm:
	regs[5] = 0x2a5d7b7d, opcode= 0x00
0x1be4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1be7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1bea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bf6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1bfc: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c05: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1c08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c14: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c1a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c1d: mov_imm:
	regs[5] = 0xa7ba8809, opcode= 0x00
0x1c23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c26: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c29: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1c2c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1c2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c35: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c41: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c44: mov_imm:
	regs[5] = 0x365531fa, opcode= 0x00
0x1c4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c4d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1c50: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1c56: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1c5c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1c5f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c74: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1c77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c7a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c7d: mov_imm:
	regs[5] = 0xb60cb877, opcode= 0x00
0x1c83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c8c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c95: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1c98: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1c9c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ca1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ca4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ca8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cad: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1cb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1cb3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1cb6: mov_imm:
	regs[5] = 0x5d93600e, opcode= 0x00
0x1cbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1cbf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1cc2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1cd4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1cd7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ce0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ce4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ced: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cf2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1cfb: mov_imm:
	regs[5] = 0x60c478e4, opcode= 0x00
0x1d01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d04: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d19: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d28: mov_imm:
	regs[5] = 0xc3f2ccb, opcode= 0x00
0x1d2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d31: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d34: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1d3a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1d40: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1d43: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1d46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d52: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d55: mov_imm:
	regs[5] = 0xe1a043c6, opcode= 0x00
0x1d5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d64: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d67: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d70: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1d73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d7f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1d82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d85: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d8e: mov_imm:
	regs[5] = 0xe5e6d98c, opcode= 0x00
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1da6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1dac: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1db2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1db5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1dbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1dc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1dc4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1dcd: mov_imm:
	regs[5] = 0x6da20203, opcode= 0x00
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1dd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ddc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ddf: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1de8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1deb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1dee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1df1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1df4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1df7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1dfa: mov_imm:
	regs[5] = 0xe72e1422, opcode= 0x00
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e12: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e18: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e1e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1e21: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1e24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e28: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e30: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e36: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e39: mov_imm:
	regs[5] = 0x89eaf11c, opcode= 0x00
0x1e3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e42: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e45: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1e48: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1e4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e51: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e58: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e5d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e60: mov_imm:
	regs[5] = 0x27876e43, opcode= 0x00
0x1e66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e69: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e8a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1e8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e96: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e99: mov_imm:
	regs[5] = 0xa18bef9b, opcode= 0x00
0x1e9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ea2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ea5: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1ea8: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1eab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1eb7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ec0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ec9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ecc: mov_imm:
	regs[5] = 0x7297b54a, opcode= 0x00
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ed8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1edb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ede: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1eea: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ef6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1ef9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1efc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1eff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f02: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f08: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f11: mov_imm:
	regs[5] = 0xfd5075e3, opcode= 0x00
0x1f17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f20: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f23: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1f26: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f3b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f41: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f44: mov_imm:
	regs[5] = 0x540fc132, opcode= 0x00
0x1f4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f53: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f56: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f62: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1f68: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1f6b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1f6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f74: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f7a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f7d: mov_imm:
	regs[5] = 0x84005b63, opcode= 0x00
0x1f83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f86: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f89: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f92: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x1f95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f9b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fa4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1fa7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1faa: mov_imm:
	regs[5] = 0x939ee2ac, opcode= 0x00
0x1fb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1fb3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1fb6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fc2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1fc8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fd1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x1fd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1fda: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x1fdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1fe0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1fe4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fe9: mov_imm:
	regs[5] = 0x6ab041cc, opcode= 0x00
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ff5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ff8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ffc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2001: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2004: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2008: jmp_imm:
	pc += 0x1, opcode= 0x03
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2013: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x03
0x201c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2028: mov_imm:
	regs[5] = 0x4c3dcaa8, opcode= 0x00
0x202e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2037: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x203a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2040: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x03
0x204c: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x204f: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2058: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x205b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2064: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2067: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x206a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x206d: mov_imm:
	regs[5] = 0x4be79706, opcode= 0x00
0x2073: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2079: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x207c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2085: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2088: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x208b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2094: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x03
0x209d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x20a0: mov_imm:
	regs[5] = 0x415c403d, opcode= 0x00
0x20a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x20a9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x20ac: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x20b2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20be: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20c7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x20ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20d0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20e2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x20e5: mov_imm:
	regs[5] = 0xec5e1fd8, opcode= 0x00
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20fa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2103: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x03
0x210c: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x210f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2112: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2115: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2118: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x211b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x211e: mov_imm:
	regs[5] = 0x6e3ce044, opcode= 0x00
0x2124: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2127: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x212a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2130: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2136: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2139: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x213c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x213f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2142: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2145: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2148: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x214b: mov_imm:
	regs[5] = 0x97fc8c90, opcode= 0x00
0x2151: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2154: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2157: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2160: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2163: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2166: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2169: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2172: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2175: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2178: mov_imm:
	regs[5] = 0xcdb7badc, opcode= 0x00
0x217e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2181: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2184: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x218a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2190: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2193: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2196: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x219f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21a8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21b4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x21b7: mov_imm:
	regs[5] = 0xebadfc23, opcode= 0x00
0x21bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x21c0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21c9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x21cc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x21cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x21d5: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21e7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x21ea: mov_imm:
	regs[5] = 0x11b5f991, opcode= 0x00
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x21fa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21ff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2202: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2208: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2214: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x03
0x221d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2220: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2223: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2226: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2229: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2232: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2235: mov_imm:
	regs[5] = 0x6a72053b, opcode= 0x00
0x223b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2244: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2247: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x224a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x224d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2250: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2253: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2256: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2259: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x225c: mov_imm:
	regs[5] = 0x44ba723a, opcode= 0x00
0x2262: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2265: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2268: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2274: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x227a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x227d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2280: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2283: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2286: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x228f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2292: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2295: mov_imm:
	regs[5] = 0x137a27ce, opcode= 0x00
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x22a7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22b9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x22bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22bf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x22c2: mov_imm:
	regs[5] = 0xb95c6720, opcode= 0x00
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22d1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x22d4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x22da: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22e6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22f2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x22f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22f8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x22fb: mov_imm:
	regs[5] = 0xf1937efa, opcode= 0x00
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2304: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2307: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x230a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x230d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2310: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2313: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2316: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2319: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x231c: mov_imm:
	regs[5] = 0xdeeb7e17, opcode= 0x00
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2328: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2331: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x03
0x233a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2340: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2346: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x234c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x234f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2358: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x235b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x235e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2361: mov_imm:
	regs[5] = 0x60506c0f, opcode= 0x00
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2373: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2376: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2379: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x237c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x237f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2382: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2388: mov_imm:
	regs[5] = 0x353fcb98, opcode= 0x00
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2391: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2394: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x239a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x23bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x23be: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x23c1: mov_imm:
	regs[5] = 0x8cce914a, opcode= 0x00
0x23c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x23ca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x23cd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x23d0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x23d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23d9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x23dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23e5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23ee: mov_imm:
	regs[5] = 0x59e6fc63, opcode= 0x00
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x23fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2400: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2406: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x240d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2412: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x03
0x241b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2424: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2427: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x242a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2433: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2436: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2439: mov_imm:
	regs[5] = 0x286ae3d, opcode= 0x00
0x243f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2442: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2445: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x03
0x244e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2457: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x245a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x245d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2466: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2469: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2472: mov_imm:
	regs[5] = 0x6607796b, opcode= 0x00
0x2478: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x247b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x247e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2484: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x248a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x248d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2490: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2493: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2496: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2499: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x249c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x249f: mov_imm:
	regs[5] = 0x35c115b, opcode= 0x00
0x24a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x24b1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x24b4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x24b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24bd: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x24c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x24c6: mov_imm:
	regs[5] = 0xdca7b9c8, opcode= 0x00
0x24cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24d5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x24d8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x24de: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x24e4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x24e7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x24ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24f0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x24f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24fc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x24ff: mov_imm:
	regs[5] = 0xb9e95749, opcode= 0x00
0x2505: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2508: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x250b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2514: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x03
0x251d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2520: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2523: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x03
0x252c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2532: mov_imm:
	regs[5] = 0x27317c03, opcode= 0x00
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x253c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2541: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x254a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2565: mov_imm:
	regs[5] = 0x69151ea4, opcode= 0x00
0x256b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x256e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x257a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2586: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2589: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x258f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2598: mov_imm:
	regs[5] = 0x2ae9393e, opcode= 0x00
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x25a7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25b0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25bc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x25c2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25cb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x25ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x25d4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x25d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x25da: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x25dd: mov_imm:
	regs[5] = 0x89eaf9d8, opcode= 0x00
0x25e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x25e6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25ef: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x25f2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x25f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2601: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2604: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x03
0x260d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2610: mov_imm:
	regs[5] = 0xa3aa10eb, opcode= 0x00
0x2616: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2619: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x261c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2628: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x262b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2634: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x03
0x263d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2640: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2643: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2646: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2649: mov_imm:
	regs[5] = 0xce87cabd, opcode= 0x00
0x264f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2652: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2655: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2658: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x265b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x265e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2662: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2667: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2670: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2673: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2676: mov_imm:
	regs[5] = 0x2f9b0c50, opcode= 0x00
0x267c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2685: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2688: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2694: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x269a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26a3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x26a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26b2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x26be: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x26c1: mov_imm:
	regs[5] = 0x588d72ff, opcode= 0x00
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x26d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26d6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x26d9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26e2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x26e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26f1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x26f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26fd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2700: mov_imm:
	regs[5] = 0x98a5b2b2, opcode= 0x00
0x2706: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2709: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x270c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2712: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x03
0x271e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2721: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x03
0x272a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x272d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2730: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2739: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x273c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x273f: mov_imm:
	regs[5] = 0x1ab8af85, opcode= 0x00
0x2745: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2748: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x274b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2754: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2757: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x275b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2760: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2763: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2766: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2769: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x276c: mov_imm:
	regs[5] = 0xbebac395, opcode= 0x00
0x2772: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2775: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2778: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2784: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x278a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2793: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2796: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2799: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x279c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x279f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x27a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x27a5: mov_imm:
	regs[5] = 0xfb9fb11a, opcode= 0x00
0x27ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x27b1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27ba: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x27bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27c9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x27d6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27db: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x27de: mov_imm:
	regs[5] = 0xceaf77e9, opcode= 0x00
0x27e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2802: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x03
0x281a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2820: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2823: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2826: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x282f: mov_imm:
	regs[5] = 0xa9c7257b, opcode= 0x00
0x2835: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x283e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2841: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2844: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2847: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x284a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x284d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2850: mov_imm:
	regs[5] = 0xcbaba050, opcode= 0x00
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x03
0x285c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x285f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2862: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2868: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x286e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2871: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2874: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2877: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x287a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x287d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2886: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x288f: mov_imm:
	regs[5] = 0x28a431e7, opcode= 0x00
0x2895: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2898: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x289b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x289e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x28a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x28b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x28b6: mov_imm:
	regs[5] = 0xd81a83a, opcode= 0x00
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28c5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x28ce: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x28d4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28dd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x28e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28e6: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28f8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x28fb: mov_imm:
	regs[5] = 0xb4ec1d06, opcode= 0x00
0x2901: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x290a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x290d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2916: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2919: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x291c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x291f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2922: mov_imm:
	regs[5] = 0x8944f6a5, opcode= 0x00
0x2928: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x292b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x292f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2934: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2943: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x294c: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2952: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2955: mov_imm:
	regs[5] = 0xb109a89, opcode= 0x00
0x295b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2967: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x296a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x296d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2973: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2976: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2979: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x297c: mov_imm:
	regs[5] = 0x4601fb5, opcode= 0x00
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2988: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x298c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x03
0x299a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x29a9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x29ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29b2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29be: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x29c1: mov_imm:
	regs[5] = 0xfeba41d3, opcode= 0x00
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x29d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x29d6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29e3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29eb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29f7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a00: mov_imm:
	regs[5] = 0xb810d41a, opcode= 0x00
0x2a06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a21: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2a24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a30: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a3c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a3f: mov_imm:
	regs[5] = 0xaef4b80d, opcode= 0x00
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a4e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a51: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2a54: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2a57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a63: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2a66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a69: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a72: mov_imm:
	regs[5] = 0xef7b726c, opcode= 0x00
0x2a78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a81: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a84: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a8a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a90: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2a93: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2aa2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2aa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ab1: mov_imm:
	regs[5] = 0xe26546bd, opcode= 0x00
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2abd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ac0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ac3: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2ac6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ac9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ad2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2adb: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ade: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ae1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ae4: mov_imm:
	regs[5] = 0xafc21138, opcode= 0x00
0x2aea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2aed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2af6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2afc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b02: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2b05: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2b08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b14: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b20: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b23: mov_imm:
	regs[5] = 0x32ce72c, opcode= 0x00
0x2b29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b2c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b2f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2b32: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2b35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b41: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b4d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b50: mov_imm:
	regs[5] = 0xb516315c, opcode= 0x00
0x2b56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b59: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b62: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b6e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b74: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2b77: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2b7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b80: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2b83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b86: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b89: mov_imm:
	regs[5] = 0xde6b29b1, opcode= 0x00
0x2b8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b92: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b9b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2b9e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ba7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2baa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bad: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2bb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2bb4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bb9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bc2: mov_imm:
	regs[5] = 0x719afa32, opcode= 0x00
0x2bc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bd1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2bd4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2bda: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2be0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2be3: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2be6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bf2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2bf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2bf8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2bfb: mov_imm:
	regs[5] = 0xe3ec87a7, opcode= 0x00
0x2c01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c04: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c07: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2c0a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2c0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c13: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c1f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c28: mov_imm:
	regs[5] = 0xa63c32ac, opcode= 0x00
0x2c2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c37: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c3b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c40: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c4c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2c52: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2c56: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c5b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2c5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c70: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c73: mov_imm:
	regs[5] = 0xaec13e9e, opcode= 0x00
0x2c7a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c88: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c8b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2c8e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2c91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c97: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2c9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c9d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ca6: mov_imm:
	regs[5] = 0x875b3d43, opcode= 0x00
0x2cac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cb5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2cb8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2cbe: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2cc4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2cc7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cdc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ce5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cee: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2cf1: mov_imm:
	regs[5] = 0x17457c46, opcode= 0x00
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d06: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d0a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d0f: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2d12: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2d15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d1b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d2a: mov_imm:
	regs[5] = 0xf82127a5, opcode= 0x00
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d3f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d42: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d4e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d54: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2d57: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2d5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d66: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d72: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d75: mov_imm:
	regs[5] = 0x387df9cd, opcode= 0x00
0x2d7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d7e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d81: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2d84: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2d87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d8e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d93: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d9f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2da8: mov_imm:
	regs[5] = 0xfe525a5b, opcode= 0x00
0x2dae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2db1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2db4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2dba: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2dc0: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2dc4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dc9: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2dcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2dcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2dd2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2dd6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ddf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2de4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2de7: mov_imm:
	regs[5] = 0x81e43f27, opcode= 0x00
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dfc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e00: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e05: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e17: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e20: mov_imm:
	regs[5] = 0xfb2093e3, opcode= 0x00
0x2e26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e29: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e2c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2e32: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e3e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2e41: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2e44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e50: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e5c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e5f: mov_imm:
	regs[5] = 0x25b0bb4c, opcode= 0x00
0x2e65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e68: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e71: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2e74: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2e77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e7d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2e80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e83: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e86: mov_imm:
	regs[5] = 0x6a5771bd, opcode= 0x00
0x2e8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e8f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e92: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e9e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ea4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ead: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2eb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2eb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ebc: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ec5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ec8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ecb: mov_imm:
	regs[5] = 0xf337e789, opcode= 0x00
0x2ed1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2eda: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2edd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2ee0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2ee3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2eec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2eef: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2ef2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2efb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2efe: mov_imm:
	regs[5] = 0x3e541594, opcode= 0x00
0x2f04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f0d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f1c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f28: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f31: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2f34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f49: mov_imm:
	regs[5] = 0xd8bc383c, opcode= 0x00
0x2f4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f5b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f64: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2f67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f6d: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2f70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f73: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f76: mov_imm:
	regs[5] = 0x576d8264, opcode= 0x00
0x2f7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f80: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f85: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f88: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f8e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x2f9d: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x2fa1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2faf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2fb2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2fb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2fb8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fc1: mov_imm:
	regs[5] = 0xd792b210, opcode= 0x00
0x2fc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2fca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2fcd: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2feb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2fef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ff4: mov_imm:
	regs[5] = 0xfec346eb, opcode= 0x00
0x2ffa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ffd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3000: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x03
0x300c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x03
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x301e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3024: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x03
0x302d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3036: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3039: mov_imm:
	regs[5] = 0x1d1260f1, opcode= 0x00
0x303f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3042: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3045: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x03
0x304e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x03
0x305a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3063: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3066: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3069: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3072: mov_imm:
	regs[5] = 0xd07cfc9, opcode= 0x00
0x3078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x307b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3084: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x308a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x309f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30a2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30ae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30b7: mov_imm:
	regs[5] = 0xd851f953, opcode= 0x00
0x30be: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x30c6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x30c9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x30cc: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30db: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x30de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x30e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x30e4: mov_imm:
	regs[5] = 0xcd42e7d2, opcode= 0x00
0x30ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x30ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x30f0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x30f6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3102: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3105: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3114: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x311a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3123: mov_imm:
	regs[5] = 0x66915376, opcode= 0x00
0x3129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x312d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3132: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3135: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3138: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x313b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x313e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3141: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3144: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3147: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x314a: mov_imm:
	regs[5] = 0x1b228399, opcode= 0x00
0x3150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3153: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3156: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3162: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3168: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x316c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3171: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x317a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3186: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3189: mov_imm:
	regs[5] = 0x3322e784, opcode= 0x00
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3198: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x319b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x319e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31a7: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31ad: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x31b0: mov_imm:
	regs[5] = 0x12ae96e, opcode= 0x00
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x31c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x31c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31ce: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x31d4: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x31e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31ef: mov_imm:
	regs[5] = 0xc9d1f0f1, opcode= 0x00
0x31f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31fe: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3201: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3205: jmp_imm:
	pc += 0x1, opcode= 0x03
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3216: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x321f: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x03
0x322b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x322e: mov_imm:
	regs[5] = 0xdba1f3f8, opcode= 0x00
0x3235: jmp_imm:
	pc += 0x1, opcode= 0x03
0x323a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x323d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3246: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x324c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3258: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x325b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x325e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3261: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3264: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3267: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x326a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x326d: mov_imm:
	regs[5] = 0xd5074e4b, opcode= 0x00
0x3273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3276: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3279: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3282: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x328b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3294: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3297: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32a0: mov_imm:
	regs[5] = 0x4ff42e29, opcode= 0x00
0x32a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32a9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x32ac: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x32b2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x32b8: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x32bb: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x32be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32c4: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x32ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x32cd: mov_imm:
	regs[5] = 0xcced1013, opcode= 0x00
0x32d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32dc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x32df: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x32e2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x32e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32f1: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x32f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x32f7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x32fa: mov_imm:
	regs[5] = 0x1672abb6, opcode= 0x00
0x3300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3309: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x330c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3312: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3318: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x331b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x331e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3324: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x332a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3333: mov_imm:
	regs[5] = 0x1f664714, opcode= 0x00
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x333f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3342: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3345: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3348: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x334b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x334e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3351: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3357: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x335a: mov_imm:
	regs[5] = 0xcac70b57, opcode= 0x00
0x3360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3363: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3366: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x336c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3372: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x03
0x337b: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x337e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3390: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x339c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33a5: mov_imm:
	regs[5] = 0x2042b690, opcode= 0x00
0x33ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x33ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33b7: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33c0: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x33c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x33c9: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x33cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33d5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x33d8: mov_imm:
	regs[5] = 0xe604fd66, opcode= 0x00
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x33e7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33f0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33fc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3408: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3411: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3414: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3417: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x341a: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x341d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3426: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3429: mov_imm:
	regs[5] = 0x681ff960, opcode= 0x00
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3435: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3438: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x343b: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x343e: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3441: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3444: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3447: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3450: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3453: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3456: mov_imm:
	regs[5] = 0x80367463, opcode= 0x00
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3462: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3465: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3468: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x346e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3474: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3477: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3480: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3483: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3486: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3489: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x348c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x348f: mov_imm:
	regs[5] = 0x7b91980f, opcode= 0x00
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x03
0x349b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x349e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x34a1: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x34a4: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x34a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34ad: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34b9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x34bc: mov_imm:
	regs[5] = 0x813be2a7, opcode= 0x00
0x34c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x34c5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x34c8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34d4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x34da: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x34dd: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34f2: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x34f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34f8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x34fb: mov_imm:
	regs[5] = 0x66e03e6d, opcode= 0x00
0x3501: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3504: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3508: jmp_imm:
	pc += 0x1, opcode= 0x03
0x350d: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3510: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3519: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3520: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3525: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3528: mov_imm:
	regs[5] = 0x22b05615, opcode= 0x00
0x352e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3537: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x353a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3540: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3546: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3549: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x354c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x354f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3552: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x03
0x355b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3567: mov_imm:
	regs[5] = 0x390b603c, opcode= 0x00
0x356d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3570: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3573: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3576: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3579: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x03
0x358b: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x358e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3592: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3597: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35a0: mov_imm:
	regs[5] = 0x10678b57, opcode= 0x00
0x35a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35a9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x35ac: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x35b2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35be: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x35c1: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x35c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35ca: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x35cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35d6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x35d9: mov_imm:
	regs[5] = 0xa20b92ba, opcode= 0x00
0x35df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35e8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x35eb: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x35ee: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3600: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3603: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x03
0x360c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x360f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3612: mov_imm:
	regs[5] = 0x646a1f6f, opcode= 0x00
0x3618: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3621: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3624: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x362a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3636: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3639: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x363c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x363f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3642: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x03
0x364b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x364e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3657: mov_imm:
	regs[5] = 0x2b7c7569, opcode= 0x00
0x365d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3660: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3663: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x3666: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x366c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3675: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3681: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x03
0x368a: mov_imm:
	regs[5] = 0x8c8a8be5, opcode= 0x00
0x3690: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3693: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3696: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x369c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x36a2: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x36a5: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x36a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x36ae: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x36b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36b4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x36b7: mov_imm:
	regs[5] = 0x65c9cb9d, opcode= 0x00
0x36be: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x36c6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x36c9: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36d2: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x36d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x36db: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x36de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x36e4: mov_imm:
	regs[5] = 0x369cc876, opcode= 0x00
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x36f3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x36f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36fc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3708: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x370e: mov_regs:
	regs[2] = regs[1], opcode= 0x02
0x3711: mov_regs:
	regs[3] = regs[1], opcode= 0x02
0x3714: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3717: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3720: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x3723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3726: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x372a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x372f: mov_imm:
	regs[5] = 0xcef4b7d7, opcode= 0x00
0x3735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x03
0x373e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3742: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3747: mov_regs:
	regs[2] = regs[0], opcode= 0x02
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3750: mov_regs:
	regs[3] = regs[0], opcode= 0x02
0x3753: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3756: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3759: mov_regs:
	regs[4] = regs[2], opcode= 0x02
0x375c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x375f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3768: mov_imm:
	regs[5] = 0xefdd44d9, opcode= 0x00
0x376f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3774: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3777: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x377a: mov_imm:
	regs[30] = 0xf272f19d, opcode= 0x00
0x3780: mov_imm:
	regs[31] = 0x48ba572b, opcode= 0x00
0x3786: xor_regs:
	regs[0] ^= regs[30], opcode= 0x01
0x3789: xor_regs:
	regs[1] ^= regs[31], opcode= 0x01
max register index:31
