// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/28/2025 14:01:29"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	MAX10_CLK1_50,
	KEY,
	SW,
	GPIO,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX4,
	HEX5);
input 	MAX10_CLK1_50;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[35:0] GPIO;
output 	[9:0] LEDR;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX4;
output 	[7:0] HEX5;

// Design Ports Information
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MAX10_CLK1_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \SW[0]~input_o ;
wire \Controller|state.IDLE~0_combout ;
wire \Controller|state.IDLE~q ;
wire \Controller|next_state~2_combout ;
wire \Controller|state.PHASE_1~q ;
wire \InstrReg|w_Data[0]~0_combout ;
wire \Controller|state.PHASE_2~feeder_combout ;
wire \Controller|state.PHASE_2~q ;
wire \Controller|state~10_combout ;
wire \Controller|state.PHASE_3~q ;
wire \Controller|state~9_combout ;
wire \Controller|state.PHASE_4~q ;
wire \ProgCounter|Counter~2_combout ;
wire \ProgCounter|Counter[1]~1_combout ;
wire \ProgCounter|Counter~0_combout ;
wire \ProgCounter|Add0~0_combout ;
wire \InstrReg|ToInstr~0_combout ;
wire \InstrReg|ToInstr[2]~1_combout ;
wire \InstrReg|ToInstr~3_combout ;
wire \InstrReg|ToInstr~2_combout ;
wire \Controller|EnableA~0_combout ;
wire \Controller|EnableALU~0_combout ;
wire \w_IB_BUS[3]~0_combout ;
wire \ROM|rom~0_combout ;
wire \AccA|AluA[2]~0_combout ;
wire \AccA|AluA[2]~1_combout ;
wire \w_IB_BUS[3]~1_combout ;
wire \AccB|AluB[1]~0_combout ;
wire \Controller|Decoder0~0_combout ;
wire \ALU|Add0~3_combout ;
wire \ALU|Add0~5_cout ;
wire \ALU|Add0~6_combout ;
wire \w_IB_BUS[0]~2_combout ;
wire \w_IB_BUS[0]~3_combout ;
wire \OutReg|rOut~0_combout ;
wire \OutReg|rOut[0]~1_combout ;
wire \SW[1]~input_o ;
wire \ROM|rom~1_combout ;
wire \ALU|Add0~2_combout ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~8_combout ;
wire \w_IB_BUS[1]~4_combout ;
wire \w_IB_BUS[1]~5_combout ;
wire \OutReg|rOut~2_combout ;
wire \ROM|rom~2_combout ;
wire \SW[2]~input_o ;
wire \ALU|Add0~1_combout ;
wire \ALU|Add0~9 ;
wire \ALU|Add0~10_combout ;
wire \w_IB_BUS[2]~6_combout ;
wire \w_IB_BUS[2]~7_combout ;
wire \OutReg|rOut~3_combout ;
wire \SW[3]~input_o ;
wire \ROM|rom~3_combout ;
wire \ALU|Add0~0_combout ;
wire \ALU|Add0~11 ;
wire \ALU|Add0~12_combout ;
wire \w_IB_BUS[3]~8_combout ;
wire \w_IB_BUS[3]~9_combout ;
wire \OutReg|rOut~4_combout ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~14_combout ;
wire \SEG0|WideOr6~0_combout ;
wire \SEG0|WideOr5~0_combout ;
wire \SEG0|WideOr4~0_combout ;
wire \SEG0|WideOr3~0_combout ;
wire \SEG0|WideOr2~0_combout ;
wire \SEG0|WideOr1~0_combout ;
wire \SEG0|WideOr0~0_combout ;
wire \SEG1|WideOr6~0_combout ;
wire \SEG1|WideOr5~0_combout ;
wire \SEG1|WideOr4~0_combout ;
wire \SEG1|WideOr3~0_combout ;
wire \SEG1|WideOr2~0_combout ;
wire \SEG1|WideOr1~0_combout ;
wire \SEG1|WideOr0~0_combout ;
wire \SEG2|WideOr6~0_combout ;
wire \SEG2|WideOr5~0_combout ;
wire \SEG2|WideOr4~0_combout ;
wire \SEG2|WideOr3~0_combout ;
wire \SEG2|WideOr2~0_combout ;
wire \SEG2|WideOr1~0_combout ;
wire \SEG2|WideOr0~0_combout ;
wire \SEG4|WideOr6~0_combout ;
wire \SEG4|WideOr5~0_combout ;
wire \SEG4|WideOr4~0_combout ;
wire \SEG4|WideOr3~0_combout ;
wire \SEG4|WideOr2~0_combout ;
wire \SEG4|WideOr1~0_combout ;
wire \SEG4|WideOr0~0_combout ;
wire \SEG5|WideOr6~0_combout ;
wire \SEG5|WideOr5~0_combout ;
wire \SEG5|WideOr4~0_combout ;
wire \SEG5|WideOr3~0_combout ;
wire \SEG5|WideOr2~0_combout ;
wire \SEG5|WideOr1~0_combout ;
wire \SEG5|WideOr0~0_combout ;
wire [3:0] \InstrReg|ToInstr ;
wire [3:0] \AccA|AluA ;
wire [3:0] \ProgCounter|Counter ;
wire [3:0] \InstrReg|w_Data ;
wire [3:0] \OutReg|rOut ;
wire [3:0] \AccB|AluB ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\OutReg|rOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\OutReg|rOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\OutReg|rOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\OutReg|rOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\ALU|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\SEG0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\SEG0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\SEG0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\SEG0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\SEG0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\SEG0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\SEG0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\SEG1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\SEG1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\SEG1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\SEG1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\SEG1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\SEG1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\SEG1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\SEG2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\SEG2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\SEG2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\SEG2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\SEG2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\SEG2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\SEG2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\SEG4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\SEG4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\SEG4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\SEG4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\SEG4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\SEG4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\SEG4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\SEG5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\SEG5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\SEG5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\SEG5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\SEG5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\SEG5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\SEG5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N2
fiftyfivenm_lcell_comb \Controller|state.IDLE~0 (
// Equation(s):
// \Controller|state.IDLE~0_combout  = !\SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|state.IDLE~0 .lut_mask = 16'h0F0F;
defparam \Controller|state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N3
dffeas \Controller|state.IDLE (
	.clk(\SW[9]~input_o ),
	.d(\Controller|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.IDLE .is_wysiwyg = "true";
defparam \Controller|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N10
fiftyfivenm_lcell_comb \Controller|next_state~2 (
// Equation(s):
// \Controller|next_state~2_combout  = (\Controller|state.PHASE_4~q ) # (!\Controller|state.IDLE~q )

	.dataa(gnd),
	.datab(\Controller|state.IDLE~q ),
	.datac(gnd),
	.datad(\Controller|state.PHASE_4~q ),
	.cin(gnd),
	.combout(\Controller|next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|next_state~2 .lut_mask = 16'hFF33;
defparam \Controller|next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N11
dffeas \Controller|state.PHASE_1 (
	.clk(\SW[9]~input_o ),
	.d(\Controller|next_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[8]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_1 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N6
fiftyfivenm_lcell_comb \InstrReg|w_Data[0]~0 (
// Equation(s):
// \InstrReg|w_Data[0]~0_combout  = (!\SW[8]~input_o  & \Controller|state.PHASE_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[8]~input_o ),
	.datad(\Controller|state.PHASE_1~q ),
	.cin(gnd),
	.combout(\InstrReg|w_Data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|w_Data[0]~0 .lut_mask = 16'h0F00;
defparam \InstrReg|w_Data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N4
fiftyfivenm_lcell_comb \Controller|state.PHASE_2~feeder (
// Equation(s):
// \Controller|state.PHASE_2~feeder_combout  = \InstrReg|w_Data[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstrReg|w_Data[0]~0_combout ),
	.cin(gnd),
	.combout(\Controller|state.PHASE_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|state.PHASE_2~feeder .lut_mask = 16'hFF00;
defparam \Controller|state.PHASE_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N5
dffeas \Controller|state.PHASE_2 (
	.clk(\SW[9]~input_o ),
	.d(\Controller|state.PHASE_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_2 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N16
fiftyfivenm_lcell_comb \Controller|state~10 (
// Equation(s):
// \Controller|state~10_combout  = (\Controller|state.PHASE_2~q  & !\SW[8]~input_o )

	.dataa(gnd),
	.datab(\Controller|state.PHASE_2~q ),
	.datac(\SW[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|state~10 .lut_mask = 16'h0C0C;
defparam \Controller|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N17
dffeas \Controller|state.PHASE_3 (
	.clk(\SW[9]~input_o ),
	.d(\Controller|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_3 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N12
fiftyfivenm_lcell_comb \Controller|state~9 (
// Equation(s):
// \Controller|state~9_combout  = (!\SW[8]~input_o  & \Controller|state.PHASE_3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[8]~input_o ),
	.datad(\Controller|state.PHASE_3~q ),
	.cin(gnd),
	.combout(\Controller|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|state~9 .lut_mask = 16'h0F00;
defparam \Controller|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N13
dffeas \Controller|state.PHASE_4 (
	.clk(\SW[9]~input_o ),
	.d(\Controller|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_4 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N8
fiftyfivenm_lcell_comb \ProgCounter|Counter~2 (
// Equation(s):
// \ProgCounter|Counter~2_combout  = (!\ProgCounter|Counter [0] & !\SW[8]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgCounter|Counter [0]),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\ProgCounter|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgCounter|Counter~2 .lut_mask = 16'h000F;
defparam \ProgCounter|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N22
fiftyfivenm_lcell_comb \ProgCounter|Counter[1]~1 (
// Equation(s):
// \ProgCounter|Counter[1]~1_combout  = (\SW[8]~input_o ) # (\Controller|state.PHASE_2~q )

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|state.PHASE_2~q ),
	.cin(gnd),
	.combout(\ProgCounter|Counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgCounter|Counter[1]~1 .lut_mask = 16'hFFAA;
defparam \ProgCounter|Counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y52_N9
dffeas \ProgCounter|Counter[0] (
	.clk(\SW[9]~input_o ),
	.d(\ProgCounter|Counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgCounter|Counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgCounter|Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgCounter|Counter[0] .is_wysiwyg = "true";
defparam \ProgCounter|Counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N30
fiftyfivenm_lcell_comb \ProgCounter|Counter~0 (
// Equation(s):
// \ProgCounter|Counter~0_combout  = (!\SW[8]~input_o  & (\ProgCounter|Counter [0] $ (\ProgCounter|Counter [1])))

	.dataa(\SW[8]~input_o ),
	.datab(\ProgCounter|Counter [0]),
	.datac(\ProgCounter|Counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ProgCounter|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgCounter|Counter~0 .lut_mask = 16'h1414;
defparam \ProgCounter|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y52_N31
dffeas \ProgCounter|Counter[1] (
	.clk(\SW[9]~input_o ),
	.d(\ProgCounter|Counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgCounter|Counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgCounter|Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgCounter|Counter[1] .is_wysiwyg = "true";
defparam \ProgCounter|Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N24
fiftyfivenm_lcell_comb \ProgCounter|Add0~0 (
// Equation(s):
// \ProgCounter|Add0~0_combout  = \ProgCounter|Counter [2] $ (((\ProgCounter|Counter [1] & \ProgCounter|Counter [0])))

	.dataa(\ProgCounter|Counter [1]),
	.datab(\ProgCounter|Counter [0]),
	.datac(\ProgCounter|Counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ProgCounter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgCounter|Add0~0 .lut_mask = 16'h7878;
defparam \ProgCounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y52_N25
dffeas \ProgCounter|Counter[2] (
	.clk(\SW[9]~input_o ),
	.d(\ProgCounter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[8]~input_o ),
	.sload(gnd),
	.ena(\ProgCounter|Counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgCounter|Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgCounter|Counter[2] .is_wysiwyg = "true";
defparam \ProgCounter|Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N8
fiftyfivenm_lcell_comb \InstrReg|ToInstr~0 (
// Equation(s):
// \InstrReg|ToInstr~0_combout  = \ProgCounter|Counter [1] $ (((\ProgCounter|Counter [2] & !\ProgCounter|Counter [0])))

	.dataa(\ProgCounter|Counter [2]),
	.datab(gnd),
	.datac(\ProgCounter|Counter [1]),
	.datad(\ProgCounter|Counter [0]),
	.cin(gnd),
	.combout(\InstrReg|ToInstr~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|ToInstr~0 .lut_mask = 16'hF05A;
defparam \InstrReg|ToInstr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N28
fiftyfivenm_lcell_comb \InstrReg|ToInstr[2]~1 (
// Equation(s):
// \InstrReg|ToInstr[2]~1_combout  = (\SW[8]~input_o ) # (\Controller|state.PHASE_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[8]~input_o ),
	.datad(\Controller|state.PHASE_1~q ),
	.cin(gnd),
	.combout(\InstrReg|ToInstr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|ToInstr[2]~1 .lut_mask = 16'hFFF0;
defparam \InstrReg|ToInstr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N9
dffeas \InstrReg|ToInstr[1] (
	.clk(\SW[9]~input_o ),
	.d(\InstrReg|ToInstr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[8]~input_o ),
	.sload(gnd),
	.ena(\InstrReg|ToInstr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|ToInstr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|ToInstr[1] .is_wysiwyg = "true";
defparam \InstrReg|ToInstr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N24
fiftyfivenm_lcell_comb \InstrReg|ToInstr~3 (
// Equation(s):
// \InstrReg|ToInstr~3_combout  = (!\ProgCounter|Counter [1] & (\ProgCounter|Counter [2] $ (!\ProgCounter|Counter [0])))

	.dataa(\ProgCounter|Counter [2]),
	.datab(gnd),
	.datac(\ProgCounter|Counter [1]),
	.datad(\ProgCounter|Counter [0]),
	.cin(gnd),
	.combout(\InstrReg|ToInstr~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|ToInstr~3 .lut_mask = 16'h0A05;
defparam \InstrReg|ToInstr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N25
dffeas \InstrReg|ToInstr[2] (
	.clk(\SW[9]~input_o ),
	.d(\InstrReg|ToInstr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[8]~input_o ),
	.sload(gnd),
	.ena(\InstrReg|ToInstr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|ToInstr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|ToInstr[2] .is_wysiwyg = "true";
defparam \InstrReg|ToInstr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N22
fiftyfivenm_lcell_comb \InstrReg|ToInstr~2 (
// Equation(s):
// \InstrReg|ToInstr~2_combout  = (\ProgCounter|Counter [2] $ (!\ProgCounter|Counter [1])) # (!\ProgCounter|Counter [0])

	.dataa(\ProgCounter|Counter [2]),
	.datab(gnd),
	.datac(\ProgCounter|Counter [1]),
	.datad(\ProgCounter|Counter [0]),
	.cin(gnd),
	.combout(\InstrReg|ToInstr~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|ToInstr~2 .lut_mask = 16'hA5FF;
defparam \InstrReg|ToInstr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N23
dffeas \InstrReg|ToInstr[0] (
	.clk(\SW[9]~input_o ),
	.d(\InstrReg|ToInstr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[8]~input_o ),
	.sload(gnd),
	.ena(\InstrReg|ToInstr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|ToInstr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|ToInstr[0] .is_wysiwyg = "true";
defparam \InstrReg|ToInstr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N18
fiftyfivenm_lcell_comb \Controller|EnableA~0 (
// Equation(s):
// \Controller|EnableA~0_combout  = ((\InstrReg|ToInstr [2]) # ((!\InstrReg|ToInstr [0]) # (!\Controller|state.PHASE_3~q ))) # (!\InstrReg|ToInstr [1])

	.dataa(\InstrReg|ToInstr [1]),
	.datab(\InstrReg|ToInstr [2]),
	.datac(\Controller|state.PHASE_3~q ),
	.datad(\InstrReg|ToInstr [0]),
	.cin(gnd),
	.combout(\Controller|EnableA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|EnableA~0 .lut_mask = 16'hDFFF;
defparam \Controller|EnableA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N0
fiftyfivenm_lcell_comb \Controller|EnableALU~0 (
// Equation(s):
// \Controller|EnableALU~0_combout  = (!\InstrReg|ToInstr [2] & (\InstrReg|ToInstr [1] $ (\InstrReg|ToInstr [0])))

	.dataa(gnd),
	.datab(\InstrReg|ToInstr [2]),
	.datac(\InstrReg|ToInstr [1]),
	.datad(\InstrReg|ToInstr [0]),
	.cin(gnd),
	.combout(\Controller|EnableALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|EnableALU~0 .lut_mask = 16'h0330;
defparam \Controller|EnableALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N24
fiftyfivenm_lcell_comb \w_IB_BUS[3]~0 (
// Equation(s):
// \w_IB_BUS[3]~0_combout  = \Controller|EnableA~0_combout  $ (((\Controller|state.PHASE_4~q  & \Controller|EnableALU~0_combout )))

	.dataa(gnd),
	.datab(\Controller|state.PHASE_4~q ),
	.datac(\Controller|EnableA~0_combout ),
	.datad(\Controller|EnableALU~0_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[3]~0 .lut_mask = 16'h3CF0;
defparam \w_IB_BUS[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y52_N24
fiftyfivenm_lcell_comb \ROM|rom~0 (
// Equation(s):
// \ROM|rom~0_combout  = (!\ProgCounter|Counter [0] & (\ProgCounter|Counter [2] $ (!\ProgCounter|Counter [1])))

	.dataa(\ProgCounter|Counter [0]),
	.datab(\ProgCounter|Counter [2]),
	.datac(gnd),
	.datad(\ProgCounter|Counter [1]),
	.cin(gnd),
	.combout(\ROM|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|rom~0 .lut_mask = 16'h4411;
defparam \ROM|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y52_N25
dffeas \InstrReg|w_Data[0] (
	.clk(\SW[9]~input_o ),
	.d(\ROM|rom~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\InstrReg|w_Data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|w_Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|w_Data[0] .is_wysiwyg = "true";
defparam \InstrReg|w_Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N26
fiftyfivenm_lcell_comb \AccA|AluA[2]~0 (
// Equation(s):
// \AccA|AluA[2]~0_combout  = (\SW[8]~input_o ) # ((\InstrReg|ToInstr [2] & (!\InstrReg|ToInstr [1] & \Controller|state.PHASE_3~q )))

	.dataa(\InstrReg|ToInstr [2]),
	.datab(\SW[8]~input_o ),
	.datac(\InstrReg|ToInstr [1]),
	.datad(\Controller|state.PHASE_3~q ),
	.cin(gnd),
	.combout(\AccA|AluA[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|AluA[2]~0 .lut_mask = 16'hCECC;
defparam \AccA|AluA[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N20
fiftyfivenm_lcell_comb \AccA|AluA[2]~1 (
// Equation(s):
// \AccA|AluA[2]~1_combout  = (\AccA|AluA[2]~0_combout ) # ((\Controller|state.PHASE_4~q  & \Controller|EnableALU~0_combout ))

	.dataa(\Controller|state.PHASE_4~q ),
	.datab(gnd),
	.datac(\AccA|AluA[2]~0_combout ),
	.datad(\Controller|EnableALU~0_combout ),
	.cin(gnd),
	.combout(\AccA|AluA[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|AluA[2]~1 .lut_mask = 16'hFAF0;
defparam \AccA|AluA[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y51_N3
dffeas \AccA|AluA[0] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AccA|AluA[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|AluA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|AluA[0] .is_wysiwyg = "true";
defparam \AccA|AluA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N30
fiftyfivenm_lcell_comb \w_IB_BUS[3]~1 (
// Equation(s):
// \w_IB_BUS[3]~1_combout  = (\Controller|state.PHASE_3~q  & ((\InstrReg|ToInstr [1] & (!\InstrReg|ToInstr [2] & \InstrReg|ToInstr [0])) # (!\InstrReg|ToInstr [1] & (\InstrReg|ToInstr [2] & !\InstrReg|ToInstr [0]))))

	.dataa(\InstrReg|ToInstr [1]),
	.datab(\InstrReg|ToInstr [2]),
	.datac(\Controller|state.PHASE_3~q ),
	.datad(\InstrReg|ToInstr [0]),
	.cin(gnd),
	.combout(\w_IB_BUS[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[3]~1 .lut_mask = 16'h2040;
defparam \w_IB_BUS[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N14
fiftyfivenm_lcell_comb \AccB|AluB[1]~0 (
// Equation(s):
// \AccB|AluB[1]~0_combout  = (\SW[8]~input_o ) # ((\Controller|state.PHASE_3~q  & \Controller|EnableALU~0_combout ))

	.dataa(\Controller|state.PHASE_3~q ),
	.datab(\SW[8]~input_o ),
	.datac(gnd),
	.datad(\Controller|EnableALU~0_combout ),
	.cin(gnd),
	.combout(\AccB|AluB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AccB|AluB[1]~0 .lut_mask = 16'hEECC;
defparam \AccB|AluB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y51_N15
dffeas \AccB|AluB[0] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AccB|AluB[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|AluB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|AluB[0] .is_wysiwyg = "true";
defparam \AccB|AluB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y51_N14
fiftyfivenm_lcell_comb \Controller|Decoder0~0 (
// Equation(s):
// \Controller|Decoder0~0_combout  = (!\InstrReg|ToInstr [0] & (\InstrReg|ToInstr [1] & !\InstrReg|ToInstr [2]))

	.dataa(\InstrReg|ToInstr [0]),
	.datab(gnd),
	.datac(\InstrReg|ToInstr [1]),
	.datad(\InstrReg|ToInstr [2]),
	.cin(gnd),
	.combout(\Controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Decoder0~0 .lut_mask = 16'h0050;
defparam \Controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N8
fiftyfivenm_lcell_comb \ALU|Add0~3 (
// Equation(s):
// \ALU|Add0~3_combout  = \AccA|AluA [0] $ (((\Controller|state.PHASE_4~q  & \Controller|Decoder0~0_combout )))

	.dataa(\Controller|state.PHASE_4~q ),
	.datab(\AccA|AluA [0]),
	.datac(gnd),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~3 .lut_mask = 16'h66CC;
defparam \ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N18
fiftyfivenm_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_cout  = CARRY((\Controller|Decoder0~0_combout  & \Controller|state.PHASE_4~q ))

	.dataa(\Controller|Decoder0~0_combout ),
	.datab(\Controller|state.PHASE_4~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|Add0~5_cout ));
// synopsys translate_off
defparam \ALU|Add0~5 .lut_mask = 16'h0088;
defparam \ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N20
fiftyfivenm_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\AccB|AluB [0] & ((\ALU|Add0~3_combout  & (\ALU|Add0~5_cout  & VCC)) # (!\ALU|Add0~3_combout  & (!\ALU|Add0~5_cout )))) # (!\AccB|AluB [0] & ((\ALU|Add0~3_combout  & (!\ALU|Add0~5_cout )) # (!\ALU|Add0~3_combout  & 
// ((\ALU|Add0~5_cout ) # (GND)))))
// \ALU|Add0~7  = CARRY((\AccB|AluB [0] & (!\ALU|Add0~3_combout  & !\ALU|Add0~5_cout )) # (!\AccB|AluB [0] & ((!\ALU|Add0~5_cout ) # (!\ALU|Add0~3_combout ))))

	.dataa(\AccB|AluB [0]),
	.datab(\ALU|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5_cout ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N6
fiftyfivenm_lcell_comb \w_IB_BUS[0]~2 (
// Equation(s):
// \w_IB_BUS[0]~2_combout  = (\w_IB_BUS[3]~0_combout  & (((\w_IB_BUS[3]~1_combout )))) # (!\w_IB_BUS[3]~0_combout  & ((\w_IB_BUS[3]~1_combout  & (\AccA|AluA [0])) # (!\w_IB_BUS[3]~1_combout  & ((\ALU|Add0~6_combout )))))

	.dataa(\AccA|AluA [0]),
	.datab(\w_IB_BUS[3]~0_combout ),
	.datac(\w_IB_BUS[3]~1_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[0]~2 .lut_mask = 16'hE3E0;
defparam \w_IB_BUS[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N16
fiftyfivenm_lcell_comb \w_IB_BUS[0]~3 (
// Equation(s):
// \w_IB_BUS[0]~3_combout  = (\w_IB_BUS[3]~0_combout  & ((\w_IB_BUS[0]~2_combout  & (\SW[0]~input_o )) # (!\w_IB_BUS[0]~2_combout  & ((\InstrReg|w_Data [0]))))) # (!\w_IB_BUS[3]~0_combout  & (((\w_IB_BUS[0]~2_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\w_IB_BUS[3]~0_combout ),
	.datac(\InstrReg|w_Data [0]),
	.datad(\w_IB_BUS[0]~2_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[0]~3 .lut_mask = 16'hBBC0;
defparam \w_IB_BUS[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N8
fiftyfivenm_lcell_comb \OutReg|rOut~0 (
// Equation(s):
// \OutReg|rOut~0_combout  = (!\SW[8]~input_o  & \w_IB_BUS[0]~3_combout )

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\OutReg|rOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutReg|rOut~0 .lut_mask = 16'h5500;
defparam \OutReg|rOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N28
fiftyfivenm_lcell_comb \OutReg|rOut[0]~1 (
// Equation(s):
// \OutReg|rOut[0]~1_combout  = (\SW[8]~input_o ) # (!\Controller|EnableA~0_combout )

	.dataa(\Controller|EnableA~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\OutReg|rOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutReg|rOut[0]~1 .lut_mask = 16'hFF55;
defparam \OutReg|rOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y51_N9
dffeas \OutReg|rOut[0] (
	.clk(\SW[9]~input_o ),
	.d(\OutReg|rOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OutReg|rOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[0] .is_wysiwyg = "true";
defparam \OutReg|rOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y51_N15
dffeas \AccA|AluA[1] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AccA|AluA[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|AluA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|AluA[1] .is_wysiwyg = "true";
defparam \AccA|AluA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y52_N2
fiftyfivenm_lcell_comb \ROM|rom~1 (
// Equation(s):
// \ROM|rom~1_combout  = (\ProgCounter|Counter [0] & (!\ProgCounter|Counter [2] & !\ProgCounter|Counter [1])) # (!\ProgCounter|Counter [0] & (\ProgCounter|Counter [2] & \ProgCounter|Counter [1]))

	.dataa(\ProgCounter|Counter [0]),
	.datab(\ProgCounter|Counter [2]),
	.datac(gnd),
	.datad(\ProgCounter|Counter [1]),
	.cin(gnd),
	.combout(\ROM|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|rom~1 .lut_mask = 16'h4422;
defparam \ROM|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y52_N3
dffeas \InstrReg|w_Data[1] (
	.clk(\SW[9]~input_o ),
	.d(\ROM|rom~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\InstrReg|w_Data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|w_Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|w_Data[1] .is_wysiwyg = "true";
defparam \InstrReg|w_Data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y51_N29
dffeas \AccB|AluB[1] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AccB|AluB[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|AluB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|AluB[1] .is_wysiwyg = "true";
defparam \AccB|AluB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N14
fiftyfivenm_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = \AccA|AluA [1] $ (((\Controller|state.PHASE_4~q  & \Controller|Decoder0~0_combout )))

	.dataa(\Controller|state.PHASE_4~q ),
	.datab(gnd),
	.datac(\AccA|AluA [1]),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h5AF0;
defparam \ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N22
fiftyfivenm_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ((\AccB|AluB [1] $ (\ALU|Add0~2_combout  $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~9  = CARRY((\AccB|AluB [1] & ((\ALU|Add0~2_combout ) # (!\ALU|Add0~7 ))) # (!\AccB|AluB [1] & (\ALU|Add0~2_combout  & !\ALU|Add0~7 )))

	.dataa(\AccB|AluB [1]),
	.datab(\ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~8_combout ),
	.cout(\ALU|Add0~9 ));
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N2
fiftyfivenm_lcell_comb \w_IB_BUS[1]~4 (
// Equation(s):
// \w_IB_BUS[1]~4_combout  = (\w_IB_BUS[3]~1_combout  & (\w_IB_BUS[3]~0_combout )) # (!\w_IB_BUS[3]~1_combout  & ((\w_IB_BUS[3]~0_combout  & (\InstrReg|w_Data [1])) # (!\w_IB_BUS[3]~0_combout  & ((\ALU|Add0~8_combout )))))

	.dataa(\w_IB_BUS[3]~1_combout ),
	.datab(\w_IB_BUS[3]~0_combout ),
	.datac(\InstrReg|w_Data [1]),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[1]~4 .lut_mask = 16'hD9C8;
defparam \w_IB_BUS[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N0
fiftyfivenm_lcell_comb \w_IB_BUS[1]~5 (
// Equation(s):
// \w_IB_BUS[1]~5_combout  = (\w_IB_BUS[3]~1_combout  & ((\w_IB_BUS[1]~4_combout  & (\SW[1]~input_o )) # (!\w_IB_BUS[1]~4_combout  & ((\AccA|AluA [1]))))) # (!\w_IB_BUS[3]~1_combout  & (((\w_IB_BUS[1]~4_combout ))))

	.dataa(\w_IB_BUS[3]~1_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\AccA|AluA [1]),
	.datad(\w_IB_BUS[1]~4_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[1]~5 .lut_mask = 16'hDDA0;
defparam \w_IB_BUS[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N30
fiftyfivenm_lcell_comb \OutReg|rOut~2 (
// Equation(s):
// \OutReg|rOut~2_combout  = (!\SW[8]~input_o  & \w_IB_BUS[1]~5_combout )

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\w_IB_BUS[1]~5_combout ),
	.cin(gnd),
	.combout(\OutReg|rOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutReg|rOut~2 .lut_mask = 16'h5500;
defparam \OutReg|rOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y51_N11
dffeas \OutReg|rOut[1] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OutReg|rOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[1] .is_wysiwyg = "true";
defparam \OutReg|rOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y52_N12
fiftyfivenm_lcell_comb \ROM|rom~2 (
// Equation(s):
// \ROM|rom~2_combout  = (!\ProgCounter|Counter [0] & (!\ProgCounter|Counter [2] & !\ProgCounter|Counter [1]))

	.dataa(\ProgCounter|Counter [0]),
	.datab(\ProgCounter|Counter [2]),
	.datac(gnd),
	.datad(\ProgCounter|Counter [1]),
	.cin(gnd),
	.combout(\ROM|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|rom~2 .lut_mask = 16'h0011;
defparam \ROM|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y52_N13
dffeas \InstrReg|w_Data[2] (
	.clk(\SW[9]~input_o ),
	.d(\ROM|rom~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\InstrReg|w_Data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|w_Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|w_Data[2] .is_wysiwyg = "true";
defparam \InstrReg|w_Data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y51_N31
dffeas \AccA|AluA[2] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AccA|AluA[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|AluA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|AluA[2] .is_wysiwyg = "true";
defparam \AccA|AluA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N30
fiftyfivenm_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_combout  = \AccA|AluA [2] $ (((\Controller|state.PHASE_4~q  & \Controller|Decoder0~0_combout )))

	.dataa(\Controller|state.PHASE_4~q ),
	.datab(gnd),
	.datac(\AccA|AluA [2]),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~1 .lut_mask = 16'h5AF0;
defparam \ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y51_N17
dffeas \AccB|AluB[2] (
	.clk(\SW[9]~input_o ),
	.d(\OutReg|rOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AccB|AluB[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|AluB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|AluB[2] .is_wysiwyg = "true";
defparam \AccB|AluB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N24
fiftyfivenm_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\ALU|Add0~1_combout  & ((\AccB|AluB [2] & (\ALU|Add0~9  & VCC)) # (!\AccB|AluB [2] & (!\ALU|Add0~9 )))) # (!\ALU|Add0~1_combout  & ((\AccB|AluB [2] & (!\ALU|Add0~9 )) # (!\AccB|AluB [2] & ((\ALU|Add0~9 ) # (GND)))))
// \ALU|Add0~11  = CARRY((\ALU|Add0~1_combout  & (!\AccB|AluB [2] & !\ALU|Add0~9 )) # (!\ALU|Add0~1_combout  & ((!\ALU|Add0~9 ) # (!\AccB|AluB [2]))))

	.dataa(\ALU|Add0~1_combout ),
	.datab(\AccB|AluB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~9 ),
	.combout(\ALU|Add0~10_combout ),
	.cout(\ALU|Add0~11 ));
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N12
fiftyfivenm_lcell_comb \w_IB_BUS[2]~6 (
// Equation(s):
// \w_IB_BUS[2]~6_combout  = (\w_IB_BUS[3]~1_combout  & ((\w_IB_BUS[3]~0_combout ) # ((\AccA|AluA [2])))) # (!\w_IB_BUS[3]~1_combout  & (!\w_IB_BUS[3]~0_combout  & ((\ALU|Add0~10_combout ))))

	.dataa(\w_IB_BUS[3]~1_combout ),
	.datab(\w_IB_BUS[3]~0_combout ),
	.datac(\AccA|AluA [2]),
	.datad(\ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[2]~6 .lut_mask = 16'hB9A8;
defparam \w_IB_BUS[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N10
fiftyfivenm_lcell_comb \w_IB_BUS[2]~7 (
// Equation(s):
// \w_IB_BUS[2]~7_combout  = (\w_IB_BUS[3]~0_combout  & ((\w_IB_BUS[2]~6_combout  & ((\SW[2]~input_o ))) # (!\w_IB_BUS[2]~6_combout  & (\InstrReg|w_Data [2])))) # (!\w_IB_BUS[3]~0_combout  & (((\w_IB_BUS[2]~6_combout ))))

	.dataa(\InstrReg|w_Data [2]),
	.datab(\w_IB_BUS[3]~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\w_IB_BUS[2]~6_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[2]~7 .lut_mask = 16'hF388;
defparam \w_IB_BUS[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N16
fiftyfivenm_lcell_comb \OutReg|rOut~3 (
// Equation(s):
// \OutReg|rOut~3_combout  = (!\SW[8]~input_o  & \w_IB_BUS[2]~7_combout )

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\w_IB_BUS[2]~7_combout ),
	.cin(gnd),
	.combout(\OutReg|rOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutReg|rOut~3 .lut_mask = 16'h5500;
defparam \OutReg|rOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y51_N13
dffeas \OutReg|rOut[2] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OutReg|rOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[2] .is_wysiwyg = "true";
defparam \OutReg|rOut[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y51_N9
dffeas \AccA|AluA[3] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AccA|AluA[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|AluA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|AluA[3] .is_wysiwyg = "true";
defparam \AccA|AluA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y52_N30
fiftyfivenm_lcell_comb \ROM|rom~3 (
// Equation(s):
// \ROM|rom~3_combout  = (\ProgCounter|Counter [0] & (!\ProgCounter|Counter [2] & \ProgCounter|Counter [1]))

	.dataa(\ProgCounter|Counter [0]),
	.datab(\ProgCounter|Counter [2]),
	.datac(gnd),
	.datad(\ProgCounter|Counter [1]),
	.cin(gnd),
	.combout(\ROM|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|rom~3 .lut_mask = 16'h2200;
defparam \ROM|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y52_N31
dffeas \InstrReg|w_Data[3] (
	.clk(\SW[9]~input_o ),
	.d(\ROM|rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\InstrReg|w_Data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|w_Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|w_Data[3] .is_wysiwyg = "true";
defparam \InstrReg|w_Data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N2
fiftyfivenm_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = \AccA|AluA [3] $ (((\Controller|Decoder0~0_combout  & \Controller|state.PHASE_4~q )))

	.dataa(\Controller|Decoder0~0_combout ),
	.datab(\AccA|AluA [3]),
	.datac(gnd),
	.datad(\Controller|state.PHASE_4~q ),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h66CC;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y51_N5
dffeas \AccB|AluB[3] (
	.clk(\SW[9]~input_o ),
	.d(\OutReg|rOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AccB|AluB[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|AluB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|AluB[3] .is_wysiwyg = "true";
defparam \AccB|AluB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N26
fiftyfivenm_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\ALU|Add0~0_combout  $ (\AccB|AluB [3] $ (!\ALU|Add0~11 )))) # (GND)
// \ALU|Add0~13  = CARRY((\ALU|Add0~0_combout  & ((\AccB|AluB [3]) # (!\ALU|Add0~11 ))) # (!\ALU|Add0~0_combout  & (\AccB|AluB [3] & !\ALU|Add0~11 )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\AccB|AluB [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~11 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N0
fiftyfivenm_lcell_comb \w_IB_BUS[3]~8 (
// Equation(s):
// \w_IB_BUS[3]~8_combout  = (\w_IB_BUS[3]~1_combout  & (((\w_IB_BUS[3]~0_combout )))) # (!\w_IB_BUS[3]~1_combout  & ((\w_IB_BUS[3]~0_combout  & (\InstrReg|w_Data [3])) # (!\w_IB_BUS[3]~0_combout  & ((\ALU|Add0~12_combout )))))

	.dataa(\InstrReg|w_Data [3]),
	.datab(\w_IB_BUS[3]~1_combout ),
	.datac(\ALU|Add0~12_combout ),
	.datad(\w_IB_BUS[3]~0_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[3]~8 .lut_mask = 16'hEE30;
defparam \w_IB_BUS[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N6
fiftyfivenm_lcell_comb \w_IB_BUS[3]~9 (
// Equation(s):
// \w_IB_BUS[3]~9_combout  = (\w_IB_BUS[3]~1_combout  & ((\w_IB_BUS[3]~8_combout  & (\SW[3]~input_o )) # (!\w_IB_BUS[3]~8_combout  & ((\AccA|AluA [3]))))) # (!\w_IB_BUS[3]~1_combout  & (((\w_IB_BUS[3]~8_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\w_IB_BUS[3]~1_combout ),
	.datac(\AccA|AluA [3]),
	.datad(\w_IB_BUS[3]~8_combout ),
	.cin(gnd),
	.combout(\w_IB_BUS[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \w_IB_BUS[3]~9 .lut_mask = 16'hBBC0;
defparam \w_IB_BUS[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N4
fiftyfivenm_lcell_comb \OutReg|rOut~4 (
// Equation(s):
// \OutReg|rOut~4_combout  = (!\SW[8]~input_o  & \w_IB_BUS[3]~9_combout )

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\w_IB_BUS[3]~9_combout ),
	.cin(gnd),
	.combout(\OutReg|rOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutReg|rOut~4 .lut_mask = 16'h5500;
defparam \OutReg|rOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y51_N23
dffeas \OutReg|rOut[3] (
	.clk(\SW[9]~input_o ),
	.d(gnd),
	.asdata(\OutReg|rOut~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OutReg|rOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[3] .is_wysiwyg = "true";
defparam \OutReg|rOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y51_N28
fiftyfivenm_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = \ALU|Add0~13  $ (((\Controller|Decoder0~0_combout  & \Controller|state.PHASE_4~q )))

	.dataa(\Controller|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|state.PHASE_4~q ),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h5AF0;
defparam \ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N12
fiftyfivenm_lcell_comb \SEG0|WideOr6~0 (
// Equation(s):
// \SEG0|WideOr6~0_combout  = (\w_IB_BUS[2]~7_combout  & (!\w_IB_BUS[1]~5_combout  & (\w_IB_BUS[3]~9_combout  $ (!\w_IB_BUS[0]~3_combout )))) # (!\w_IB_BUS[2]~7_combout  & (\w_IB_BUS[0]~3_combout  & (\w_IB_BUS[1]~5_combout  $ (!\w_IB_BUS[3]~9_combout ))))

	.dataa(\w_IB_BUS[2]~7_combout ),
	.datab(\w_IB_BUS[1]~5_combout ),
	.datac(\w_IB_BUS[3]~9_combout ),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr6~0 .lut_mask = 16'h6102;
defparam \SEG0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N6
fiftyfivenm_lcell_comb \SEG0|WideOr5~0 (
// Equation(s):
// \SEG0|WideOr5~0_combout  = (\w_IB_BUS[1]~5_combout  & ((\w_IB_BUS[0]~3_combout  & ((\w_IB_BUS[3]~9_combout ))) # (!\w_IB_BUS[0]~3_combout  & (\w_IB_BUS[2]~7_combout )))) # (!\w_IB_BUS[1]~5_combout  & (\w_IB_BUS[2]~7_combout  & (\w_IB_BUS[3]~9_combout  $ 
// (\w_IB_BUS[0]~3_combout ))))

	.dataa(\w_IB_BUS[2]~7_combout ),
	.datab(\w_IB_BUS[1]~5_combout ),
	.datac(\w_IB_BUS[3]~9_combout ),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \SEG0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N0
fiftyfivenm_lcell_comb \SEG0|WideOr4~0 (
// Equation(s):
// \SEG0|WideOr4~0_combout  = (\w_IB_BUS[2]~7_combout  & (\w_IB_BUS[3]~9_combout  & ((\w_IB_BUS[1]~5_combout ) # (!\w_IB_BUS[0]~3_combout )))) # (!\w_IB_BUS[2]~7_combout  & (\w_IB_BUS[1]~5_combout  & (!\w_IB_BUS[3]~9_combout  & !\w_IB_BUS[0]~3_combout )))

	.dataa(\w_IB_BUS[2]~7_combout ),
	.datab(\w_IB_BUS[1]~5_combout ),
	.datac(\w_IB_BUS[3]~9_combout ),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr4~0 .lut_mask = 16'h80A4;
defparam \SEG0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N26
fiftyfivenm_lcell_comb \SEG0|WideOr3~0 (
// Equation(s):
// \SEG0|WideOr3~0_combout  = (\w_IB_BUS[0]~3_combout  & (\w_IB_BUS[2]~7_combout  $ ((!\w_IB_BUS[1]~5_combout )))) # (!\w_IB_BUS[0]~3_combout  & ((\w_IB_BUS[2]~7_combout  & (!\w_IB_BUS[1]~5_combout  & !\w_IB_BUS[3]~9_combout )) # (!\w_IB_BUS[2]~7_combout  & 
// (\w_IB_BUS[1]~5_combout  & \w_IB_BUS[3]~9_combout ))))

	.dataa(\w_IB_BUS[2]~7_combout ),
	.datab(\w_IB_BUS[1]~5_combout ),
	.datac(\w_IB_BUS[3]~9_combout ),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr3~0 .lut_mask = 16'h9942;
defparam \SEG0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N4
fiftyfivenm_lcell_comb \SEG0|WideOr2~0 (
// Equation(s):
// \SEG0|WideOr2~0_combout  = (\w_IB_BUS[1]~5_combout  & (((!\w_IB_BUS[3]~9_combout  & \w_IB_BUS[0]~3_combout )))) # (!\w_IB_BUS[1]~5_combout  & ((\w_IB_BUS[2]~7_combout  & (!\w_IB_BUS[3]~9_combout )) # (!\w_IB_BUS[2]~7_combout  & ((\w_IB_BUS[0]~3_combout 
// )))))

	.dataa(\w_IB_BUS[2]~7_combout ),
	.datab(\w_IB_BUS[1]~5_combout ),
	.datac(\w_IB_BUS[3]~9_combout ),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr2~0 .lut_mask = 16'h1F02;
defparam \SEG0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N22
fiftyfivenm_lcell_comb \SEG0|WideOr1~0 (
// Equation(s):
// \SEG0|WideOr1~0_combout  = (\w_IB_BUS[2]~7_combout  & (\w_IB_BUS[0]~3_combout  & (\w_IB_BUS[1]~5_combout  $ (\w_IB_BUS[3]~9_combout )))) # (!\w_IB_BUS[2]~7_combout  & (!\w_IB_BUS[3]~9_combout  & ((\w_IB_BUS[1]~5_combout ) # (\w_IB_BUS[0]~3_combout ))))

	.dataa(\w_IB_BUS[2]~7_combout ),
	.datab(\w_IB_BUS[1]~5_combout ),
	.datac(\w_IB_BUS[3]~9_combout ),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr1~0 .lut_mask = 16'h2D04;
defparam \SEG0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N28
fiftyfivenm_lcell_comb \SEG0|WideOr0~0 (
// Equation(s):
// \SEG0|WideOr0~0_combout  = (\w_IB_BUS[0]~3_combout  & ((\w_IB_BUS[3]~9_combout ) # (\w_IB_BUS[2]~7_combout  $ (\w_IB_BUS[1]~5_combout )))) # (!\w_IB_BUS[0]~3_combout  & ((\w_IB_BUS[1]~5_combout ) # (\w_IB_BUS[2]~7_combout  $ (\w_IB_BUS[3]~9_combout ))))

	.dataa(\w_IB_BUS[2]~7_combout ),
	.datab(\w_IB_BUS[1]~5_combout ),
	.datac(\w_IB_BUS[3]~9_combout ),
	.datad(\w_IB_BUS[0]~3_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \SEG0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N24
fiftyfivenm_lcell_comb \SEG1|WideOr6~0 (
// Equation(s):
// \SEG1|WideOr6~0_combout  = (\AccA|AluA [3] & (\AccA|AluA [0] & (\AccA|AluA [1] $ (\AccA|AluA [2])))) # (!\AccA|AluA [3] & (!\AccA|AluA [1] & (\AccA|AluA [0] $ (\AccA|AluA [2]))))

	.dataa(\AccA|AluA [0]),
	.datab(\AccA|AluA [1]),
	.datac(\AccA|AluA [3]),
	.datad(\AccA|AluA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr6~0 .lut_mask = 16'h2182;
defparam \SEG1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N10
fiftyfivenm_lcell_comb \SEG1|WideOr5~0 (
// Equation(s):
// \SEG1|WideOr5~0_combout  = (\AccA|AluA [1] & ((\AccA|AluA [0] & (\AccA|AluA [3])) # (!\AccA|AluA [0] & ((\AccA|AluA [2]))))) # (!\AccA|AluA [1] & (\AccA|AluA [2] & (\AccA|AluA [0] $ (\AccA|AluA [3]))))

	.dataa(\AccA|AluA [0]),
	.datab(\AccA|AluA [1]),
	.datac(\AccA|AluA [3]),
	.datad(\AccA|AluA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr5~0 .lut_mask = 16'hD680;
defparam \SEG1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N12
fiftyfivenm_lcell_comb \SEG1|WideOr4~0 (
// Equation(s):
// \SEG1|WideOr4~0_combout  = (\AccA|AluA [3] & (\AccA|AluA [2] & ((\AccA|AluA [1]) # (!\AccA|AluA [0])))) # (!\AccA|AluA [3] & (!\AccA|AluA [0] & (\AccA|AluA [1] & !\AccA|AluA [2])))

	.dataa(\AccA|AluA [0]),
	.datab(\AccA|AluA [1]),
	.datac(\AccA|AluA [3]),
	.datad(\AccA|AluA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr4~0 .lut_mask = 16'hD004;
defparam \SEG1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N26
fiftyfivenm_lcell_comb \SEG1|WideOr3~0 (
// Equation(s):
// \SEG1|WideOr3~0_combout  = (\AccA|AluA [0] & (\AccA|AluA [1] $ (((!\AccA|AluA [2]))))) # (!\AccA|AluA [0] & ((\AccA|AluA [1] & (\AccA|AluA [3] & !\AccA|AluA [2])) # (!\AccA|AluA [1] & (!\AccA|AluA [3] & \AccA|AluA [2]))))

	.dataa(\AccA|AluA [0]),
	.datab(\AccA|AluA [1]),
	.datac(\AccA|AluA [3]),
	.datad(\AccA|AluA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr3~0 .lut_mask = 16'h8962;
defparam \SEG1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N4
fiftyfivenm_lcell_comb \SEG1|WideOr2~0 (
// Equation(s):
// \SEG1|WideOr2~0_combout  = (\AccA|AluA [1] & (\AccA|AluA [0] & (!\AccA|AluA [3]))) # (!\AccA|AluA [1] & ((\AccA|AluA [2] & ((!\AccA|AluA [3]))) # (!\AccA|AluA [2] & (\AccA|AluA [0]))))

	.dataa(\AccA|AluA [0]),
	.datab(\AccA|AluA [1]),
	.datac(\AccA|AluA [3]),
	.datad(\AccA|AluA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \SEG1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N22
fiftyfivenm_lcell_comb \SEG1|WideOr1~0 (
// Equation(s):
// \SEG1|WideOr1~0_combout  = (\AccA|AluA [0] & (\AccA|AluA [3] $ (((\AccA|AluA [1]) # (!\AccA|AluA [2]))))) # (!\AccA|AluA [0] & (\AccA|AluA [1] & (!\AccA|AluA [3] & !\AccA|AluA [2])))

	.dataa(\AccA|AluA [0]),
	.datab(\AccA|AluA [1]),
	.datac(\AccA|AluA [3]),
	.datad(\AccA|AluA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr1~0 .lut_mask = 16'h280E;
defparam \SEG1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N0
fiftyfivenm_lcell_comb \SEG1|WideOr0~0 (
// Equation(s):
// \SEG1|WideOr0~0_combout  = (\AccA|AluA [0] & ((\AccA|AluA [3]) # (\AccA|AluA [1] $ (\AccA|AluA [2])))) # (!\AccA|AluA [0] & ((\AccA|AluA [1]) # (\AccA|AluA [3] $ (\AccA|AluA [2]))))

	.dataa(\AccA|AluA [0]),
	.datab(\AccA|AluA [1]),
	.datac(\AccA|AluA [3]),
	.datad(\AccA|AluA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \SEG1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N16
fiftyfivenm_lcell_comb \SEG2|WideOr6~0 (
// Equation(s):
// \SEG2|WideOr6~0_combout  = (\AccB|AluB [3] & (\AccB|AluB [0] & (\AccB|AluB [1] $ (\AccB|AluB [2])))) # (!\AccB|AluB [3] & (!\AccB|AluB [1] & (\AccB|AluB [0] $ (\AccB|AluB [2]))))

	.dataa(\AccB|AluB [0]),
	.datab(\AccB|AluB [1]),
	.datac(\AccB|AluB [3]),
	.datad(\AccB|AluB [2]),
	.cin(gnd),
	.combout(\SEG2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr6~0 .lut_mask = 16'h2182;
defparam \SEG2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N26
fiftyfivenm_lcell_comb \SEG2|WideOr5~0 (
// Equation(s):
// \SEG2|WideOr5~0_combout  = (\AccB|AluB [1] & ((\AccB|AluB [0] & (\AccB|AluB [3])) # (!\AccB|AluB [0] & ((\AccB|AluB [2]))))) # (!\AccB|AluB [1] & (\AccB|AluB [2] & (\AccB|AluB [0] $ (\AccB|AluB [3]))))

	.dataa(\AccB|AluB [0]),
	.datab(\AccB|AluB [1]),
	.datac(\AccB|AluB [3]),
	.datad(\AccB|AluB [2]),
	.cin(gnd),
	.combout(\SEG2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr5~0 .lut_mask = 16'hD680;
defparam \SEG2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N28
fiftyfivenm_lcell_comb \SEG2|WideOr4~0 (
// Equation(s):
// \SEG2|WideOr4~0_combout  = (\AccB|AluB [3] & (\AccB|AluB [2] & ((\AccB|AluB [1]) # (!\AccB|AluB [0])))) # (!\AccB|AluB [3] & (!\AccB|AluB [0] & (\AccB|AluB [1] & !\AccB|AluB [2])))

	.dataa(\AccB|AluB [0]),
	.datab(\AccB|AluB [1]),
	.datac(\AccB|AluB [3]),
	.datad(\AccB|AluB [2]),
	.cin(gnd),
	.combout(\SEG2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr4~0 .lut_mask = 16'hD004;
defparam \SEG2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
fiftyfivenm_lcell_comb \SEG2|WideOr3~0 (
// Equation(s):
// \SEG2|WideOr3~0_combout  = (\AccB|AluB [0] & (\AccB|AluB [1] $ (((!\AccB|AluB [2]))))) # (!\AccB|AluB [0] & ((\AccB|AluB [1] & (\AccB|AluB [3] & !\AccB|AluB [2])) # (!\AccB|AluB [1] & (!\AccB|AluB [3] & \AccB|AluB [2]))))

	.dataa(\AccB|AluB [0]),
	.datab(\AccB|AluB [1]),
	.datac(\AccB|AluB [3]),
	.datad(\AccB|AluB [2]),
	.cin(gnd),
	.combout(\SEG2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr3~0 .lut_mask = 16'h8962;
defparam \SEG2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
fiftyfivenm_lcell_comb \SEG2|WideOr2~0 (
// Equation(s):
// \SEG2|WideOr2~0_combout  = (\AccB|AluB [1] & (\AccB|AluB [0] & (!\AccB|AluB [3]))) # (!\AccB|AluB [1] & ((\AccB|AluB [2] & ((!\AccB|AluB [3]))) # (!\AccB|AluB [2] & (\AccB|AluB [0]))))

	.dataa(\AccB|AluB [0]),
	.datab(\AccB|AluB [1]),
	.datac(\AccB|AluB [3]),
	.datad(\AccB|AluB [2]),
	.cin(gnd),
	.combout(\SEG2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \SEG2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N22
fiftyfivenm_lcell_comb \SEG2|WideOr1~0 (
// Equation(s):
// \SEG2|WideOr1~0_combout  = (\AccB|AluB [0] & (\AccB|AluB [3] $ (((\AccB|AluB [1]) # (!\AccB|AluB [2]))))) # (!\AccB|AluB [0] & (\AccB|AluB [1] & (!\AccB|AluB [3] & !\AccB|AluB [2])))

	.dataa(\AccB|AluB [0]),
	.datab(\AccB|AluB [1]),
	.datac(\AccB|AluB [3]),
	.datad(\AccB|AluB [2]),
	.cin(gnd),
	.combout(\SEG2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr1~0 .lut_mask = 16'h280E;
defparam \SEG2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N24
fiftyfivenm_lcell_comb \SEG2|WideOr0~0 (
// Equation(s):
// \SEG2|WideOr0~0_combout  = (\AccB|AluB [0] & ((\AccB|AluB [3]) # (\AccB|AluB [1] $ (\AccB|AluB [2])))) # (!\AccB|AluB [0] & ((\AccB|AluB [1]) # (\AccB|AluB [3] $ (\AccB|AluB [2]))))

	.dataa(\AccB|AluB [0]),
	.datab(\AccB|AluB [1]),
	.datac(\AccB|AluB [3]),
	.datad(\AccB|AluB [2]),
	.cin(gnd),
	.combout(\SEG2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \SEG2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
fiftyfivenm_lcell_comb \SEG4|WideOr6~0 (
// Equation(s):
// \SEG4|WideOr6~0_combout  = (\SW[2]~input_o  & (!\SW[1]~input_o  & (\SW[0]~input_o  $ (!\SW[3]~input_o )))) # (!\SW[2]~input_o  & (\SW[0]~input_o  & (\SW[1]~input_o  $ (!\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr6~0 .lut_mask = 16'h6014;
defparam \SEG4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
fiftyfivenm_lcell_comb \SEG4|WideOr5~0 (
// Equation(s):
// \SEG4|WideOr5~0_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o  & ((\SW[3]~input_o ))) # (!\SW[0]~input_o  & (\SW[2]~input_o )))) # (!\SW[1]~input_o  & (\SW[2]~input_o  & (\SW[0]~input_o  $ (\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr5~0 .lut_mask = 16'hAC48;
defparam \SEG4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
fiftyfivenm_lcell_comb \SEG4|WideOr4~0 (
// Equation(s):
// \SEG4|WideOr4~0_combout  = (\SW[2]~input_o  & (\SW[3]~input_o  & ((\SW[1]~input_o ) # (!\SW[0]~input_o )))) # (!\SW[2]~input_o  & (\SW[1]~input_o  & (!\SW[0]~input_o  & !\SW[3]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr4~0 .lut_mask = 16'h8C02;
defparam \SEG4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
fiftyfivenm_lcell_comb \SEG4|WideOr3~0 (
// Equation(s):
// \SEG4|WideOr3~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o  $ ((!\SW[2]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (!\SW[2]~input_o  & \SW[3]~input_o )) # (!\SW[1]~input_o  & (\SW[2]~input_o  & !\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr3~0 .lut_mask = 16'h9294;
defparam \SEG4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
fiftyfivenm_lcell_comb \SEG4|WideOr2~0 (
// Equation(s):
// \SEG4|WideOr2~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o  & !\SW[3]~input_o )))) # (!\SW[1]~input_o  & ((\SW[2]~input_o  & ((!\SW[3]~input_o ))) # (!\SW[2]~input_o  & (\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr2~0 .lut_mask = 16'h10F4;
defparam \SEG4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
fiftyfivenm_lcell_comb \SEG4|WideOr1~0 (
// Equation(s):
// \SEG4|WideOr1~0_combout  = (\SW[1]~input_o  & (!\SW[3]~input_o  & ((\SW[0]~input_o ) # (!\SW[2]~input_o )))) # (!\SW[1]~input_o  & (\SW[0]~input_o  & (\SW[2]~input_o  $ (!\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr1~0 .lut_mask = 16'h40B2;
defparam \SEG4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
fiftyfivenm_lcell_comb \SEG4|WideOr0~0 (
// Equation(s):
// \SEG4|WideOr0~0_combout  = (\SW[0]~input_o  & ((\SW[3]~input_o ) # (\SW[1]~input_o  $ (\SW[2]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o ) # (\SW[2]~input_o  $ (\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \SEG4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N18
fiftyfivenm_lcell_comb \SEG5|WideOr6~0 (
// Equation(s):
// \SEG5|WideOr6~0_combout  = (\OutReg|rOut [3] & (\OutReg|rOut [0] & (\OutReg|rOut [1] $ (\OutReg|rOut [2])))) # (!\OutReg|rOut [3] & (!\OutReg|rOut [1] & (\OutReg|rOut [0] $ (\OutReg|rOut [2]))))

	.dataa(\OutReg|rOut [0]),
	.datab(\OutReg|rOut [1]),
	.datac(\OutReg|rOut [3]),
	.datad(\OutReg|rOut [2]),
	.cin(gnd),
	.combout(\SEG5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr6~0 .lut_mask = 16'h2182;
defparam \SEG5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N4
fiftyfivenm_lcell_comb \SEG5|WideOr5~0 (
// Equation(s):
// \SEG5|WideOr5~0_combout  = (\OutReg|rOut [1] & ((\OutReg|rOut [0] & (\OutReg|rOut [3])) # (!\OutReg|rOut [0] & ((\OutReg|rOut [2]))))) # (!\OutReg|rOut [1] & (\OutReg|rOut [2] & (\OutReg|rOut [0] $ (\OutReg|rOut [3]))))

	.dataa(\OutReg|rOut [0]),
	.datab(\OutReg|rOut [1]),
	.datac(\OutReg|rOut [3]),
	.datad(\OutReg|rOut [2]),
	.cin(gnd),
	.combout(\SEG5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr5~0 .lut_mask = 16'hD680;
defparam \SEG5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N26
fiftyfivenm_lcell_comb \SEG5|WideOr4~0 (
// Equation(s):
// \SEG5|WideOr4~0_combout  = (\OutReg|rOut [3] & (\OutReg|rOut [2] & ((\OutReg|rOut [1]) # (!\OutReg|rOut [0])))) # (!\OutReg|rOut [3] & (!\OutReg|rOut [0] & (\OutReg|rOut [1] & !\OutReg|rOut [2])))

	.dataa(\OutReg|rOut [0]),
	.datab(\OutReg|rOut [1]),
	.datac(\OutReg|rOut [3]),
	.datad(\OutReg|rOut [2]),
	.cin(gnd),
	.combout(\SEG5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr4~0 .lut_mask = 16'hD004;
defparam \SEG5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N20
fiftyfivenm_lcell_comb \SEG5|WideOr3~0 (
// Equation(s):
// \SEG5|WideOr3~0_combout  = (\OutReg|rOut [0] & (\OutReg|rOut [1] $ (((!\OutReg|rOut [2]))))) # (!\OutReg|rOut [0] & ((\OutReg|rOut [1] & (\OutReg|rOut [3] & !\OutReg|rOut [2])) # (!\OutReg|rOut [1] & (!\OutReg|rOut [3] & \OutReg|rOut [2]))))

	.dataa(\OutReg|rOut [0]),
	.datab(\OutReg|rOut [1]),
	.datac(\OutReg|rOut [3]),
	.datad(\OutReg|rOut [2]),
	.cin(gnd),
	.combout(\SEG5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr3~0 .lut_mask = 16'h8962;
defparam \SEG5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N10
fiftyfivenm_lcell_comb \SEG5|WideOr2~0 (
// Equation(s):
// \SEG5|WideOr2~0_combout  = (\OutReg|rOut [1] & (!\OutReg|rOut [3] & (\OutReg|rOut [0]))) # (!\OutReg|rOut [1] & ((\OutReg|rOut [2] & (!\OutReg|rOut [3])) # (!\OutReg|rOut [2] & ((\OutReg|rOut [0])))))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [0]),
	.datac(\OutReg|rOut [1]),
	.datad(\OutReg|rOut [2]),
	.cin(gnd),
	.combout(\SEG5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr2~0 .lut_mask = 16'h454C;
defparam \SEG5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N12
fiftyfivenm_lcell_comb \SEG5|WideOr1~0 (
// Equation(s):
// \SEG5|WideOr1~0_combout  = (\OutReg|rOut [1] & (!\OutReg|rOut [3] & ((\OutReg|rOut [0]) # (!\OutReg|rOut [2])))) # (!\OutReg|rOut [1] & (\OutReg|rOut [0] & (\OutReg|rOut [3] $ (!\OutReg|rOut [2]))))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [1]),
	.datac(\OutReg|rOut [2]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr1~0 .lut_mask = 16'h6504;
defparam \SEG5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N22
fiftyfivenm_lcell_comb \SEG5|WideOr0~0 (
// Equation(s):
// \SEG5|WideOr0~0_combout  = (\OutReg|rOut [0] & ((\OutReg|rOut [3]) # (\OutReg|rOut [2] $ (\OutReg|rOut [1])))) # (!\OutReg|rOut [0] & ((\OutReg|rOut [1]) # (\OutReg|rOut [2] $ (\OutReg|rOut [3]))))

	.dataa(\OutReg|rOut [2]),
	.datab(\OutReg|rOut [1]),
	.datac(\OutReg|rOut [3]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \SEG5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
