Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 21 17:50:06 2022
| Host         : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cputop_timing_summary_routed.rpt -rpx cputop_timing_summary_routed.rpx -warn_on_violation
| Design       : cputop
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 644 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.496    -1297.899                   2324                 4137        0.120        0.000                      0                 4137        3.000        0.000                       0                  1370  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk                {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.667}       43.333          23.077          
  clk_out2_cpuclk  {0.000 5.000}        10.000          100.000         
  clk_out3_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk       -1.668      -17.321                     17                 3485        0.239        0.000                      0                 3485       21.167        0.000                       0                  1144  
  clk_out2_cpuclk        5.270        0.000                      0                   86        0.188        0.000                      0                   86        4.500        0.000                       0                    50  
  clk_out3_cpuclk       93.556        0.000                      0                  301        0.120        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.967    -1245.365                   2316                 3399        0.146        0.000                      0                 3399  
clk_out3_cpuclk  clk_out1_cpuclk       -2.496     -550.096                    655                  656        0.177        0.000                      0                  656  
clk_out2_cpuclk  clk_out3_cpuclk        4.816        0.000                      0                   83        0.403        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_cpuclk    clk_out3_cpuclk          2.231        0.000                      0                   52        1.567        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           17  Failing Endpoints,  Worst Slack       -1.668ns,  Total Violation      -17.321ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.668ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.936ns  (logic 5.068ns (23.104%)  route 16.868ns (76.896%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 22.591 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          3.047    23.120    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.546    22.591    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.083    
                         clock uncertainty           -0.100    21.983    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.451    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.451    
                         arrival time                         -23.120    
  -------------------------------------------------------------------
                         slack                                 -1.668    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.006ns  (logic 5.068ns (23.030%)  route 16.938ns (76.970%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 22.670 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          3.117    23.190    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.625    22.670    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.162    
                         clock uncertainty           -0.100    22.062    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.530    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -23.190    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.910ns  (logic 5.068ns (23.131%)  route 16.842ns (76.869%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.919ns = ( 22.586 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          3.020    23.093    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y26         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.541    22.586    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.508    22.078    
                         clock uncertainty           -0.100    21.978    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.446    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         21.446    
                         arrival time                         -23.093    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.599ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.951ns  (logic 5.068ns (23.088%)  route 16.883ns (76.912%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 22.675 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          3.062    23.135    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.630    22.675    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.167    
                         clock uncertainty           -0.100    22.067    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.535    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.535    
                         arrival time                         -23.135    
  -------------------------------------------------------------------
                         slack                                 -1.599    

Slack (VIOLATED) :        -1.493ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.983ns  (logic 5.068ns (23.054%)  route 16.915ns (76.946%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 22.812 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          3.093    23.166    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.767    22.812    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.305    
                         clock uncertainty           -0.100    22.205    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.673    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.673    
                         arrival time                         -23.166    
  -------------------------------------------------------------------
                         slack                                 -1.493    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.815ns  (logic 5.068ns (23.232%)  route 16.747ns (76.768%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 22.665 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.926    22.999    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.620    22.665    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.157    
                         clock uncertainty           -0.100    22.057    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.525    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.525    
                         arrival time                         -22.999    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.705ns  (logic 5.068ns (23.349%)  route 16.637ns (76.651%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.928ns = ( 22.595 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.816    22.889    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.550    22.595    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.087    
                         clock uncertainty           -0.100    21.987    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.455    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.455    
                         arrival time                         -22.889    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.684ns  (logic 5.068ns (23.372%)  route 16.616ns (76.628%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 22.679 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.795    22.868    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.634    22.679    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.171    
                         clock uncertainty           -0.100    22.071    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.539    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.451ns  (logic 5.068ns (23.626%)  route 16.383ns (76.374%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 22.581 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.562    22.635    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.536    22.581    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.073    
                         clock uncertainty           -0.100    21.973    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.441    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.205ns  (logic 5.068ns (23.900%)  route 16.137ns (76.100%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 22.668 - 21.667 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.843     1.184    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.638 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.444     5.082    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=224, routed)         2.143     7.349    decoder/douta[6]
    SLICE_X45Y72         MUXF7 (Prop_muxf7_S_O)       0.296     7.645 f  decoder/ram_i_152/O
                         net (fo=1, routed)           1.048     8.693    decoder/ram_i_152_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.298     8.991 f  decoder/ram_i_68/O
                         net (fo=4, routed)           1.195    10.186    ifetch/read_data_2[27]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.152    10.338 f  ifetch/p_3_out__0_carry__5_i_16/O
                         net (fo=18, routed)          1.119    11.457    ifetch/registers_reg[13][27]_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.320    11.777 r  ifetch/registers[1][24]_i_17/O
                         net (fo=3, routed)           1.148    12.925    ifetch/registers[1][24]_i_17_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.354    13.279 r  ifetch/registers[4][26]_i_42/O
                         net (fo=2, routed)           0.932    14.212    ifetch/registers[4][26]_i_42_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.326    14.538 f  ifetch/registers[1][27]_i_16/O
                         net (fo=1, routed)           0.401    14.939    decoder/registers_reg[27][28]_3
    SLICE_X33Y54         LUT5 (Prop_lut5_I4_O)        0.124    15.063 f  decoder/registers[1][27]_i_10/O
                         net (fo=1, routed)           0.828    15.891    ifetch/registers_reg[27][1]_36
    SLICE_X34Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  ifetch/registers[1][27]_i_6/O
                         net (fo=2, routed)           0.908    16.923    ifetch/registers[1][27]_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    17.047 r  ifetch/registers[1][27]_i_3/O
                         net (fo=2, routed)           1.151    18.198    ifetch/registers[1][27]_i_3_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.322 r  ifetch/ram_i_77/O
                         net (fo=2, routed)           0.859    19.181    ifetch/ram_i_77_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I3_O)        0.124    19.305 r  ifetch/ram_i_49/O
                         net (fo=2, routed)           0.644    19.949    ifetch/ram_i_49_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124    20.073 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.316    22.388    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.623    22.668    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    22.160    
                         clock uncertainty           -0.100    22.060    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.528    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.528    
                         arrival time                         -22.388    
  -------------------------------------------------------------------
                         slack                                 -0.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 decoder/registers_reg[11][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[11][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.556    -0.495    decoder/clk_out1
    SLICE_X50Y81         FDRE                                         r  decoder/registers_reg[11][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  decoder/registers_reg[11][10]/Q
                         net (fo=3, routed)           0.151    -0.179    ifetch/registers_reg[11][10]_0[2]
    SLICE_X50Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.134 r  ifetch/registers[11][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    decoder/registers_reg[11][10]_1
    SLICE_X50Y81         FDRE                                         r  decoder/registers_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.824    -0.267    decoder/clk_out1
    SLICE_X50Y81         FDRE                                         r  decoder/registers_reg[11][10]/C
                         clock pessimism             -0.227    -0.495    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.121    -0.374    decoder/registers_reg[11][10]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[24][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[24][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.557    -0.494    decoder/clk_out1
    SLICE_X47Y81         FDRE                                         r  decoder/registers_reg[24][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  decoder/registers_reg[24][26]/Q
                         net (fo=3, routed)           0.168    -0.184    ifetch/registers_reg[24][26]_0[1]
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.139 r  ifetch/registers[24][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    decoder/registers_reg[24][26]_1
    SLICE_X47Y81         FDRE                                         r  decoder/registers_reg[24][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.826    -0.265    decoder/clk_out1
    SLICE_X47Y81         FDRE                                         r  decoder/registers_reg[24][26]/C
                         clock pessimism             -0.228    -0.494    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.091    -0.403    decoder/registers_reg[24][26]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.555    -0.496    decoder/clk_out1
    SLICE_X51Y80         FDRE                                         r  decoder/registers_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  decoder/registers_reg[14][4]/Q
                         net (fo=3, routed)           0.168    -0.186    ifetch/registers_reg[14][4]_0[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.141 r  ifetch/registers[14][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    decoder/registers_reg[14][4]_1
    SLICE_X51Y80         FDRE                                         r  decoder/registers_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.823    -0.268    decoder/clk_out1
    SLICE_X51Y80         FDRE                                         r  decoder/registers_reg[14][4]/C
                         clock pessimism             -0.227    -0.496    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.091    -0.405    decoder/registers_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder/registers_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.559    -0.492    decoder/clk_out1
    SLICE_X51Y84         FDRE                                         r  decoder/registers_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  decoder/registers_reg[5][6]/Q
                         net (fo=3, routed)           0.170    -0.180    ifetch/registers_reg[5][6]_0[0]
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.135 r  ifetch/registers[5][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    decoder/registers_reg[5][6]_1
    SLICE_X51Y84         FDRE                                         r  decoder/registers_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.827    -0.264    decoder/clk_out1
    SLICE_X51Y84         FDRE                                         r  decoder/registers_reg[5][6]/C
                         clock pessimism             -0.227    -0.492    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.092    -0.400    decoder/registers_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 decoder/registers_reg[17][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[17][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.556    -0.495    decoder/clk_out1
    SLICE_X53Y82         FDRE                                         r  decoder/registers_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  decoder/registers_reg[17][1]/Q
                         net (fo=3, routed)           0.170    -0.183    ifetch/registers_reg[17][4]_0[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.138 r  ifetch/registers[17][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    decoder/registers_reg[17][1]_0
    SLICE_X53Y82         FDRE                                         r  decoder/registers_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.824    -0.267    decoder/clk_out1
    SLICE_X53Y82         FDRE                                         r  decoder/registers_reg[17][1]/C
                         clock pessimism             -0.227    -0.495    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091    -0.404    decoder/registers_reg[17][1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 decoder/registers_reg[18][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[18][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.559    -0.492    decoder/clk_out1
    SLICE_X41Y81         FDRE                                         r  decoder/registers_reg[18][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  decoder/registers_reg[18][26]/Q
                         net (fo=3, routed)           0.170    -0.180    ifetch/registers_reg[18][31]_0[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.135 r  ifetch/registers[18][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    decoder/registers_reg[18][26]_0
    SLICE_X41Y81         FDRE                                         r  decoder/registers_reg[18][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X41Y81         FDRE                                         r  decoder/registers_reg[18][26]/C
                         clock pessimism             -0.229    -0.492    
    SLICE_X41Y81         FDRE (Hold_fdre_C_D)         0.091    -0.401    decoder/registers_reg[18][26]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 decoder/registers_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.555    -0.496    decoder/clk_out1
    SLICE_X54Y81         FDRE                                         r  decoder/registers_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  decoder/registers_reg[15][6]/Q
                         net (fo=3, routed)           0.177    -0.154    ifetch/registers_reg[15][6]_0[0]
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  ifetch/registers[15][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    decoder/registers_reg[15][6]_1
    SLICE_X54Y81         FDRE                                         r  decoder/registers_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.823    -0.268    decoder/clk_out1
    SLICE_X54Y81         FDRE                                         r  decoder/registers_reg[15][6]/C
                         clock pessimism             -0.227    -0.496    
    SLICE_X54Y81         FDRE (Hold_fdre_C_D)         0.120    -0.376    decoder/registers_reg[15][6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 decoder/registers_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.553    -0.498    decoder/clk_out1
    SLICE_X55Y79         FDRE                                         r  decoder/registers_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  decoder/registers_reg[11][4]/Q
                         net (fo=3, routed)           0.172    -0.184    ifetch/registers_reg[11][10]_0[1]
    SLICE_X55Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.139 r  ifetch/registers[11][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    decoder/registers_reg[11][4]_0
    SLICE_X55Y79         FDRE                                         r  decoder/registers_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.821    -0.270    decoder/clk_out1
    SLICE_X55Y79         FDRE                                         r  decoder/registers_reg[11][4]/C
                         clock pessimism             -0.227    -0.498    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.092    -0.406    decoder/registers_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 decoder/registers_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[8][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.554    -0.497    decoder/clk_out1
    SLICE_X43Y76         FDRE                                         r  decoder/registers_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decoder/registers_reg[8][7]/Q
                         net (fo=3, routed)           0.172    -0.183    ifetch/registers_reg[8][19]_0[0]
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.138 r  ifetch/registers[8][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    decoder/registers_reg[8][7]_0
    SLICE_X43Y76         FDRE                                         r  decoder/registers_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.821    -0.270    decoder/clk_out1
    SLICE_X43Y76         FDRE                                         r  decoder/registers_reg[8][7]/C
                         clock pessimism             -0.226    -0.497    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.092    -0.405    decoder/registers_reg[8][7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 decoder/registers_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.556    -0.495    decoder/clk_out1
    SLICE_X50Y81         FDRE                                         r  decoder/registers_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  decoder/registers_reg[1][6]/Q
                         net (fo=3, routed)           0.177    -0.153    ifetch/registers_reg[1][6]_0[0]
    SLICE_X50Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.108 r  ifetch/registers[1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    decoder/registers_reg[1][6]_1
    SLICE_X50Y81         FDRE                                         r  decoder/registers_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.824    -0.267    decoder/clk_out1
    SLICE_X50Y81         FDRE                                         r  decoder/registers_reg[1][6]/C
                         clock pessimism             -0.227    -0.495    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.120    -0.375    decoder/registers_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.667 }
Period(ns):         43.333
Sources:            { clk_ip/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y8     dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y8     dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X3Y11    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X3Y11    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X3Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X3Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y11    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y11    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.333      116.667    PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X42Y74    decoder/registers_reg[18][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X41Y81    decoder/registers_reg[18][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X42Y74    decoder/registers_reg[18][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X45Y73    decoder/registers_reg[18][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X43Y79    decoder/registers_reg[18][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X43Y79    decoder/registers_reg[18][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X36Y79    decoder/registers_reg[18][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X36Y80    decoder/registers_reg[18][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X36Y79    decoder/registers_reg[18][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X45Y75    decoder/registers_reg[19][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X38Y84    ifetch/link_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X34Y83    ifetch/link_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X34Y83    ifetch/link_addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X34Y83    ifetch/link_addr_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X38Y84    ifetch/link_addr_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X38Y84    ifetch/link_addr_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X38Y84    ifetch/link_addr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X34Y83    ifetch/link_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X32Y81    ifetch/PC_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X38Y82    ifetch/PC_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.186%)  route 3.274ns (79.814%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          1.115     1.746    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.511     8.028    stage_controll/rst_key/CLK
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[1]/C
                         clock pessimism             -0.411     7.617    
                         clock uncertainty           -0.077     7.540    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.524     7.016    stage_controll/rst_key/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.186%)  route 3.274ns (79.814%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          1.115     1.746    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.511     8.028    stage_controll/rst_key/CLK
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[2]/C
                         clock pessimism             -0.411     7.617    
                         clock uncertainty           -0.077     7.540    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.524     7.016    stage_controll/rst_key/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.186%)  route 3.274ns (79.814%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          1.115     1.746    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.511     8.028    stage_controll/rst_key/CLK
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[3]/C
                         clock pessimism             -0.411     7.617    
                         clock uncertainty           -0.077     7.540    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.524     7.016    stage_controll/rst_key/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.186%)  route 3.274ns (79.814%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          1.115     1.746    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.511     8.028    stage_controll/rst_key/CLK
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[4]/C
                         clock pessimism             -0.411     7.617    
                         clock uncertainty           -0.077     7.540    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.524     7.016    stage_controll/rst_key/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          0.974     1.605    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.511     8.028    stage_controll/rst_key/CLK
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[5]/C
                         clock pessimism             -0.411     7.617    
                         clock uncertainty           -0.077     7.540    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.524     7.016    stage_controll/rst_key/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          0.974     1.605    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.511     8.028    stage_controll/rst_key/CLK
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[7]/C
                         clock pessimism             -0.411     7.617    
                         clock uncertainty           -0.077     7.540    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.524     7.016    stage_controll/rst_key/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.904%)  route 3.133ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          0.974     1.605    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.511     8.028    stage_controll/rst_key/CLK
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[8]/C
                         clock pessimism             -0.411     7.617    
                         clock uncertainty           -0.077     7.540    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.524     7.016    stage_controll/rst_key/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.731%)  route 2.982ns (78.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 8.029 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          0.823     1.454    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.512     8.029    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[10]/C
                         clock pessimism             -0.411     7.618    
                         clock uncertainty           -0.077     7.541    
    SLICE_X34Y87         FDRE (Setup_fdre_C_R)       -0.524     7.017    stage_controll/rst_key/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.731%)  route 2.982ns (78.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 8.029 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          0.823     1.454    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.512     8.029    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[11]/C
                         clock pessimism             -0.411     7.618    
                         clock uncertainty           -0.077     7.541    
    SLICE_X34Y87         FDRE (Setup_fdre_C_R)       -0.524     7.017    stage_controll/rst_key/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 stage_controll/rst_key/cnt_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.731%)  route 2.982ns (78.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 8.029 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.635    -2.356    stage_controll/rst_key/CLK
    SLICE_X36Y88         FDSE                                         r  stage_controll/rst_key/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.456    -1.900 f  stage_controll/rst_key/cnt_reg[18]/Q
                         net (fo=3, routed)           0.874    -1.026    stage_controll/rst_key/cnt_reg_n_0_[18]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    -0.902 f  stage_controll/rst_key/cnt[19]_i_6__0/O
                         net (fo=1, routed)           0.416    -0.486    stage_controll/rst_key/cnt[19]_i_6__0_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    -0.362 r  stage_controll/rst_key/cnt[19]_i_3__0/O
                         net (fo=9, routed)           0.869     0.507    stage_controll/rst_key/cnt[19]_i_3__0_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.124     0.631 r  stage_controll/rst_key/cnt[15]_i_1__0/O
                         net (fo=13, routed)          0.823     1.454    stage_controll/rst_key/cnt[15]_i_1__0_n_0
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.512     8.029    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[12]/C
                         clock pessimism             -0.411     7.618    
                         clock uncertainty           -0.077     7.541    
    SLICE_X34Y87         FDRE (Setup_fdre_C_R)       -0.524     7.017    stage_controll/rst_key/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  5.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/rst_key/CLK
    SLICE_X39Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/rst_key/cnt_reg[0]/Q
                         net (fo=11, routed)          0.135    -0.212    stage_controll/rst_key/cnt_reg_n_0_[0]
    SLICE_X38Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.167 r  stage_controll/rst_key/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    stage_controll/rst_key/cnt[6]_i_1__0_n_0
    SLICE_X38Y87         FDSE                                         r  stage_controll/rst_key/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.834    -0.257    stage_controll/rst_key/CLK
    SLICE_X38Y87         FDSE                                         r  stage_controll/rst_key/cnt_reg[6]/C
                         clock pessimism             -0.217    -0.475    
    SLICE_X38Y87         FDSE (Hold_fdse_C_D)         0.120    -0.355    stage_controll/rst_key/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.564    -0.487    stage_controll/rst_key/CLK
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  stage_controll/rst_key/cnt_reg[7]/Q
                         net (fo=3, routed)           0.079    -0.244    stage_controll/rst_key/cnt_reg_n_0_[7]
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.115 r  stage_controll/rst_key/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.115    stage_controll/rst_key/cnt0[8]
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.834    -0.257    stage_controll/rst_key/CLK
    SLICE_X34Y86         FDRE                                         r  stage_controll/rst_key/cnt_reg[8]/C
                         clock pessimism             -0.229    -0.487    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.134    -0.353    stage_controll/rst_key/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.565    -0.486    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  stage_controll/rst_key/cnt_reg[11]/Q
                         net (fo=3, routed)           0.079    -0.242    stage_controll/rst_key/cnt_reg_n_0_[11]
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.113 r  stage_controll/rst_key/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.113    stage_controll/rst_key/cnt0[12]
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.835    -0.256    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[12]/C
                         clock pessimism             -0.229    -0.486    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.134    -0.352    stage_controll/rst_key/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.564    -0.487    stage_controll/rst_key/CLK
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  stage_controll/rst_key/cnt_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.243    stage_controll/rst_key/cnt_reg_n_0_[3]
    SLICE_X34Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.114 r  stage_controll/rst_key/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.114    stage_controll/rst_key/cnt0[4]
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.834    -0.257    stage_controll/rst_key/CLK
    SLICE_X34Y85         FDRE                                         r  stage_controll/rst_key/cnt_reg[4]/C
                         clock pessimism             -0.229    -0.487    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.134    -0.353    stage_controll/rst_key/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 stage_controll/uart_key/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/uart_key/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.582    -0.469    stage_controll/uart_key/CLK
    SLICE_X75Y74         FDRE                                         r  stage_controll/uart_key/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  stage_controll/uart_key/cnt_reg[7]/Q
                         net (fo=3, routed)           0.078    -0.250    stage_controll/uart_key/cnt_reg_n_0_[7]
    SLICE_X75Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.123 r  stage_controll/uart_key/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.123    stage_controll/uart_key/cnt0_carry__0_n_4
    SLICE_X75Y74         FDRE                                         r  stage_controll/uart_key/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.852    -0.239    stage_controll/uart_key/CLK
    SLICE_X75Y74         FDRE                                         r  stage_controll/uart_key/cnt_reg[8]/C
                         clock pessimism             -0.229    -0.469    
    SLICE_X75Y74         FDRE (Hold_fdre_C_D)         0.105    -0.364    stage_controll/uart_key/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 stage_controll/uart_key/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/uart_key/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.583    -0.468    stage_controll/uart_key/CLK
    SLICE_X75Y73         FDRE                                         r  stage_controll/uart_key/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  stage_controll/uart_key/cnt_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.248    stage_controll/uart_key/cnt_reg_n_0_[3]
    SLICE_X75Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  stage_controll/uart_key/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.121    stage_controll/uart_key/cnt0_carry_n_4
    SLICE_X75Y73         FDRE                                         r  stage_controll/uart_key/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.853    -0.238    stage_controll/uart_key/CLK
    SLICE_X75Y73         FDRE                                         r  stage_controll/uart_key/cnt_reg[4]/C
                         clock pessimism             -0.229    -0.468    
    SLICE_X75Y73         FDRE (Hold_fdre_C_D)         0.105    -0.363    stage_controll/uart_key/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 stage_controll/uart_key/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/uart_key/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.582    -0.469    stage_controll/uart_key/CLK
    SLICE_X75Y75         FDRE                                         r  stage_controll/uart_key/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  stage_controll/uart_key/cnt_reg[11]/Q
                         net (fo=3, routed)           0.079    -0.248    stage_controll/uart_key/cnt_reg_n_0_[11]
    SLICE_X75Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  stage_controll/uart_key/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.121    stage_controll/uart_key/cnt0_carry__1_n_4
    SLICE_X75Y75         FDRE                                         r  stage_controll/uart_key/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.852    -0.239    stage_controll/uart_key/CLK
    SLICE_X75Y75         FDRE                                         r  stage_controll/uart_key/cnt_reg[12]/C
                         clock pessimism             -0.229    -0.469    
    SLICE_X75Y75         FDRE (Hold_fdre_C_D)         0.105    -0.364    stage_controll/uart_key/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.270ns (68.691%)  route 0.123ns (31.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.565    -0.486    stage_controll/rst_key/CLK
    SLICE_X36Y87         FDSE                                         r  stage_controll/rst_key/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.345 r  stage_controll/rst_key/cnt_reg[9]/Q
                         net (fo=3, routed)           0.123    -0.222    stage_controll/rst_key/cnt_reg_n_0_[9]
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.093 r  stage_controll/rst_key/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.093    stage_controll/rst_key/cnt0[10]
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.835    -0.256    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[10]/C
                         clock pessimism             -0.214    -0.471    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.134    -0.337    stage_controll/rst_key/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/start_pg_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.170    -0.176    stage_controll/uart_key/start_pg_reg_0
    SLICE_X69Y62         LUT3 (Prop_lut3_I2_O)        0.042    -0.134 r  stage_controll/uart_key/start_pg_temp_i_1/O
                         net (fo=1, routed)           0.000    -0.134    stage_controll/uart_key_n_1
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.834    -0.257    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_temp_reg/C
                         clock pessimism             -0.230    -0.488    
    SLICE_X69Y62         FDRE (Hold_fdre_C_D)         0.107    -0.381    stage_controll/start_pg_temp_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.565    -0.486    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  stage_controll/rst_key/cnt_reg[10]/Q
                         net (fo=3, routed)           0.079    -0.243    stage_controll/rst_key/cnt_reg_n_0_[10]
    SLICE_X34Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.094 r  stage_controll/rst_key/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.094    stage_controll/rst_key/cnt0[11]
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.835    -0.256    stage_controll/rst_key/CLK
    SLICE_X34Y87         FDRE                                         r  stage_controll/rst_key/cnt_reg[11]/C
                         clock pessimism             -0.229    -0.486    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.134    -0.352    stage_controll/rst_key/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ip/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_ip/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y87    stage_controll/rst_key/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y88    stage_controll/rst_key/cnt_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X36Y87    stage_controll/rst_key/cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y88    stage_controll/rst_key/cnt_reg[15]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X36Y87    stage_controll/rst_key/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X69Y62    stage_controll/start_pg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X69Y62    stage_controll/start_pg_temp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X75Y75    stage_controll/uart_key/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X75Y75    stage_controll/uart_key/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X75Y75    stage_controll/uart_key/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X75Y74    stage_controll/uart_key/cnt_reg[5]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X74Y74    stage_controll/uart_key/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X75Y74    stage_controll/uart_key/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X75Y74    stage_controll/uart_key/cnt_reg[8]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X74Y75    stage_controll/uart_key/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y87    stage_controll/rst_key/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y87    stage_controll/rst_key/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y87    stage_controll/rst_key/cnt_reg[12]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X36Y87    stage_controll/rst_key/cnt_reg[14]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X36Y87    stage_controll/rst_key/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cpuclk
  To Clock:  clk_out3_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.556ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.381ns (22.681%)  route 4.708ns (77.319%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.960     3.708    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X64Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.428    97.584    
                         clock uncertainty           -0.115    97.469    
    SLICE_X64Y72         FDCE (Setup_fdce_C_CE)      -0.205    97.264    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         97.264    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 93.556    

Slack (MET) :             93.556ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.381ns (22.681%)  route 4.708ns (77.319%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.960     3.708    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X64Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.428    97.584    
                         clock uncertainty           -0.115    97.469    
    SLICE_X64Y72         FDCE (Setup_fdce_C_CE)      -0.205    97.264    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         97.264    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 93.556    

Slack (MET) :             93.855ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 1.381ns (23.787%)  route 4.425ns (76.213%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.677     3.425    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X63Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    98.011    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.411    97.600    
                         clock uncertainty           -0.115    97.485    
    SLICE_X63Y72         FDCE (Setup_fdce_C_CE)      -0.205    97.280    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         97.280    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 93.855    

Slack (MET) :             93.855ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 1.381ns (23.787%)  route 4.425ns (76.213%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.677     3.425    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X63Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    98.011    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y72         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.411    97.600    
                         clock uncertainty           -0.115    97.485    
    SLICE_X63Y72         FDCE (Setup_fdce_C_CE)      -0.205    97.280    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         97.280    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 93.855    

Slack (MET) :             94.005ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 1.381ns (24.268%)  route 4.310ns (75.732%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 98.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.562     3.310    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.493    98.010    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.411    97.599    
                         clock uncertainty           -0.115    97.484    
    SLICE_X62Y73         FDCE (Setup_fdce_C_CE)      -0.169    97.315    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         97.315    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 94.005    

Slack (MET) :             94.005ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 1.381ns (24.268%)  route 4.310ns (75.732%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 98.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.562     3.310    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.493    98.010    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.411    97.599    
                         clock uncertainty           -0.115    97.484    
    SLICE_X62Y73         FDCE (Setup_fdce_C_CE)      -0.169    97.315    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         97.315    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 94.005    

Slack (MET) :             94.063ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.381ns (24.431%)  route 4.272ns (75.569%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 98.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.524     3.272    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.491    98.008    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.389    97.619    
                         clock uncertainty           -0.115    97.504    
    SLICE_X62Y74         FDCE (Setup_fdce_C_CE)      -0.169    97.335    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         97.335    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                 94.063    

Slack (MET) :             94.063ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.381ns (24.431%)  route 4.272ns (75.569%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 98.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.955     2.624    uart/inst/upg_inst/uart_wen5_out
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     2.748 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.524     3.272    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.491    98.008    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.389    97.619    
                         clock uncertainty           -0.115    97.504    
    SLICE_X62Y74         FDCE (Setup_fdce_C_CE)      -0.169    97.335    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         97.335    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                 94.063    

Slack (MET) :             94.466ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.381ns (26.682%)  route 3.795ns (73.318%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.186     1.855    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.124     1.979 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.816     2.795    uart/inst/upg_inst/s_axi_wdata
    SLICE_X64Y74         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    98.009    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.428    97.581    
                         clock uncertainty           -0.115    97.466    
    SLICE_X64Y74         FDRE (Setup_fdre_C_CE)      -0.205    97.261    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                 94.466    

Slack (MET) :             94.511ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.381ns (26.904%)  route 3.752ns (73.096%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.610    -2.381    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.478    -1.903 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.192    -0.711    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.323    -0.388 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.849     0.461    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332     0.793 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.751     1.545    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.124     1.669 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.186     1.855    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.124     1.979 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.773     2.752    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y73         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    98.011    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.428    97.583    
                         clock uncertainty           -0.115    97.468    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.205    97.263    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 94.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.572%)  route 0.175ns (55.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.175    -0.178    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X60Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.214    -0.482    
    SLICE_X60Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.299    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.130    -0.224    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X60Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.215    -0.483    
    SLICE_X60Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.375    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.497    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.277    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X58Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.497    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.060    -0.437    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.497    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.244    uart/inst/upg_inst/s_axi_rdata[4]
    SLICE_X59Y72         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.214    -0.484    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.075    -0.409    uart/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.700%)  route 0.125ns (43.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.125    -0.205    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X60Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.214    -0.482    
    SLICE_X60Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.380    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/WCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  uart/inst/upg_inst/WCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  uart/inst/upg_inst/WCS_reg[1]/Q
                         net (fo=13, routed)          0.134    -0.223    uart/inst/upg_inst/WCS_reg_n_0_[1]
    SLICE_X62Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  uart/inst/upg_inst/s_axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    uart/inst/upg_inst/s_axi_awaddr[3]_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  uart/inst/upg_inst/s_axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  uart/inst/upg_inst/s_axi_awaddr_reg[3]/C
                         clock pessimism             -0.214    -0.485    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.120    -0.365    uart/inst/upg_inst/s_axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.927%)  route 0.180ns (56.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.497    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  uart/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.180    -0.176    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X62Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -0.265    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y70         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.214    -0.480    
    SLICE_X62Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.365    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.215    uart/inst/upg_inst/s_axi_rdata[6]
    SLICE_X59Y72         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[6]/C
                         clock pessimism             -0.214    -0.484    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.076    -0.408    uart/inst/upg_inst/uart_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (67.018%)  route 0.073ns (32.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.494    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X60Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/Q
                         net (fo=2, routed)           0.073    -0.273    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2
    SLICE_X60Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -0.265    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X60Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
                         clock pessimism             -0.228    -0.494    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.023    -0.471    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.827%)  route 0.147ns (44.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/Q
                         net (fo=1, routed)           0.147    -0.203    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
    SLICE_X62Y69         LUT3 (Prop_lut3_I2_O)        0.045    -0.158 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.158    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX0
    SLICE_X62Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.827    -0.264    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X62Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.214    -0.479    
    SLICE_X62Y69         FDSE (Hold_fdse_C_D)         0.121    -0.358    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_ip/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X69Y79    uart/inst/upg_inst/wwait_cnt_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y74    uart/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y75    uart/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y75    uart/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X64Y75    uart/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y75    uart/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X64Y75    uart/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X62Y71    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y70    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ip/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   clk_ip/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :         2316  Failing Endpoints,  Worst Slack       -1.967ns,  Total Violation    -1245.365ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.435ns  (logic 0.932ns (12.536%)  route 6.503ns (87.464%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 44.358 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 37.636 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    37.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    38.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.742    40.834    stage_controll/led_OBUF[0]
    SLICE_X71Y60         LUT4 (Prop_lut4_I1_O)        0.150    40.984 r  stage_controll/instmem_i_4/O
                         net (fo=8, routed)           1.474    42.458    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.326    42.784 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.287    45.071    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    41.891    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.122    42.013 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.542    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.796 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.563    44.359    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.767    
                         clock uncertainty           -0.220    43.547    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    43.104    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.104    
                         arrival time                         -45.071    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        6.899ns  (logic 0.608ns (8.812%)  route 6.291ns (91.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 44.555 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 37.636 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    37.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    38.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.752    40.844    stage_controll/led_OBUF[0]
    SLICE_X71Y62         LUT3 (Prop_lut3_I2_O)        0.152    40.996 r  stage_controll/instmem_i_39/O
                         net (fo=4, routed)           3.539    44.535    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    41.891    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.122    42.013 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.542    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.796 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.759    44.555    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.963    
                         clock uncertainty           -0.220    43.744    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    42.799    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.799    
                         arrival time                         -44.535    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.707ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.316ns  (logic 0.921ns (12.589%)  route 6.395ns (87.411%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 44.499 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 37.636 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    37.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    38.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.595    40.687    stage_controll/led_OBUF[0]
    SLICE_X70Y60         LUT4 (Prop_lut4_I1_O)        0.117    40.804 f  stage_controll/instmem_i_3/O
                         net (fo=8, routed)           1.841    42.645    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X68Y54         LUT2 (Prop_lut2_I0_O)        0.348    42.993 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.959    44.952    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    41.891    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.122    42.013 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.542    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.796 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.703    44.499    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.907    
                         clock uncertainty           -0.220    43.688    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    43.245    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.245    
                         arrival time                         -44.952    
  -------------------------------------------------------------------
                         slack                                 -1.707    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out2_cpuclk rise@20.000ns)
  Data Path Delay:        5.388ns  (logic 0.704ns (13.066%)  route 4.684ns (86.934%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 22.668 - 21.667 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 17.636 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    14.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    15.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    16.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    17.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    18.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.742    20.834    stage_controll/led_OBUF[0]
    SLICE_X71Y60         LUT4 (Prop_lut4_I1_O)        0.124    20.958 r  stage_controll/ram_i_4/O
                         net (fo=8, routed)           0.916    21.874    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X70Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.998 r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.026    23.024    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.623    22.668    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    22.076    
                         clock uncertainty           -0.220    21.856    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.413    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                         -23.024    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        6.891ns  (logic 0.606ns (8.794%)  route 6.285ns (91.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.171ns = ( 44.504 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 37.636 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    37.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    38.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.631    40.723    stage_controll/led_OBUF[0]
    SLICE_X68Y63         LUT4 (Prop_lut4_I1_O)        0.150    40.873 r  stage_controll/instmem_i_13/O
                         net (fo=15, routed)          3.654    44.527    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    41.891    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.122    42.013 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.542    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.796 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.708    44.504    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.912    
                         clock uncertainty           -0.220    43.693    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768    42.925    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.925    
                         arrival time                         -44.527    
  -------------------------------------------------------------------
                         slack                                 -1.603    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        6.726ns  (logic 0.604ns (8.980%)  route 6.122ns (91.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.025ns = ( 44.358 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 37.636 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    37.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    38.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.830    40.922    stage_controll/led_OBUF[0]
    SLICE_X70Y60         LUT4 (Prop_lut4_I1_O)        0.148    41.070 r  stage_controll/instmem_i_14/O
                         net (fo=15, routed)          3.292    44.362    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    41.891    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.122    42.013 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.542    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.796 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.563    44.359    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.767    
                         clock uncertainty           -0.220    43.547    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770    42.777    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.777    
                         arrival time                         -44.362    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        6.907ns  (logic 0.606ns (8.774%)  route 6.301ns (91.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 44.559 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 37.636 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    37.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    38.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.641    40.733    stage_controll/led_OBUF[0]
    SLICE_X69Y60         LUT4 (Prop_lut4_I1_O)        0.150    40.883 r  stage_controll/instmem_i_11/O
                         net (fo=15, routed)          3.660    44.543    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    41.891    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.122    42.013 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.542    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.796 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.763    44.559    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.967    
                         clock uncertainty           -0.220    43.748    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    42.980    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.980    
                         arrival time                         -44.543    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        6.636ns  (logic 0.606ns (9.133%)  route 6.030ns (90.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 44.499 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 37.636 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    37.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    38.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.837    40.929    stage_controll/led_OBUF[0]
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.150    41.079 r  stage_controll/instmem_i_33/O
                         net (fo=4, routed)           3.193    44.272    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    41.891    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.122    42.013 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.542    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.796 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.703    44.499    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.907    
                         clock uncertainty           -0.220    43.688    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    42.743    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                         -44.272    
  -------------------------------------------------------------------
                         slack                                 -1.529    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out2_cpuclk rise@20.000ns)
  Data Path Delay:        5.219ns  (logic 0.704ns (13.489%)  route 4.515ns (86.511%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 22.581 - 21.667 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 17.636 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    14.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    15.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    16.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    17.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    18.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.742    20.834    stage_controll/led_OBUF[0]
    SLICE_X71Y60         LUT4 (Prop_lut4_I1_O)        0.124    20.958 r  stage_controll/ram_i_4/O
                         net (fo=8, routed)           0.916    21.874    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X70Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.998 r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           0.857    22.855    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.536    22.581    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    21.989    
                         clock uncertainty           -0.220    21.769    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.326    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.326    
                         arrival time                         -22.855    
  -------------------------------------------------------------------
                         slack                                 -1.529    

Slack (VIOLATED) :        -1.527ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out2_cpuclk rise@20.000ns)
  Data Path Delay:        5.301ns  (logic 0.704ns (13.280%)  route 4.597ns (86.720%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 22.665 - 21.667 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 17.636 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    14.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    15.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    16.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    17.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    18.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.742    20.834    stage_controll/led_OBUF[0]
    SLICE_X71Y60         LUT4 (Prop_lut4_I1_O)        0.124    20.958 r  stage_controll/ram_i_4/O
                         net (fo=8, routed)           0.916    21.874    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X70Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.998 r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           0.939    22.937    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041    20.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.620    22.665    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    22.073    
                         clock uncertainty           -0.220    21.853    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.410    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.410    
                         arrival time                         -22.937    
  -------------------------------------------------------------------
                         slack                                 -1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][13]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][13]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][22]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][22]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][24]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][24]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][25]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][25]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][27]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][27]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][28]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][28]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][29]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][29]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.845%)  route 0.459ns (71.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.233     0.154    decoder/rst_reg_211
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.829    -0.262    decoder/clk_out1
    SLICE_X48Y84         FDRE                                         r  decoder/registers_reg[21][9]/C
                         clock pessimism              0.089    -0.173    
                         clock uncertainty            0.220     0.047    
    SLICE_X48Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.008    decoder/registers_reg[21][9]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.823%)  route 0.483ns (72.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.257     0.178    decoder/rst_reg_211
    SLICE_X44Y84         FDRE                                         r  decoder/registers_reg[21][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.830    -0.261    decoder/clk_out1
    SLICE_X44Y84         FDRE                                         r  decoder/registers_reg[21][0]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.220     0.048    
    SLICE_X44Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.009    decoder/registers_reg[21][0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[21][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.823%)  route 0.483ns (72.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.560    -0.491    stage_controll/CLK
    SLICE_X39Y82         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  stage_controll/rst_reg/Q
                         net (fo=159, routed)         0.226    -0.124    ifetch/led_OBUF[1]
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  ifetch/registers[21][31]_i_2/O
                         net (fo=33, routed)          0.257     0.178    decoder/rst_reg_211
    SLICE_X44Y84         FDRE                                         r  decoder/registers_reg[21][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        0.830    -0.261    decoder/clk_out1
    SLICE_X44Y84         FDRE                                         r  decoder/registers_reg[21][12]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.220     0.048    
    SLICE_X44Y84         FDRE (Hold_fdre_C_CE)       -0.039     0.009    decoder/registers_reg[21][12]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          655  Failing Endpoints,  Worst Slack       -2.496ns,  Total Violation     -550.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.496ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        6.277ns  (logic 0.642ns (10.228%)  route 5.635ns (89.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 802.812 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.265   803.915    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.767   802.812    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.220    
                         clock uncertainty           -0.235   801.985    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   801.419    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.419    
                         arrival time                        -803.915    
  -------------------------------------------------------------------
                         slack                                 -2.496    

Slack (VIOLATED) :        -2.474ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        6.122ns  (logic 0.642ns (10.487%)  route 5.480ns (89.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 802.679 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.110   803.760    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.634   802.679    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.087    
                         clock uncertainty           -0.235   801.852    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   801.286    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.286    
                         arrival time                        -803.760    
  -------------------------------------------------------------------
                         slack                                 -2.474    

Slack (VIOLATED) :        -2.294ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.938ns  (logic 0.642ns (10.812%)  route 5.296ns (89.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 802.675 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          2.926   803.576    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.630   802.675    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.083    
                         clock uncertainty           -0.235   801.848    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   801.282    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.282    
                         arrival time                        -803.576    
  -------------------------------------------------------------------
                         slack                                 -2.294    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.918ns  (logic 0.642ns (10.849%)  route 5.276ns (89.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 802.670 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          2.906   803.556    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.625   802.670    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.078    
                         clock uncertainty           -0.235   801.843    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   801.277    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.277    
                         arrival time                        -803.556    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.778ns  (logic 0.642ns (11.110%)  route 5.136ns (88.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.928ns = ( 802.595 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          2.766   803.417    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.550   802.595    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.003    
                         clock uncertainty           -0.235   801.768    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   801.202    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.202    
                         arrival time                        -803.417    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.775ns  (logic 0.642ns (11.116%)  route 5.133ns (88.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 802.665 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          2.763   803.414    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.620   802.665    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.073    
                         clock uncertainty           -0.235   801.838    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   801.272    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.272    
                         arrival time                        -803.414    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.120ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.714ns  (logic 0.642ns (11.236%)  route 5.072ns (88.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 802.591 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.025   800.181    ifetch/upg_done_o
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.124   800.305 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          3.047   803.352    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.546   802.591    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   801.999    
                         clock uncertainty           -0.235   801.764    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   801.232    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.232    
                         arrival time                        -803.352    
  -------------------------------------------------------------------
                         slack                                 -2.120    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.784ns  (logic 0.642ns (11.099%)  route 5.142ns (88.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 802.670 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.025   800.181    ifetch/upg_done_o
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.124   800.305 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          3.117   803.422    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.625   802.670    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.078    
                         clock uncertainty           -0.235   801.843    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   801.311    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.311    
                         arrival time                        -803.422    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.743ns  (logic 0.642ns (11.178%)  route 5.101ns (88.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 802.668 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          2.731   803.381    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.623   802.668    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.076    
                         clock uncertainty           -0.235   801.841    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   801.275    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.275    
                         arrival time                        -803.381    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.881ns  (logic 0.642ns (10.917%)  route 5.239ns (89.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 802.811 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 797.638 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   797.638    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.518   798.156 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.370   800.526    ifetch/upg_done_o
    SLICE_X69Y64         LUT4 (Prop_lut4_I3_O)        0.124   800.650 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          2.869   803.519    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.041   800.224    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.324 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.954    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   801.045 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.766   802.811    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   802.219    
                         clock uncertainty           -0.235   801.984    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   801.418    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.418    
                         arrival time                        -803.519    
  -------------------------------------------------------------------
                         slack                                 -2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.207ns (8.613%)  route 2.196ns (91.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.015     0.692    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.735 r  stage_controll/instmem_i_8/O
                         net (fo=15, routed)          1.182     1.917    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y27         RAMB18E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.299    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089     1.389    
                         clock uncertainty            0.235     1.624    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.116     1.740    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.207ns (8.283%)  route 2.292ns (91.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.015     0.692    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.735 r  stage_controll/instmem_i_8/O
                         net (fo=15, routed)          1.277     2.012    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.942     1.371    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.461    
                         clock uncertainty            0.235     1.696    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.116     1.812    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.207ns (8.156%)  route 2.331ns (91.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.015     0.692    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.735 r  stage_controll/instmem_i_8/O
                         net (fo=15, routed)          1.316     2.051    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.950     1.379    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.469    
                         clock uncertainty            0.235     1.704    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.116     1.820    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.207ns (8.167%)  route 2.328ns (91.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.015     0.692    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.735 r  stage_controll/instmem_i_8/O
                         net (fo=15, routed)          1.313     2.048    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.937     1.366    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.456    
                         clock uncertainty            0.235     1.691    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.116     1.807    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.207ns (8.396%)  route 2.258ns (91.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.015     0.692    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.735 r  stage_controll/instmem_i_8/O
                         net (fo=15, routed)          1.244     1.979    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.867     1.296    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.386    
                         clock uncertainty            0.235     1.621    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.116     1.737    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.539ns (11.595%)  route 4.110ns (88.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    -1.976ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    -5.200 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    -3.575    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507    -1.976    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.418    -1.558 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.029     0.471    stage_controll/upg_done_o
    SLICE_X71Y65         LUT3 (Prop_lut3_I1_O)        0.121     0.592 r  stage_controll/instmem_i_44/O
                         net (fo=1, routed)           2.080     2.672    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y14         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.747     1.088    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592     1.679    
                         clock uncertainty            0.235     1.915    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.499     2.414    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.207ns (7.939%)  route 2.400ns (92.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.015     0.692    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.735 r  stage_controll/instmem_i_8/O
                         net (fo=15, routed)          1.385     2.121    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.958     1.387    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.477    
                         clock uncertainty            0.235     1.712    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.116     1.828    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.207ns (7.946%)  route 2.398ns (92.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.015     0.692    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.043     0.735 r  stage_controll/instmem_i_8/O
                         net (fo=15, routed)          1.383     2.118    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.947     1.376    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.466    
                         clock uncertainty            0.235     1.701    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.116     1.817    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.540ns (11.117%)  route 4.317ns (88.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    -1.976ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    -5.200 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    -3.575    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507    -1.976    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.418    -1.558 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.935     0.377    stage_controll/upg_done_o
    SLICE_X71Y62         LUT3 (Prop_lut3_I1_O)        0.122     0.499 r  stage_controll/instmem_i_35/O
                         net (fo=4, routed)           2.382     2.881    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        2.294    -1.697    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.152    -1.545 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -0.957    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.659 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.893     1.234    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592     1.825    
                         clock uncertainty            0.235     2.061    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.504     2.565    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.212ns (8.211%)  route 2.370ns (91.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.487    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y60         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.127     0.805    stage_controll/upg_done_o
    SLICE_X67Y60         LUT4 (Prop_lut4_I2_O)        0.048     0.853 r  stage_controll/instmem_i_12/O
                         net (fo=15, routed)          1.242     2.095    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1078, routed)        1.116     0.025    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.055     0.080 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.322    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.429 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.885     1.314    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.404    
                         clock uncertainty            0.235     1.639    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.121     1.760    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out3_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.303ns  (logic 0.580ns (13.478%)  route 3.723ns (86.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.447    90.540    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X63Y67         LUT1 (Prop_lut1_I0_O)        0.124    90.664 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.276    91.940    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X59Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X59Y70         FDRE (Setup_fdre_C_R)       -0.429    96.756    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg
  -------------------------------------------------------------------
                         required time                         96.756    
                         arrival time                         -91.940    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.001%)  route 3.562ns (85.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.830    90.922    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.124    91.046 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.732    91.779    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X60Y69         FDSE (Setup_fdse_C_S)       -0.524    96.661    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         96.661    
                         arrival time                         -91.779    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.001%)  route 3.562ns (85.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.830    90.922    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.124    91.046 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.732    91.779    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X60Y69         FDSE (Setup_fdse_C_S)       -0.524    96.661    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         96.661    
                         arrival time                         -91.779    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.001%)  route 3.562ns (85.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.830    90.922    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.124    91.046 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.732    91.779    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/RX_FIFO_Reset
    SLICE_X60Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X60Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X60Y69         FDRE (Setup_fdre_C_R)       -0.524    96.661    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         96.661    
                         arrival time                         -91.779    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.001%)  route 3.562ns (85.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.830    90.922    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.124    91.046 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.732    91.779    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X61Y69         FDSE (Setup_fdse_C_S)       -0.429    96.756    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         96.756    
                         arrival time                         -91.779    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.001%)  route 3.562ns (85.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.830    90.922    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.124    91.046 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.732    91.779    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X61Y69         FDSE (Setup_fdse_C_S)       -0.429    96.756    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         96.756    
                         arrival time                         -91.779    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.142ns  (logic 0.580ns (14.001%)  route 3.562ns (85.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.830    90.922    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X62Y69         LUT2 (Prop_lut2_I1_O)        0.124    91.046 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.732    91.779    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X61Y69         FDSE (Setup_fdse_C_S)       -0.429    96.756    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                         96.756    
                         arrival time                         -91.779    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.092ns  (logic 0.580ns (14.175%)  route 3.512ns (85.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.447    90.540    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X63Y67         LUT1 (Prop_lut1_I0_O)        0.124    90.664 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.064    91.728    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]
    SLICE_X59Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496    98.013    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                         clock pessimism             -0.592    97.421    
                         clock uncertainty           -0.235    97.186    
    SLICE_X59Y68         FDRE (Setup_fdre_C_R)       -0.429    96.757    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg
  -------------------------------------------------------------------
                         required time                         96.757    
                         arrival time                         -91.728    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.092ns  (logic 0.580ns (14.175%)  route 3.512ns (85.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.447    90.540    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X63Y67         LUT1 (Prop_lut1_I0_O)        0.124    90.664 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.064    91.728    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]
    SLICE_X59Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496    98.013    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/C
                         clock pessimism             -0.592    97.421    
                         clock uncertainty           -0.235    97.186    
    SLICE_X59Y68         FDRE (Setup_fdre_C_R)       -0.429    96.757    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg
  -------------------------------------------------------------------
                         required time                         96.757    
                         arrival time                         -91.728    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.092ns  (logic 0.580ns (14.175%)  route 3.512ns (85.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.447    90.540    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X63Y67         LUT1 (Prop_lut1_I0_O)        0.124    90.664 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.064    91.728    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]
    SLICE_X59Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496    98.013    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism             -0.592    97.421    
                         clock uncertainty           -0.235    97.186    
    SLICE_X59Y68         FDRE (Setup_fdre_C_R)       -0.429    96.757    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                         96.757    
                         arrival time                         -91.728    
  -------------------------------------------------------------------
                         slack                                  5.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.186ns (17.391%)  route 0.884ns (82.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.884     0.537    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aresetn
    SLICE_X58Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.582 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/SERIAL_TO_PARALLEL[1].fifo_din[1]_i_1/O
                         net (fo=1, routed)           0.000     0.582    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_26_out
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.121     0.179    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.358%)  route 0.886ns (82.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.886     0.539    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X58Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[3].fifo_din[3]_i_1/O
                         net (fo=1, routed)           0.000     0.584    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_17_out
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.121     0.179    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.358%)  route 0.886ns (82.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.886     0.539    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X58Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.584    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg0
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.121     0.179    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.897%)  route 0.853ns (82.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.853     0.507    uart/inst/upg_inst/lopt
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.045     0.552 r  uart/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.552    uart/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.272    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.235     0.052    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.091     0.143    uart/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.826%)  route 0.919ns (83.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.919     0.573    uart/inst/upg_inst/lopt
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.618 r  uart/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000     0.618    uart/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X63Y75         FDCE                                         r  uart/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  uart/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.235     0.054    
    SLICE_X63Y75         FDCE (Hold_fdce_C_D)         0.092     0.146    uart/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.069%)  route 0.972ns (83.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.972     0.625    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X58Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[2].fifo_din[2]_i_1/O
                         net (fo=1, routed)           0.000     0.670    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_20_out
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.120     0.178    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.138%)  route 0.967ns (83.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.967     0.620    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aresetn
    SLICE_X59Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.665 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.665    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.092     0.150    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.042%)  route 1.051ns (84.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.051     0.704    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.749 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=1, routed)           0.000     0.749    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_2_out
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091     0.149    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/s_axi_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.231ns (18.698%)  route 1.004ns (81.302%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.784     0.438    uart/inst/upg_inst/lopt
    SLICE_X59Y74         LUT2 (Prop_lut2_I0_O)        0.045     0.483 r  uart/inst/upg_inst/s_axi_arvalid_i_2/O
                         net (fo=1, routed)           0.220     0.703    uart/inst/upg_inst/s_axi_arvalid_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.748 r  uart/inst/upg_inst/s_axi_arvalid_i_1/O
                         net (fo=1, routed)           0.000     0.748    uart/inst/upg_inst/s_axi_arvalid_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  uart/inst/upg_inst/s_axi_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.272    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  uart/inst/upg_inst/s_axi_arvalid_reg/C
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.235     0.052    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.092     0.144    uart/inst/upg_inst/s_axi_arvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.186ns (16.475%)  route 0.943ns (83.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.767     0.421    uart/inst/upg_inst/lopt
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.466 r  uart/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.176     0.641    uart/inst/upg_inst/uart_rdat
    SLICE_X59Y72         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[0]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.235     0.055    
    SLICE_X59Y72         FDRE (Hold_fdre_C_CE)       -0.039     0.016    uart/inst/upg_inst/uart_rdat_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.625    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out3_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.712ns  (logic 0.606ns (9.029%)  route 6.106ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.137    94.348    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y78         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y78         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[12]/C
                         clock pessimism             -0.592    97.422    
                         clock uncertainty           -0.235    97.187    
    SLICE_X67Y78         FDCE (Recov_fdce_C_CLR)     -0.607    96.580    uart/inst/upg_inst/wwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         96.580    
                         arrival time                         -94.348    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.712ns  (logic 0.606ns (9.029%)  route 6.106ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.137    94.348    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y78         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y78         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[13]/C
                         clock pessimism             -0.592    97.422    
                         clock uncertainty           -0.235    97.187    
    SLICE_X67Y78         FDCE (Recov_fdce_C_CLR)     -0.607    96.580    uart/inst/upg_inst/wwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         96.580    
                         arrival time                         -94.348    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.712ns  (logic 0.606ns (9.029%)  route 6.106ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.137    94.348    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y78         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y78         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[2]/C
                         clock pessimism             -0.592    97.422    
                         clock uncertainty           -0.235    97.187    
    SLICE_X67Y78         FDCE (Recov_fdce_C_CLR)     -0.607    96.580    uart/inst/upg_inst/wwait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         96.580    
                         arrival time                         -94.348    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.712ns  (logic 0.606ns (9.029%)  route 6.106ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.137    94.348    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y78         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y78         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[3]/C
                         clock pessimism             -0.592    97.422    
                         clock uncertainty           -0.235    97.187    
    SLICE_X67Y78         FDCE (Recov_fdce_C_CLR)     -0.607    96.580    uart/inst/upg_inst/wwait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.580    
                         arrival time                         -94.348    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.705ns  (logic 0.606ns (9.038%)  route 6.099ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.130    94.341    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y79         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y79         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[10]/C
                         clock pessimism             -0.592    97.423    
                         clock uncertainty           -0.235    97.188    
    SLICE_X69Y79         FDCE (Recov_fdce_C_CLR)     -0.607    96.581    uart/inst/upg_inst/wwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         96.581    
                         arrival time                         -94.341    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.705ns  (logic 0.606ns (9.038%)  route 6.099ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.130    94.341    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y79         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y79         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[14]/C
                         clock pessimism             -0.592    97.423    
                         clock uncertainty           -0.235    97.188    
    SLICE_X69Y79         FDCE (Recov_fdce_C_CLR)     -0.607    96.581    uart/inst/upg_inst/wwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         96.581    
                         arrival time                         -94.341    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.705ns  (logic 0.606ns (9.038%)  route 6.099ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.130    94.341    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y79         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y79         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[5]/C
                         clock pessimism             -0.592    97.423    
                         clock uncertainty           -0.235    97.188    
    SLICE_X69Y79         FDCE (Recov_fdce_C_CLR)     -0.607    96.581    uart/inst/upg_inst/wwait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.581    
                         arrival time                         -94.341    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.705ns  (logic 0.606ns (9.038%)  route 6.099ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.130    94.341    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y79         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y79         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[6]/C
                         clock pessimism             -0.592    97.423    
                         clock uncertainty           -0.235    97.188    
    SLICE_X69Y79         FDCE (Recov_fdce_C_CLR)     -0.607    96.581    uart/inst/upg_inst/wwait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.581    
                         arrival time                         -94.341    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.705ns  (logic 0.606ns (9.038%)  route 6.099ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.130    94.341    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y79         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y79         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[7]/C
                         clock pessimism             -0.592    97.423    
                         clock uncertainty           -0.235    97.188    
    SLICE_X69Y79         FDCE (Recov_fdce_C_CLR)     -0.607    96.581    uart/inst/upg_inst/wwait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.581    
                         arrival time                         -94.341    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        6.705ns  (logic 0.606ns (9.038%)  route 6.099ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.364ns = ( 87.636 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          1.627    87.636    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.456    88.092 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.969    91.061    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.150    91.211 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         3.130    94.341    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y79         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y79         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[8]/C
                         clock pessimism             -0.592    97.423    
                         clock uncertainty           -0.235    97.188    
    SLICE_X69Y79         FDCE (Recov_fdce_C_CLR)     -0.607    96.581    uart/inst/upg_inst/wwait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         96.581    
                         arrival time                         -94.341    
  -------------------------------------------------------------------
                         slack                                  2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.187ns (9.446%)  route 1.793ns (90.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.398     1.492    uart/inst/upg_inst/upg_rst_i
    SLICE_X62Y74         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.235     0.054    
    SLICE_X62Y74         FDCE (Remov_fdce_C_CLR)     -0.129    -0.075    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.187ns (9.446%)  route 1.793ns (90.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.398     1.492    uart/inst/upg_inst/upg_rst_i
    SLICE_X62Y74         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.235     0.054    
    SLICE_X62Y74         FDCE (Remov_fdce_C_CLR)     -0.129    -0.075    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/WCS_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.187ns (9.029%)  route 1.884ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.490     1.583    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y75         FDCE                                         f  uart/inst/upg_inst/WCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  uart/inst/upg_inst/WCS_reg[1]/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.235     0.054    
    SLICE_X63Y75         FDCE (Remov_fdce_C_CLR)     -0.154    -0.100    uart/inst/upg_inst/WCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/uart_wen_reg/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.187ns (9.029%)  route 1.884ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.490     1.583    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y75         FDCE                                         f  uart/inst/upg_inst/uart_wen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  uart/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.235     0.054    
    SLICE_X63Y75         FDCE (Remov_fdce_C_CLR)     -0.154    -0.100    uart/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.187ns (9.011%)  route 1.888ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.494     1.588    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[11]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.235     0.056    
    SLICE_X59Y78         FDCE (Remov_fdce_C_CLR)     -0.154    -0.098    uart/inst/upg_inst/rwait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.187ns (9.011%)  route 1.888ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.494     1.588    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[13]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.235     0.056    
    SLICE_X59Y78         FDCE (Remov_fdce_C_CLR)     -0.154    -0.098    uart/inst/upg_inst/rwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.187ns (9.011%)  route 1.888ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.494     1.588    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[14]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.235     0.056    
    SLICE_X59Y78         FDCE (Remov_fdce_C_CLR)     -0.154    -0.098    uart/inst/upg_inst/rwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.187ns (9.011%)  route 1.888ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.494     1.588    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[15]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.235     0.056    
    SLICE_X59Y78         FDCE (Remov_fdce_C_CLR)     -0.154    -0.098    uart/inst/upg_inst/rwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.187ns (9.011%)  route 1.888ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.494     1.588    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[9]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.235     0.056    
    SLICE_X59Y78         FDCE (Remov_fdce_C_CLR)     -0.154    -0.098    uart/inst/upg_inst/rwait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/RCS_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.187ns (8.900%)  route 1.914ns (91.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=48, routed)          0.563    -0.488    stage_controll/CLK
    SLICE_X69Y62         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.394     1.048    stage_controll/led_OBUF[0]
    SLICE_X59Y70         LUT1 (Prop_lut1_I0_O)        0.046     1.094 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.520     1.613    uart/inst/upg_inst/upg_rst_i
    SLICE_X60Y75         FDCE                                         f  uart/inst/upg_inst/RCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.272    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y75         FDCE                                         r  uart/inst/upg_inst/RCS_reg[1]/C
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.235     0.052    
    SLICE_X60Y75         FDCE (Remov_fdce_C_CLR)     -0.129    -0.077    uart/inst/upg_inst/RCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  1.690    





