// Seed: 123431517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_23;
  ;
  logic \id_24 ;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input wire id_2,
    output tri1 id_3,
    output tri id_4,
    output tri0 id_5,
    output tri id_6,
    output tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14
);
  generate
    assign id_3 = 1 ? 1 : {id_14, id_2};
    wire id_16;
  endgenerate
  id_17 :
  assert property (@(negedge id_17) 1)
  else $signed(44);
  ;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_18,
      id_16,
      id_18,
      id_18,
      id_16
  );
endmodule
