
---------- Begin Simulation Statistics ----------
final_tick                               493096181500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738824                       # Number of bytes of host memory used
host_op_rate                                   100058                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6151.08                       # Real time elapsed on the host
host_tick_rate                               80164214                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613423753                       # Number of instructions simulated
sim_ops                                     615462514                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.493096                       # Number of seconds simulated
sim_ticks                                493096181500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.958270                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76350231                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88822438                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6509545                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119798556                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11676838                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11807952                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          131114                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155461264                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052868                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509395                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4601366                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138976453                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17470727                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532351                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54246751                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561814439                       # Number of instructions committed
system.cpu0.commit.committedOps             562325100                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    890837134                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.631232                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.431102                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    627417520     70.43%     70.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157255584     17.65%     88.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34105295      3.83%     91.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34729360      3.90%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12124693      1.36%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4310976      0.48%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1109475      0.12%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2313504      0.26%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17470727      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    890837134                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672256                       # Number of function calls committed.
system.cpu0.commit.int_insts                543456615                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174761087                       # Number of loads committed
system.cpu0.commit.membars                    1019940                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019946      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311064316     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175270474     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815385     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562325100                       # Class of committed instruction
system.cpu0.commit.refs                     245085887                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561814439                       # Number of Instructions Simulated
system.cpu0.committedOps                    562325100                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.730767                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.730767                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            119364643                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1912967                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74718375                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             627954671                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               342172779                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                431665191                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4606696                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8521485                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2651328                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155461264                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100320309                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    557480553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2332115                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     645889672                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           96                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13029780                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159879                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         336464960                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88027069                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.664243                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         900460637                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.717856                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.936254                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               448888937     49.85%     49.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333387352     37.02%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61146565      6.79%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43548015      4.84%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10581518      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1741984      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144751      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     449      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021066      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           900460637                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       71909366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4713645                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146388397                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.628556                       # Inst execution rate
system.cpu0.iew.exec_refs                   274971233                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77244447                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87222988                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197346179                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512649                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2362395                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78292833                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616554849                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197726786                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3993365                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611189344                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                513242                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3413162                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4606696                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4510923                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        98210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9544426                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        34900                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5592                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3520028                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22585092                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7968033                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5592                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       829284                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3884361                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272525276                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604477681                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836088                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227855218                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.621654                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604625689                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743696449                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386571166                       # number of integer regfile writes
system.cpu0.ipc                              0.577778                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.577778                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020970      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332260737     54.01%     54.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213315      0.68%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018062      0.17%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199551749     32.44%     87.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77117825     12.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615182709                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     848831                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001380                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 164183     19.34%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                569566     67.10%     86.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               115078     13.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615010515                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2131746589                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604477630                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670789332                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615022077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615182709                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532772                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54229746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            71809                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           421                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12348502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    900460637                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.683187                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.874523                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          474020921     52.64%     52.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          284287987     31.57%     84.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104204727     11.57%     95.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31117112      3.46%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5783444      0.64%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             520852      0.06%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             363067      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              82722      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79805      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      900460637                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.632663                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7535249                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1510442                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197346179                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78292833                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       972370003                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13822389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95689118                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357832541                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3736011                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               346784832                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8801475                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14009                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761589228                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             624623727                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400668674                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                429346084                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11451938                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4606696                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23930748                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42836129                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761589184                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        103159                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3151                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8250215                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3133                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1489925310                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1242775189                       # The number of ROB writes
system.cpu0.timesIdled                       11598796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.131295                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2947705                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3678594                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           388401                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4885216                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137450                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140983                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3533                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5511535                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8964                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509173                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288820                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419486                       # Number of branches committed
system.cpu1.commit.bw_lim_events               491698                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2458912                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244365                       # Number of instructions committed
system.cpu1.commit.committedOps              19753727                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112812169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175103                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104617642     92.74%     92.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4093203      3.63%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1368238      1.21%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1255467      1.11%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323965      0.29%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115117      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475255      0.42%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71584      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       491698      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112812169                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227466                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18553282                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320286                       # Number of loads committed
system.cpu1.commit.membars                    1018413                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018413      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646079     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829459     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259638      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753727                       # Class of committed instruction
system.cpu1.commit.refs                       7089109                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244365                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753727                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.909820                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.909820                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99496394                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               104917                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2798121                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23281526                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3789343                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8547735                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289281                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               262952                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1191755                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5511535                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3658025                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108828946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71635                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23887397                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 777724                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048461                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4096699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3085155                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210035                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113314508                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215313                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643961                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98078011     86.55%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9400477      8.30%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3484972      3.08%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1718658      1.52%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  408493      0.36%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  106054      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117647      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113314508                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         416220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              308364                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4776477                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188975                       # Inst execution rate
system.cpu1.iew.exec_refs                     7751927                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1851229                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               84240918                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5963014                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510009                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           306698                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1926971                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22207140                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5900698                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270586                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21492223                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                408646                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1047757                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289281                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2090878                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          149245                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6966                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1349                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       642728                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       158148                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           503                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93395                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214969                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12320317                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21210032                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839368                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10341279                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186493                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21219463                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26777831                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14210239                       # number of integer regfile writes
system.cpu1.ipc                              0.169210                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169210                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018622      4.68%      4.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12905531     59.30%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6480419     29.78%     93.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1358092      6.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21762809                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     604205                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027763                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 121551     20.12%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                424295     70.22%     90.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58355      9.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21348376                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157479270                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21210020                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24660842                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20678605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21762809                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528535                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2453412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34967                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           337                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1110555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113314508                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192057                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.646762                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99969440     88.22%     88.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8640250      7.63%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2706117      2.39%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             929210      0.82%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             727248      0.64%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             127455      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             155490      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30896      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28402      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113314508                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191354                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3283885                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          355649                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5963014                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1926971                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       113730728                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   872441677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               89824977                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165848                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3298078                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4344523                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                824134                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8121                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28705024                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22908708                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15336711                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8816833                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5634995                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289281                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10013467                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2170863                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28705012                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25427                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               824                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7081205                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           824                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134532135                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44928692                       # The number of ROB writes
system.cpu1.timesIdled                          12907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.766402                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3833673                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4806125                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           935124                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          6733539                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99520                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         143410                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           43890                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7549189                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2622                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509171                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           507633                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647175                       # Number of branches committed
system.cpu2.commit.bw_lim_events               449621                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528211                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       11717621                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504856                       # Number of instructions committed
system.cpu2.commit.committedOps              17014237                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110045579                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.154611                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.784682                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    102993708     93.59%     93.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3531345      3.21%     96.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1193614      1.08%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1092875      0.99%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       231389      0.21%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        83676      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       409322      0.37%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        60029      0.05%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       449621      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110045579                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174054                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892631                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697143                       # Number of loads committed
system.cpu2.commit.membars                    1018432                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018432      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796382     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206314     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992971      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014237                       # Class of committed instruction
system.cpu2.commit.refs                       6199297                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504856                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014237                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.792047                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.792047                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             91660720                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               430167                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3171770                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              31054132                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5675848                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 12918252                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                507947                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               480023                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1139006                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7549189                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5678183                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    104707115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                83696                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      36680445                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1870876                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067342                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           6259203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3933193                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.327207                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         111901773                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.342088                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.861276                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                89549502     80.03%     80.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                13467319     12.03%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5345600      4.78%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1811396      1.62%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  612996      0.55%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  454546      0.41%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  660237      0.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     168      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           111901773                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         199979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              522897                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4872929                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.177881                       # Inst execution rate
system.cpu2.iew.exec_refs                     6649600                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526574                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               79264608                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8160645                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1091428                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           332146                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2718410                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           28727221                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5123026                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           170771                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             19940823                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                518555                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1132575                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                507947                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2202905                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        16838                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          107797                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4016                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          521                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3463502                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1216256                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           183                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        99162                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        423735                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11642192                       # num instructions consuming a value
system.cpu2.iew.wb_count                     19766441                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821050                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9558825                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.176326                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      19771507                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                25017698                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12964197                       # number of integer regfile writes
system.cpu2.ipc                              0.147231                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.147231                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018634      5.06%      5.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12401462     61.66%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5668336     28.18%     94.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023020      5.09%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              20111594                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     576067                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.028644                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116096     20.15%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                410273     71.22%     91.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49694      8.63%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              19669011                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152742084                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     19766429                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40440314                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  25434621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 20111594                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3292600                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       11712983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41084                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1764389                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9010259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    111901773                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.179725                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.619488                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           99182511     88.63%     88.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8722323      7.79%     96.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2159332      1.93%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             830387      0.74%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             703671      0.63%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             118097      0.11%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             142714      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              23911      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18827      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      111901773                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.179405                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6276492                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          980413                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8160645                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2718410                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu2.numCycles                       112101752                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   874069909                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               83519232                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441706                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2377410                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 6459795                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                891574                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3422                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             36878326                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              30244724                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           20152712                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 12814328                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5055055                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                507947                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8575065                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8711006                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        36878314                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25406                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               800                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5700771                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           799                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   138326828                       # The number of ROB reads
system.cpu2.rob.rob_writes                   59320183                       # The number of ROB writes
system.cpu2.timesIdled                           4623                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.741516                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2198489                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2981345                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           385574                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3853269                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116805                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204477                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87672                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4338263                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1227                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509156                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           225250                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470497                       # Number of branches committed
system.cpu3.commit.bw_lim_events               366468                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2211037                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860093                       # Number of instructions committed
system.cpu3.commit.committedOps              16369450                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106560253                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153617                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.774351                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99717225     93.58%     93.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3416616      3.21%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1192609      1.12%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1040208      0.98%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215818      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        76748      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473691      0.44%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60870      0.06%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       366468      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106560253                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151203                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254414                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568658                       # Number of loads committed
system.cpu3.commit.membars                    1018395                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018395      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353415     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077814     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919688      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369450                       # Class of committed instruction
system.cpu3.commit.refs                       5997514                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860093                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369450                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.755533                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.755533                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96385176                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               160987                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2105442                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19740514                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2993227                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6287749                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                225549                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               291443                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1089849                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4338263                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3168564                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103226870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                45036                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20212269                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 771746                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040490                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3368806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2315294                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.188647                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106981550                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193703                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.624430                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94536322     88.37%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7257601      6.78%     95.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2952851      2.76%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1594058      1.49%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  491669      0.46%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84178      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64671      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     191      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106981550                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         161838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              237813                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3774399                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.165672                       # Inst execution rate
system.cpu3.iew.exec_refs                     6405296                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441899                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80795932                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4977357                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509994                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           388307                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460399                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18576904                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4963397                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           300383                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17750634                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                504046                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1181811                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                225549                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2262520                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        14744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           95149                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2227                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          144                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       408699                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31543                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           110                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43346                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        194467                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10443856                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17602713                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848299                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8859509                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.164291                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17607750                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21779515                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11975863                       # number of integer regfile writes
system.cpu3.ipc                              0.148027                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148027                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018609      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10591700     58.68%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5504107     30.49%     94.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936458      5.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18051017                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     570348                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031596                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 118024     20.69%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405877     71.16%     91.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                46443      8.14%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17602740                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143716161                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17602701                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20784436                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17048420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18051017                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528484                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2207453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62257                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1017406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106981550                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.168730                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.609184                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95727565     89.48%     89.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7632323      7.13%     96.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1946926      1.82%     98.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             711582      0.67%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             675889      0.63%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             104032      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             136591      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              26302      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20340      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106981550                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.168475                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3181549                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          359802                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4977357                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460399                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       107143388                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   879028288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86518961                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036505                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3293440                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3587452                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                991353                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1715                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23969630                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19454522                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13432555                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6555597                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5688298                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                225549                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10067535                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2396050                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23969618                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26456                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               809                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6611644                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124773011                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37582937                       # The number of ROB writes
system.cpu3.timesIdled                           2436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3020477                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               499782                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3704141                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13121                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                906757                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4408797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8796211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       312264                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        61006                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25958701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2247485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52047604                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2308491                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2985011                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1549107                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2838194                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              980                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            637                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1421706                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1421664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2985011                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           573                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13202883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13202883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    381170048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               381170048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1415                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4408907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4408907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4408907                       # Request fanout histogram
system.membus.respLayer1.occupancy        22886707885                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15861226461                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3465820976.190476                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20513376390.485882                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199379605000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56402738500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 436693443000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5672181                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5672181                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5672181                       # number of overall hits
system.cpu2.icache.overall_hits::total        5672181                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6002                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6002                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6002                       # number of overall misses
system.cpu2.icache.overall_misses::total         6002                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    212529499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    212529499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    212529499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    212529499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5678183                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5678183                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5678183                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5678183                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001057                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001057                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001057                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001057                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 35409.779907                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35409.779907                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 35409.779907                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35409.779907                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          641                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.100000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5396                       # number of writebacks
system.cpu2.icache.writebacks::total             5396                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          574                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          574                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          574                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          574                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5428                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5428                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5428                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5428                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    194018499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    194018499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    194018499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    194018499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000956                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000956                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000956                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000956                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35744.012343                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35744.012343                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35744.012343                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35744.012343                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5396                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5672181                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5672181                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6002                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6002                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    212529499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    212529499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5678183                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5678183                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001057                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001057                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 35409.779907                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35409.779907                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          574                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          574                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5428                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5428                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    194018499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    194018499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000956                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000956                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35744.012343                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35744.012343                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977016                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5587337                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5396                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1035.459044                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        352000500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977016                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999282                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999282                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11361794                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11361794                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4602995                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4602995                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4602995                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4602995                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1325408                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1325408                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1325408                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1325408                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 169751586439                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 169751586439                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 169751586439                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 169751586439                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5928403                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5928403                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5928403                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5928403                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223569                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223569                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223569                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223569                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128074.967436                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128074.967436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128074.967436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128074.967436                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1384063                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        87964                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            16925                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1206                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.776248                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.938640                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531072                       # number of writebacks
system.cpu2.dcache.writebacks::total           531072                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       999896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       999896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       999896                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       999896                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325512                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325512                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325512                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325512                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  37805033353                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37805033353                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  37805033353                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37805033353                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054907                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054907                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054907                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054907                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116140.214041                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116140.214041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116140.214041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116140.214041                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531072                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4148306                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4148306                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       787520                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       787520                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  82458287000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  82458287000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4935826                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4935826                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.159552                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.159552                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104706.276666                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104706.276666                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       632501                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       632501                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155019                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155019                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16899537000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16899537000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031407                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031407                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109015.907727                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109015.907727                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       454689                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        454689                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537888                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537888                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  87293299439                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  87293299439                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992577                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992577                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541911                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541911                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 162288.988486                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 162288.988486                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       367395                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       367395                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170493                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170493                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20905496353                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20905496353                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171768                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171768                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 122617.916002                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 122617.916002                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          238                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5738000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5738000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.441558                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.441558                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24109.243697                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24109.243697                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          164                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.137291                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137291                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9864.864865                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9864.864865                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1179500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1179500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447592                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447592                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7465.189873                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7465.189873                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1044500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1044500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.441926                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.441926                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6695.512821                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6695.512821                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       469000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       469000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284921                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284921                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19953647000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19953647000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509171                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509171                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440422                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440422                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 88979.473802                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 88979.473802                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224250                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224250                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19729397000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19729397000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440422                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440422                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 87979.473802                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 87979.473802                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.836674                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5436152                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549602                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.891070                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        352012000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.836674                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.869896                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.869896                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13426561                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13426561                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3753559717.948718                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21269175788.603729                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199379610500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53929694500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 439166487000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3165436                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3165436                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3165436                       # number of overall hits
system.cpu3.icache.overall_hits::total        3165436                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3128                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3128                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3128                       # number of overall misses
system.cpu3.icache.overall_misses::total         3128                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    159573000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    159573000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    159573000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    159573000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3168564                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3168564                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3168564                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3168564                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000987                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000987                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000987                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000987                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51014.386189                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51014.386189                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51014.386189                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51014.386189                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.833333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2894                       # number of writebacks
system.cpu3.icache.writebacks::total             2894                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          202                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          202                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          202                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          202                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2926                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2926                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2926                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2926                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    147055000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    147055000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    147055000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    147055000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 50258.031442                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50258.031442                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 50258.031442                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50258.031442                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2894                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3165436                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3165436                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3128                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3128                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    159573000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    159573000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3168564                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3168564                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000987                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51014.386189                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51014.386189                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          202                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          202                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2926                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2926                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    147055000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    147055000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 50258.031442                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50258.031442                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976540                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3109946                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2894                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1074.618521                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        358156500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976540                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999267                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999267                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6340054                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6340054                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4452023                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4452023                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4452023                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4452023                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1269338                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1269338                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1269338                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1269338                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 174739217147                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 174739217147                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 174739217147                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 174739217147                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5721361                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5721361                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5721361                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5721361                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.221859                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.221859                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.221859                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.221859                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 137661.692273                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 137661.692273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 137661.692273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 137661.692273                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1361194                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        82030                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15023                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            985                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    90.607335                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.279188                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495859                       # number of writebacks
system.cpu3.dcache.writebacks::total           495859                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       963874                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       963874                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       963874                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       963874                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305464                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305464                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305464                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305464                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36621285928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36621285928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36621285928                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36621285928                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053390                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053390                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053390                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053390                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119887.403845                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119887.403845                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119887.403845                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119887.403845                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495859                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4039950                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4039950                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       762131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       762131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  81328592000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  81328592000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4802081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4802081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158708                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158708                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106712.090179                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106712.090179                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       612280                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       612280                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149851                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149851                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16907593500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16907593500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031205                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031205                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112829.367171                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112829.367171                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       412073                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        412073                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       507207                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       507207                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  93410625147                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  93410625147                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919280                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919280                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.551744                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.551744                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 184166.671885                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 184166.671885                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       351594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       351594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155613                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155613                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19713692428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19713692428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169277                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169277                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126684.097267                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126684.097267                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          299                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          240                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4780500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4780500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.445269                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.445269                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19918.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19918.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129870                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129870                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10814.285714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10814.285714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1365500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1365500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.465753                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.465753                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8032.352941                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8032.352941                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1210500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1210500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.457534                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.457534                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7248.502994                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7248.502994                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       316500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       316500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       304500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       304500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305554                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305554                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203602                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203602                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18677783500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18677783500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399881                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399881                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91736.738834                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91736.738834                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203602                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203602                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18474181500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18474181500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399881                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399881                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90736.738834                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90736.738834                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.437648                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5265629                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508846                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.348178                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        358168000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.437648                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.857427                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.857427                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12971713                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12971713                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       691119950                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   957608922.867450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2770582500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   486184982000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6911199500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86492526                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86492526                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86492526                       # number of overall hits
system.cpu0.icache.overall_hits::total       86492526                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13827783                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13827783                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13827783                       # number of overall misses
system.cpu0.icache.overall_misses::total     13827783                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179920916997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179920916997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179920916997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179920916997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100320309                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100320309                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100320309                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100320309                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137836                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137836                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137836                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137836                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13011.551960                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13011.551960                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13011.551960                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13011.551960                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3729                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.190476                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12829822                       # number of writebacks
system.cpu0.icache.writebacks::total         12829822                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       997928                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       997928                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       997928                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       997928                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12829855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12829855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12829855                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12829855                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157981623497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157981623497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157981623497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157981623497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127889                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127889                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127889                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127889                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12313.593840                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12313.593840                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12313.593840                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12313.593840                       # average overall mshr miss latency
system.cpu0.icache.replacements              12829822                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86492526                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86492526                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13827783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13827783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179920916997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179920916997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100320309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100320309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137836                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137836                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13011.551960                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13011.551960                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       997928                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       997928                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12829855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12829855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157981623497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157981623497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127889                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127889                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12313.593840                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12313.593840                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99320962                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12829822                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.741414                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        213470472                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       213470472                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238156168                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238156168                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238156168                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238156168                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15845442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15845442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15845442                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15845442                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 535677037590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 535677037590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 535677037590                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 535677037590                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254001610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254001610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254001610                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254001610                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062383                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062383                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062383                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062383                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33806.380257                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33806.380257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33806.380257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33806.380257                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5965992                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       276627                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           108516                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2867                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.977994                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.486571                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11560959                       # number of writebacks
system.cpu0.dcache.writebacks::total         11560959                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4455396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4455396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4455396                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4455396                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11390046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11390046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11390046                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11390046                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227814910425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227814910425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227814910425                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227814910425                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044842                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044842                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044842                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044842                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20001.228303                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20001.228303                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20001.228303                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20001.228303                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11560959                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172136705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172136705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12051507                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12051507                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 337381289000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 337381289000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184188212                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184188212                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065430                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065430                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27994.946109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27994.946109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2585378                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2585378                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9466129                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9466129                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 169903455500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169903455500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051394                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051394                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17948.567519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17948.567519                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66019463                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66019463                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3793935                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3793935                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 198295748590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 198295748590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813398                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52266.511838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52266.511838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1870018                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1870018                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1923917                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1923917                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57911454925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57911454925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027558                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027558                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30100.807324                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30100.807324                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          915                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          915                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8894000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8894000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9720.218579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9720.218579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          883                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          883                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1387500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1387500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015073                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015073                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43359.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43359.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2726500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2726500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.136590                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.136590                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9950.729927                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9950.729927                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2458500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2458500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9105.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9105.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318295                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318295                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191100                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191100                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15966103000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15966103000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509395                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509395                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375151                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375151                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83548.419676                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83548.419676                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191099                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191099                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15775003000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15775003000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375149                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375149                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82548.851642                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82548.851642                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.860280                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250058892                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11580863                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.592423                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.860280                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995634                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995634                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520611163                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520611163                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12793209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10764386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               66988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               57412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1549                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               53420                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23753817                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12793209                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10764386                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12954                       # number of overall hits
system.l2.overall_hits::.cpu1.data              66988                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3899                       # number of overall hits
system.l2.overall_hits::.cpu2.data              57412                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1549                       # number of overall hits
system.l2.overall_hits::.cpu3.data              53420                       # number of overall hits
system.l2.overall_hits::total                23753817                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            794543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            475291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            474354                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1377                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            442987                       # number of demand (read+write) misses
system.l2.demand_misses::total                2229247                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36644                       # number of overall misses
system.l2.overall_misses::.cpu0.data           794543                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2522                       # number of overall misses
system.l2.overall_misses::.cpu1.data           475291                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1529                       # number of overall misses
system.l2.overall_misses::.cpu2.data           474354                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1377                       # number of overall misses
system.l2.overall_misses::.cpu3.data           442987                       # number of overall misses
system.l2.overall_misses::total               2229247                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3130333488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91811006756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    265573470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56815949296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    139285494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  55744464449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    124271497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53444428450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     261475312900                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3130333488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91811006756                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    265573470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56815949296                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    139285494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  55744464449                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    124271497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53444428450                       # number of overall miss cycles
system.l2.overall_miss_latency::total    261475312900                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12829853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11558929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25983064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12829853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11558929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25983064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.162962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.876469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.281688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.892035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.470608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.892387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085796                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.162962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.876469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.281688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.892035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.470608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.892387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085796                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85425.540007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115551.967302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105302.724029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119539.291289                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91095.810334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117516.589823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90248.000726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120645.591067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117293.109691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85425.540007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115551.967302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105302.724029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119539.291289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91095.810334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117516.589823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90248.000726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120645.591067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117293.109691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             301978                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11296                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.733180                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2145839                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1549107                       # number of writebacks
system.l2.writebacks::total                   1549107                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          44836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            248                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1213                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1228                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               49105                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         44836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           248                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1213                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1228                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              49105                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       749707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       474078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       473354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       441759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2180142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       749707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       474078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       473354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       441759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2272035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4452177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2762301991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  81114442437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    226296472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51972701315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    104134494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  50928648461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     99591997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48926358462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 236134475629                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2762301991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  81114442437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    226296472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51972701315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    104134494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  50928648461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     99591997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48926358462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 215457986333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451592461962                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.146937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.874233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.218497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.890155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.401230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.889913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.146937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.874233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.218497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.890155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.401230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.889913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171349                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75452.116662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108194.858041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 99514.719437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109629.008971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87803.114671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107591.038548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84831.343271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110753.506917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108311.511649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75452.116662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108194.858041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 99514.719437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109629.008971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87803.114671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107591.038548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84831.343271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110753.506917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94830.399326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101431.830307                       # average overall mshr miss latency
system.l2.replacements                        6628048                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3387776                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3387776                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3387776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3387776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22485854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22485854                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22485854                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22485854                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2272035                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2272035                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 215457986333                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 215457986333                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94830.399326                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94830.399326                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   74                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                132                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       513500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       513500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.896104                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.548387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.431818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.640777                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7442.028986                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3890.151515                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1390000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       340000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       384500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       548000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2662500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.896104                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.548387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.431818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.640777                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20144.927536                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20236.842105                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20296.296296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20170.454545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.635135                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.641176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          109                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       949500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       439000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       397500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       401500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2187500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.635135                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.647059                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.641176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20202.127660                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20075                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20068.807339                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1652392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            37258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1754571                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         452042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         336164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         316196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1447675                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52547432649                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39356182804                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  39463460386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37121099895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  168488175734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2104434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3202246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.214805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.909923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.910873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.452081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116244.580479                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117074.353006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114962.319746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117399.017998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116385.359790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23646                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          991                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          814                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          939                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26390                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       428396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       335173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       342459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       315257                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1421285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  46389400242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35917782319                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  35968625393                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33885096902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 152160904856                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.203568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.897572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.907765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.908168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.443840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108286.259073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107161.920319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105030.457348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107484.042867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107058.686228                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12793209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12811611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3130333488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    265573470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    139285494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    124271497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3659463949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12829853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12853683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.162962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.281688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.470608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85425.540007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105302.724029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91095.810334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90248.000726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86980.983766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          248                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          343                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           828                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2762301991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    226296472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    104134494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     99591997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3192324954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.146937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.218497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.401230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75452.116662                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 99514.719437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87803.114671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84831.343271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77400.954175                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9111994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        29730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        23430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        22481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9187635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       342501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       139127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       131081                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       126791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          739500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39263574107                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17459766492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16281004063                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16323328555                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89327673217                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9454495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9927135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.823934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.848360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.849396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114637.837866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125495.169823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124205.674835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128742.012879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120794.689949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          222                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          289                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21887                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       321311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       138905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       130895                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       126502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       717613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34725042195                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16054918996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14960023068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15041261560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80781245819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.822619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.847157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.847460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108072.995307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115582.009258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114290.256068                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118901.373575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112569.373491                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           95                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                97                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          650                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             736                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11667987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       323996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       343497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       129999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12465479                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          745                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           833                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.872483                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.952381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.883553                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17950.749231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8099.900000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 17174.850000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  4999.961538                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16936.792120                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          150                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          163                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          500                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          573                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9870990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       753990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       342495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       492994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11460469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.671141                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.884615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.687875                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19741.980000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21542.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        22833                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21434.521739                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20000.818499                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999800                       # Cycle average of tags in use
system.l2.tags.total_refs                    54033309                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6628308                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.151901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.492050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.949306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.813648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.034707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.855713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.869992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.021839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.758333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.193328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.523313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.190521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421491604                       # Number of tag accesses
system.l2.tags.data_accesses                421491604                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2342976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      48009216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        145536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30342464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         75904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30296448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28274240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    142465280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          282027200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2342976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       145536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        75904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2639552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     99142848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99142848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         750144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         474101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         473382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         441785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2226020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4406675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1549107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1549107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4751560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         97362782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           295147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61534575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           153933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         61441255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           152376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         57340213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    288919861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             571951701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4751560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       295147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       153933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       152376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5353017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201061886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201061886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201061886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4751560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        97362782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          295147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61534575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          153933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        61441255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          152376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        57340213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    288919861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            773013587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1531820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    725416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    469444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    467625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    434400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2223336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002927721250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7669473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1442861                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4406675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1549107                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4406675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1549107                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17287                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            196182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            235336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            902532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            220622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            259057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            252012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            247750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            269670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           261010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           219570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           220303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           207583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           205354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           206049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             96125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            121025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            124595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            138939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           119839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75579                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 208646858765                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21807320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            290424308765                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47838.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66588.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3053065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  925370                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4406675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1549107                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  724292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  742505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  541833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  353065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  202679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  198733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  195063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  182607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  169974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 168657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 238616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 144085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  95915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  54161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  31075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1914830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.971955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.217118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.836245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1174619     61.34%     61.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       383742     20.04%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        84126      4.39%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40954      2.14%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29371      1.53%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25216      1.32%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24147      1.26%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24233      1.27%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       128422      6.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1914830                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.214678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.918361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    269.794455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94369     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.231189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.215077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85139     90.22%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              796      0.84%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5754      6.10%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1758      1.86%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              598      0.63%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              206      0.22%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              279133696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2893504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98035456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               282027200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             99142848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    571.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  493096163500                       # Total gap between requests
system.mem_ctrls.avgGap                      82792.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2342976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     46426624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       145536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30044416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        75904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29928000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27801600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    142293504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98035456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4751559.813082835637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94153282.344977959991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 295147.286594836449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60930133.161049433053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 153933.457300561160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 60694041.290198065341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 152375.951830403705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 56381698.019699633121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 288571498.499831736088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198816092.434088349342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       750144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       474101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       473382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       441785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2226020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1549107                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1249433178                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  50079076755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    130291367                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32263193293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     54160317                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31261912560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     50250548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30594958406                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 144741032341                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11851735173188                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34129.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66759.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57296.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68051.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45666.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66039.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42802.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69253.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65022.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7650688.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7164233160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3807872640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13230077280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4291560360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38924536560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93478981980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     110629791360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       271527053340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.657384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 286417401198                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16465540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 190213240302                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6507674460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3458907210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17910775680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3704425200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38924536560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     161147094000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53646118080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       285299531190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.587995                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 137450153813                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16465540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 339180487687                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3252876910.447761                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19897287327.426064                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.76%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199379434000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57210675500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 435885506000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3640732                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3640732                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3640732                       # number of overall hits
system.cpu1.icache.overall_hits::total        3640732                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17293                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17293                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17293                       # number of overall misses
system.cpu1.icache.overall_misses::total        17293                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    484872500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    484872500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    484872500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    484872500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3658025                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3658025                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3658025                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3658025                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004727                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004727                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004727                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004727                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28038.657260                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28038.657260                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28038.657260                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28038.657260                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          811                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.055556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15444                       # number of writebacks
system.cpu1.icache.writebacks::total            15444                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1817                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1817                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15476                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15476                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    438989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    438989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    438989000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    438989000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004231                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004231                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004231                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004231                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28365.792194                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28365.792194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28365.792194                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28365.792194                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3640732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3640732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17293                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17293                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    484872500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    484872500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3658025                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3658025                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004727                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004727                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28038.657260                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28038.657260                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15476                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15476                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    438989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    438989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28365.792194                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28365.792194                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977326                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3577349                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15444                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           231.633579                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345452500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977326                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7331526                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7331526                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5470095                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5470095                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5470095                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5470095                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1440900                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1440900                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1440900                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1440900                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 186660664663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186660664663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 186660664663                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186660664663                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6910995                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6910995                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6910995                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6910995                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208494                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208494                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208494                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208494                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129544.496261                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129544.496261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129544.496261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129544.496261                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1520348                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       133596                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20253                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1535                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.067792                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.033225                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542317                       # number of writebacks
system.cpu1.dcache.writebacks::total           542317                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1094712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1094712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1094712                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1094712                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346188                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346188                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346188                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346188                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40268101611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40268101611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40268101611                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40268101611                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050092                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050092                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116318.594553                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116318.594553                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116318.594553                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116318.594553                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542317                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4791373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4791373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       860375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       860375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  89399681500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  89399681500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5651748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5651748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103907.809385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103907.809385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       690946                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       690946                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18187488000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18187488000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107345.779058                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107345.779058                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       678722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        678722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       580525                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       580525                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97260983163                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97260983163                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.461010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.461010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 167539.697968                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 167539.697968                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       403766                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       403766                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22080613611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22080613611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140369                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140369                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124919.317325                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124919.317325                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5608500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5608500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.389098                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.389098                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27094.202899                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27094.202899                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       489000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.109023                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.109023                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8431.034483                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8431.034483                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1321000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1321000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454294                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454294                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8054.878049                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8054.878049                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1181000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1181000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445983                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445983                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7335.403727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7335.403727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       561500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       561500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       540500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       540500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292100                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292100                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217073                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217073                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18716907000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18716907000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509173                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509173                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426325                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426325                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86224.021412                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86224.021412                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217073                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217073                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18499834000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18499834000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426325                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426325                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85224.021412                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85224.021412                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.546744                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6324714                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563089                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.232175                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345464000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.546744                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.954586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.954586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15405242                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15405242                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 493096181500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22783355                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4936883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22595939                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5078941                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4188735                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1051                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           698                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1749                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3271954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3271954                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12853685                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9929672                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          833                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          833                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38489529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34702225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1612919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78025937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1642219136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1479672320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1978880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69412928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       692736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68020992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       372480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63504384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3325873856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10890460                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103770304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36877815                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.310978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34285083     92.97%     92.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2430984      6.59%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  40449      0.11%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 105799      0.29%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15494      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36877815                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52010426163                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         825020670                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8321089                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763900706                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4496226                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17373247247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19280536843                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845293546                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23360653                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               535641840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 447595                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745656                       # Number of bytes of host memory used
host_op_rate                                   449006                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1605.62                       # Real time elapsed on the host
host_tick_rate                               26498015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718665400                       # Number of instructions simulated
sim_ops                                     720931672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042546                       # Number of seconds simulated
sim_ticks                                 42545658500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.345278                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7479782                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7763517                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1310194                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13543587                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33577                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54100                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20523                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14515454                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12296                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4278                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1102376                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5964554                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1425298                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140937                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23089118                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27391664                       # Number of instructions committed
system.cpu0.commit.committedOps              27457123                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66400121                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.413510                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394009                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     56259923     84.73%     84.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5555220      8.37%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1424394      2.15%     95.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       753466      1.13%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       328713      0.50%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       161684      0.24%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       172900      0.26%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318523      0.48%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1425298      2.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66400121                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70322                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27018734                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6768356                       # Number of loads committed
system.cpu0.commit.membars                      98540                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99224      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19515841     71.08%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6772060     24.66%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058092      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27457123                       # Class of committed instruction
system.cpu0.commit.refs                       7831035                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27391664                       # Number of Instructions Simulated
system.cpu0.committedOps                     27457123                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.989375                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.989375                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32602747                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               209783                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6494348                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55880176                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7590394                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28002780                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1105197                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               628558                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1002621                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14515454                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3685683                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62185513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                80591                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1046                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63514459                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2626044                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177269                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6804011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7513359                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.775664                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          70303739                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.908841                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.053462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32024871     45.55%     45.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20362799     28.96%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11739371     16.70%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5448248      7.75%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  239777      0.34%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293259      0.42%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  132134      0.19%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15799      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   47481      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            70303739                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2797                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                       11580219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1231216                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9361981                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.539761                       # Inst execution rate
system.cpu0.iew.exec_refs                    12734870                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1146517                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11474795                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12492928                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             71303                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           565234                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1249727                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50506146                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11588353                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1302156                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44197777                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 59553                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3280280                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1105197                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3404910                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        88881                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           16990                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5724572                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       187048                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           202                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       443758                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        787458                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31090027                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42173744                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816221                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25376342                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.515043                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42467819                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56697188                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31947538                       # number of integer regfile writes
system.cpu0.ipc                              0.334518                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.334518                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101877      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32112293     70.58%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6975      0.02%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1949      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1381      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12120917     26.64%     97.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1152634      2.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            588      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45499933                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3340                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6644                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3275                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3344                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     309690                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006806                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 180075     58.15%     58.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     58.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     63      0.02%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                112165     36.22%     94.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17335      5.60%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               34      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45704406                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161672806                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42170469                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73552019                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50296880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45499933                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             209266                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23049025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            66155                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         68329                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9912293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     70303739                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.647191                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.149677                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46043930     65.49%     65.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12967027     18.44%     83.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5786190      8.23%     92.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2815925      4.01%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1710941      2.43%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             462447      0.66%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             298331      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             184818      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34130      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       70303739                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.555664                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           139200                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10003                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12492928                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1249727                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6192                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81883958                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3207369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19423292                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20406768                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                272293                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8909202                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8194553                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               235719                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69536192                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53622370                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40204157                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27403350                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                556779                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1105197                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9369967                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19797393                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2815                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69533377                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4092731                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             65338                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2309909                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         65337                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115489578                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105003341                       # The number of ROB writes
system.cpu0.timesIdled                         112875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2646                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.039588                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7563897                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7637246                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1310648                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13540072                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12205                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16932                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4727                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14432081                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1998                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3903                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1113372                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5717366                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1304376                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128367                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23784598                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26076233                       # Number of instructions committed
system.cpu1.commit.committedOps              26137413                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63060343                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.414483                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.382540                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53166243     84.31%     84.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5529209      8.77%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1397314      2.22%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       705163      1.12%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       321667      0.51%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155372      0.25%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167442      0.27%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313557      0.50%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1304376      2.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63060343                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20299                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25716058                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6523630                       # Number of loads committed
system.cpu1.commit.membars                      92052                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92052      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18766581     71.80%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            207      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6527533     24.97%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750686      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26137413                       # Class of committed instruction
system.cpu1.commit.refs                       7278219                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26076233                       # Number of Instructions Simulated
system.cpu1.committedOps                     26137413                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.658093                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.658093                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31275032                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               198445                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6566099                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55361023                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5609867                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28046966                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1114889                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               611208                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1002156                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14432081                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3546349                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61171387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57887                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63011014                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2624330                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208216                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4565354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7576102                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.909079                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67048910                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.944960                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.045746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28894923     43.10%     43.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20350190     30.35%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11708117     17.46%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5459420      8.14%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  200939      0.30%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  276334      0.41%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  115726      0.17%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12049      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   31212      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67048910                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2264146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1248009                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9223595                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.624708                       # Inst execution rate
system.cpu1.iew.exec_refs                    12255333                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    846867                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11421601                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12360744                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             59851                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           563786                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1011042                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49884300                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11408466                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1313136                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43300423                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 58912                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3039907                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1114889                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3159841                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        75830                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9150                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5837114                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       256453                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            80                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       454183                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        793826                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30525711                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41277705                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818101                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24973115                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.595526                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41600968                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55472920                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31495087                       # number of integer regfile writes
system.cpu1.ipc                              0.376210                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.376210                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93507      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31727829     71.12%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 253      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11939181     26.76%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             852435      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44613559                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     259352                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005813                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171456     66.11%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 86798     33.47%     99.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1098      0.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44779404                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156605943                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41277705                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73631258                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49700015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44613559                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             184285                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23746887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            70563                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         55918                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10369624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67048910                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.665388                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.150820                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43182924     64.41%     64.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12629822     18.84%     83.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5862904      8.74%     91.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2811951      4.19%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1681007      2.51%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             416127      0.62%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             264168      0.39%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             167651      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32356      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67048910                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.643653                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           134503                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8459                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12360744                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1011042                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1455                       # number of misc regfile reads
system.cpu1.numCycles                        69313056                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15689422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19170241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19619414                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                266226                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6934518                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8173720                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               238400                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68895851                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53060536                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39930800                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27439251                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 70528                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1114889                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8854046                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20311386                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68895851                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3535965                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             54974                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2227692                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         54957                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   111669177                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103839773                       # The number of ROB writes
system.cpu1.timesIdled                          23080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.855650                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7573060                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7818914                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1314875                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13453167                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12251                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17025                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4774                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14344114                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1972                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4103                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1121734                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5686107                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1234976                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115494                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24059420                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25941840                       # Number of instructions committed
system.cpu2.commit.committedOps              25996474                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62257187                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.417566                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.370221                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52152643     83.77%     83.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5730344      9.20%     92.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1444963      2.32%     95.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       711740      1.14%     96.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       337855      0.54%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       166314      0.27%     97.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       170278      0.27%     97.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308074      0.49%     98.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1234976      1.98%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62257187                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20619                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25585124                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6481901                       # Number of loads committed
system.cpu2.commit.membars                      82131                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82131      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18697567     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            209      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6486004     24.95%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        730209      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25996474                       # Class of committed instruction
system.cpu2.commit.refs                       7216213                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25941840                       # Number of Instructions Simulated
system.cpu2.committedOps                     25996474                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.640812                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.640812                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30128343                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               194342                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6608784                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55573183                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5713400                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28324162                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1123395                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               601966                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               992293                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14344114                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3650601                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60309224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                56932                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63166485                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2633072                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.209380                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4655641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7585311                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.922037                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          66281593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.957112                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.040298                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27963418     42.19%     42.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20469027     30.88%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11786181     17.78%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5454839      8.23%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  206026      0.31%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277788      0.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   81763      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11057      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   31494      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            66281593                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2225917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1260524                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9204174                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.632084                       # Inst execution rate
system.cpu2.iew.exec_refs                    12227341                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    833386                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11173570                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12345423                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             51424                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           573585                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1030208                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50021485                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11393955                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1336868                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43302477                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 60410                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2784331                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1123395                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2902585                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        72283                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9483                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5863522                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       295896                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       464256                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        796268                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30271152                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41276131                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.818253                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24769458                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.602505                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41622576                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55464886                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31556284                       # number of integer regfile writes
system.cpu2.ipc                              0.378671                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.378671                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83746      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31798473     71.23%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 277      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11922658     26.71%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             833837      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44639345                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     243936                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005465                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163979     67.22%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 79389     32.55%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  568      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44799535                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155875208                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41276131                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74046553                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49863077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44639345                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             158408                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24025011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            70989                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         42914                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10574520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     66281593                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.673480                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.147644                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           42325550     63.86%     63.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12611184     19.03%     82.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5984228      9.03%     91.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2849618      4.30%     96.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1688888      2.55%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             394743      0.60%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             243264      0.37%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150944      0.23%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33174      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       66281593                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.651598                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           128355                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9046                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12345423                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1030208                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1615                       # number of misc regfile reads
system.cpu2.numCycles                        68507510                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16495735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18604412                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19537005                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                271755                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7040461                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8141411                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               233688                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69186699                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53248768                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40125272                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27706614                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 45497                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1123395                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8784192                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20588267                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69186699                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3022519                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47493                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2200201                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47466                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   111068628                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104143195                       # The number of ROB writes
system.cpu2.timesIdled                          23737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.802944                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7425235                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7670464                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1291423                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13237558                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13167                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17053                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3886                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14134892                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2029                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3918                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1097609                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5656437                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1251260                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98588                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23911600                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25831910                       # Number of instructions committed
system.cpu3.commit.committedOps              25878148                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61202102                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.422831                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.382409                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51223837     83.70%     83.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5628305      9.20%     92.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1407819      2.30%     95.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       729161      1.19%     96.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       330916      0.54%     96.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       165161      0.27%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       172328      0.28%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293315      0.48%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1251260      2.04%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61202102                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20479                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25477198                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6414785                       # Number of loads committed
system.cpu3.commit.membars                      69617                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69617      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18659883     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            215      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6418703     24.80%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        729376      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25878148                       # Class of committed instruction
system.cpu3.commit.refs                       7148079                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25831910                       # Number of Instructions Simulated
system.cpu3.committedOps                     25878148                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.610692                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.610692                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29370163                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               195021                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6514837                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55160519                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5645757                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28092817                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1099168                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               609055                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               981542                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14134892                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3578953                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59311945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                54463                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62626495                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2585964                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209595                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4584425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7438402                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.928637                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65189447                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.963838                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.036413                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27187277     41.71%     41.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20320498     31.17%     72.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11652644     17.88%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5441184      8.35%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  213396      0.33%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  280478      0.43%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   58082      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8833      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27055      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65189447                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2249715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1233073                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9140971                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.638374                       # Inst execution rate
system.cpu3.iew.exec_refs                    12088733                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    816627                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11315730                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12238715                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45291                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           536073                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1002548                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49756546                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11272106                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1320177                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43051430                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 61431                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2553200                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1099168                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2673025                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        68707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9430                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5823930                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       269254                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            57                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       457276                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        775797                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30178409                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41058025                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817145                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24660141                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.608816                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41392072                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55115216                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31413883                       # number of integer regfile writes
system.cpu3.ipc                              0.383040                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.383040                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71127      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31685657     71.41%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 251      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11798918     26.59%     98.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815300      1.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44371607                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     248216                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005594                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 168455     67.87%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 78755     31.73%     99.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1006      0.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44548696                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         154250126                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41058025                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73634998                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49620909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44371607                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             135637                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23878398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            69249                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         37049                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10519762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65189447                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.680656                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.155606                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           41481915     63.63%     63.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12409820     19.04%     82.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5938476      9.11%     91.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2844510      4.36%     96.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1680243      2.58%     98.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             397562      0.61%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             249997      0.38%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             152851      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34073      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65189447                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.657950                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           113676                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10420                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12238715                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1002548                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1510                       # number of misc regfile reads
system.cpu3.numCycles                        67439162                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17564371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18565474                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19457512                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                264855                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6937766                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7911236                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               236205                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68688162                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52911302                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39948407                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27499526                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 87084                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1099168                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8591232                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20490895                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68688162                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2496281                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             39970                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2137936                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         39965                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   109731074                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103574054                       # The number of ROB writes
system.cpu3.timesIdled                          22957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           497048                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               210832                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              973216                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              26281                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                147558                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2362013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4546407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       729939                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       155854                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2535489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1926149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5533125                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2082003                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2211322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       379288                       # Transaction distribution
system.membus.trans_dist::WritebackClean           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1806328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13317                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21747                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114099                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113645                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2211322                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6871374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6871374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    173073024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               173073024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30957                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2360780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2360780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2360780                       # Request fanout histogram
system.membus.respLayer1.occupancy        12214274881                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6563093111                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1780                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          891                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9306788.439955                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14012624.591288                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          891    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    133402500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            891                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34253310000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8292348500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3625657                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3625657                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3625657                       # number of overall hits
system.cpu2.icache.overall_hits::total        3625657                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24943                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24943                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24943                       # number of overall misses
system.cpu2.icache.overall_misses::total        24943                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1749434496                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1749434496                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1749434496                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1749434496                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3650600                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3650600                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3650600                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3650600                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006833                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006833                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006833                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006833                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70137.292868                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70137.292868                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70137.292868                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70137.292868                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4214                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.341772                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23336                       # number of writebacks
system.cpu2.icache.writebacks::total            23336                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1607                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1607                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1607                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1607                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23336                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23336                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23336                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23336                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1613367497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1613367497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1613367497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1613367497                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006392                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006392                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006392                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006392                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 69136.419995                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69136.419995                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 69136.419995                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69136.419995                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23336                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3625657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3625657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24943                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24943                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1749434496                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1749434496                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3650600                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3650600                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006833                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006833                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70137.292868                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70137.292868                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1607                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1607                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23336                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23336                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1613367497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1613367497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006392                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006392                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 69136.419995                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69136.419995                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3739265                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23368                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.016476                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7324536                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7324536                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8571417                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8571417                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8571417                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8571417                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3114228                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3114228                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3114228                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3114228                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 231237276722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 231237276722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 231237276722                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 231237276722                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11685645                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11685645                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11685645                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11685645                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.266500                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.266500                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.266500                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.266500                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74251.877744                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74251.877744                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74251.877744                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74251.877744                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3445721                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       367180                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            74535                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5242                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.229570                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.045784                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       617967                       # number of writebacks
system.cpu2.dcache.writebacks::total           617967                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2484628                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2484628                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2484628                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2484628                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       629600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       629600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       629600                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       629600                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  50726769431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  50726769431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  50726769431                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  50726769431                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053878                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053878                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053878                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053878                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 80569.837089                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80569.837089                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 80569.837089                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80569.837089                       # average overall mshr miss latency
system.cpu2.dcache.replacements                617967                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8017306                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8017306                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2965775                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2965775                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 220558206000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 220558206000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10983081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10983081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.270031                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.270031                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74367.814821                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74367.814821                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2364901                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2364901                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       600874                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       600874                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48092601500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48092601500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054709                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054709                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 80037.747514                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80037.747514                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       554111                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        554111                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       148453                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       148453                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10679070722                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10679070722                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       702564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       702564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.211302                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.211302                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71935.701683                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71935.701683                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       119727                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       119727                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28726                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28726                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2634167931                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2634167931                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040887                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040887                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91699.781766                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91699.781766                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27077                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27077                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1658                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1658                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39223000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39223000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.057700                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057700                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23656.815440                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23656.815440                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          456                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          456                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1202                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1202                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16074000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16074000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.041831                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041831                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13372.712146                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13372.712146                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21757                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21757                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5589                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5589                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     42331500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     42331500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.204381                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.204381                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7574.074074                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7574.074074                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5407                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5407                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     37064500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     37064500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.197725                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.197725                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6854.910301                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6854.910301                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3578500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3578500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3438500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3438500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1067                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1067                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         3036                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         3036                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     53887000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     53887000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4103                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4103                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.739946                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.739946                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 17749.341238                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 17749.341238                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         3034                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         3034                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     50851000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     50851000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.739459                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.739459                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 16760.382334                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 16760.382334                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.833512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9264205                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           630970                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.682481                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.833512                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963547                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963547                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24122601                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24122601                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1568                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          785                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11243910.828025                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18306813.392984                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          785    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    234392000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            785                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33719188500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8826470000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3554349                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3554349                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3554349                       # number of overall hits
system.cpu3.icache.overall_hits::total        3554349                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24604                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24604                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24604                       # number of overall misses
system.cpu3.icache.overall_misses::total        24604                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1760871999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1760871999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1760871999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1760871999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3578953                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3578953                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3578953                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3578953                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006875                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006875                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006875                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006875                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71568.525402                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71568.525402                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71568.525402                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71568.525402                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4795                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    64.797297                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23086                       # number of writebacks
system.cpu3.icache.writebacks::total            23086                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1518                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1518                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1518                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1518                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23086                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23086                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23086                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23086                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1638818000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1638818000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1638818000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1638818000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006450                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006450                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006450                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006450                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70987.524907                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70987.524907                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70987.524907                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70987.524907                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23086                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3554349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3554349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24604                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24604                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1760871999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1760871999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3578953                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3578953                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006875                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006875                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71568.525402                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71568.525402                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1518                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1518                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23086                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23086                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1638818000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1638818000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70987.524907                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70987.524907                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3635851                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23118                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           157.273596                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7180992                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7180992                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8478916                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8478916                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8478916                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8478916                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3102218                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3102218                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3102218                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3102218                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 231990114803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 231990114803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 231990114803                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 231990114803                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11581134                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11581134                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11581134                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11581134                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.267868                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.267868                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.267868                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.267868                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74782.015578                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74782.015578                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74782.015578                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74782.015578                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3158755                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       447229                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            70066                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5855                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    45.082565                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.384116                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       606099                       # number of writebacks
system.cpu3.dcache.writebacks::total           606099                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2483175                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2483175                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2483175                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2483175                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       619043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       619043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       619043                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       619043                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  49789302908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  49789302908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  49789302908                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  49789302908                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053453                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053453                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053453                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053453                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 80429.474056                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80429.474056                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 80429.474056                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80429.474056                       # average overall mshr miss latency
system.cpu3.dcache.replacements                606098                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7919435                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7919435                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2955866                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2955866                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 221108930000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221108930000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10875301                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10875301                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.271796                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.271796                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74803.434932                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74803.434932                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2366536                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2366536                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       589330                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       589330                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47151531000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47151531000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 80008.706497                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80008.706497                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       559481                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        559481                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       146352                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       146352                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10881184803                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10881184803                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       705833                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       705833                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.207346                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.207346                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 74349.409663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74349.409663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       116639                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       116639                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29713                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29713                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2637771908                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2637771908                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042096                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042096                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 88775.011207                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88775.011207                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23052                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23052                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1611                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1611                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45811000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45811000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.065321                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.065321                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28436.374922                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28436.374922                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          505                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          505                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17684500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17684500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.044845                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.044845                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15989.602170                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15989.602170                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17923                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17923                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5363                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5363                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     36727500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     36727500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.230310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.230310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6848.312512                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6848.312512                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5210                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5210                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     31656500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     31656500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.223740                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.223740                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6076.103647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6076.103647                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3626500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3626500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3487500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3487500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1140                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1140                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2778                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2778                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     53005500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     53005500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3918                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3918                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.709035                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.709035                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 19080.453564                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 19080.453564                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2777                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2777                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     50227500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     50227500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.708780                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.708780                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 18086.964350                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 18086.964350                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.600669                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9152269                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           619427                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.775380                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.600669                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956271                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956271                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23885404                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23885404                       # Number of data accesses
system.cpu0.numPwrStateTransitions                476                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6738670.168067                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12660190.739502                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          238    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    106176500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40941855000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1603803500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3568675                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3568675                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3568675                       # number of overall hits
system.cpu0.icache.overall_hits::total        3568675                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117007                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117007                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117007                       # number of overall misses
system.cpu0.icache.overall_misses::total       117007                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8799644491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8799644491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8799644491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8799644491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3685682                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3685682                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3685682                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3685682                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031746                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031746                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031746                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031746                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75206.137163                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75206.137163                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75206.137163                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75206.137163                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        25562                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          531                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              400                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.905000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   265.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109037                       # number of writebacks
system.cpu0.icache.writebacks::total           109037                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7970                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7970                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109037                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109037                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109037                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109037                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8189270491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8189270491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8189270491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8189270491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029584                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029584                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029584                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029584                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75105.427433                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75105.427433                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75105.427433                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75105.427433                       # average overall mshr miss latency
system.cpu0.icache.replacements                109037                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3568675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3568675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117007                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117007                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8799644491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8799644491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3685682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3685682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031746                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031746                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75206.137163                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75206.137163                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109037                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109037                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8189270491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8189270491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029584                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029584                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75105.427433                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75105.427433                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3679130                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109069                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.732133                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7480401                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7480401                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8714521                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8714521                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8714521                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8714521                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3395770                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3395770                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3395770                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3395770                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 250376626716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 250376626716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 250376626716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 250376626716                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12110291                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12110291                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12110291                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12110291                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.280404                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.280404                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.280404                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.280404                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73731.915505                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73731.915505                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73731.915505                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73731.915505                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4429423                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       358862                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            95496                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4953                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.383335                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.453463                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       691716                       # number of writebacks
system.cpu0.dcache.writebacks::total           691716                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2692141                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2692141                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2692141                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2692141                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       703629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       703629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       703629                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       703629                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  56540088864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  56540088864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  56540088864                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  56540088864                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058102                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058102                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058102                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058102                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80354.972385                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80354.972385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80354.972385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80354.972385                       # average overall mshr miss latency
system.cpu0.dcache.replacements                691714                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      7999174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7999174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3087504                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3087504                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 228651039500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 228651039500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11086678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11086678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.278488                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.278488                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74056.920898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74056.920898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2442953                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2442953                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       644551                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       644551                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  51704343500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  51704343500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80217.614277                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80217.614277                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       715347                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        715347                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       308266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       308266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  21725587216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21725587216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1023613                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1023613                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.301155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.301155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70476.754543                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70476.754543                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       249188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       249188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4835745364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4835745364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057715                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057715                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81853.572633                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81853.572633                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2664                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2664                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     64764500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64764500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.074312                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074312                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24310.998498                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24310.998498                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1999                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1999                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          665                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          665                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6883500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6883500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10351.127820                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10351.127820                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27590                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27590                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7048                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7048                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63160500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63160500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34638                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34638                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.203476                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203476                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8961.478434                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8961.478434                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6883                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6883                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56336500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56336500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198712                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198712                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8184.875781                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8184.875781                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       949000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       949000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       890000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       890000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2030                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2030                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2248                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2248                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     50594500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     50594500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.525479                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.525479                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22506.450178                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22506.450178                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2248                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2248                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     48346500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     48346500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.525479                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.525479                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21506.450178                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21506.450178                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.742223                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9492115                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           702582                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.510330                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.742223                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25072662                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25072662                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              155995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              143408                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              143760                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              142030                       # number of demand (read+write) hits
system.l2.demand_hits::total                   619978                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14935                       # number of overall hits
system.l2.overall_hits::.cpu0.data             155995                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6494                       # number of overall hits
system.l2.overall_hits::.cpu1.data             143408                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6880                       # number of overall hits
system.l2.overall_hits::.cpu2.data             143760                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6476                       # number of overall hits
system.l2.overall_hits::.cpu3.data             142030                       # number of overall hits
system.l2.overall_hits::total                  619978                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            532132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16814                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            483311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            474336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            464377                       # number of demand (read+write) misses
system.l2.demand_misses::total                2098137                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94101                       # number of overall misses
system.l2.overall_misses::.cpu0.data           532132                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16814                       # number of overall misses
system.l2.overall_misses::.cpu1.data           483311                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16456                       # number of overall misses
system.l2.overall_misses::.cpu2.data           474336                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16610                       # number of overall misses
system.l2.overall_misses::.cpu3.data           464377                       # number of overall misses
system.l2.overall_misses::total               2098137                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7844253928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  53296421501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1533933430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48962065082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1486964448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  47768149032                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1518855442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46876251642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     209286894505                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7844253928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  53296421501                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1533933430                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48962065082                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1486964448                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  47768149032                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1518855442                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46876251642                       # number of overall miss cycles
system.l2.overall_miss_latency::total    209286894505                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          688127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          626719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          606407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2718115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         688127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         626719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         606407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2718115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.863027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.773305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.721383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.771177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.705177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.767415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.719484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.765784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.771909                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.863027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.773305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.721383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.771177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.705177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.767415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.719484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.765784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.771909                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83359.942275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100156.392589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91229.536696                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101305.505321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90360.017501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100705.299686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91442.230102                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100944.387086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99748.917494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83359.942275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100156.392589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91229.536696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101305.505321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90360.017501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100705.299686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91442.230102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100944.387086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99748.917494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             128037                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5388                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.763363                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    247618                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              379284                       # number of writebacks
system.l2.writebacks::total                    379284                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            450                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           8814                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4661                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4990                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           4975                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           4815                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               38259                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           450                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          8814                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4661                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4990                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          4975                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          4815                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              38259                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       523318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       478321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       469361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       459562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2059878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       523318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       478321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       469361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       459562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       292742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2352620                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6870288440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  47506132565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1024337940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43842495621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    952637459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  42734444077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1021425951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41954825182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 185906587235                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6870288440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  47506132565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1024337940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43842495621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    952637459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  42734444077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1021425951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41954825182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  24609159847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 210515747082                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.858900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.760496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.521409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.763214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.488173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.759366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.524994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.757844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.757833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.858900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.760496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.521409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.763214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.488173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.759366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.524994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.757844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.865534                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73360.545429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90778.709246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84286.837818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91659.148607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83623.372454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91048.135821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84276.068564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91293.068578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90251.261111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73360.545429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90778.709246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84286.837818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91659.148607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83623.372454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91048.135821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84276.068564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91293.068578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84064.329160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89481.406722                       # average overall mshr miss latency
system.l2.replacements                        4227175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       453162                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           453162                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       453167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       453167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1823092                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1823092                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           11                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             11                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1823103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1823103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           11                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           11                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       292742                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         292742                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  24609159847                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  24609159847                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84064.329160                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84064.329160                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             269                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             263                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             248                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1007                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           509                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           335                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           371                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1553                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       236000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       360000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3982500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          778                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          601                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2560                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.654242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.562396                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.596085                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.599354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.606641                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6179.764244                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   713.017751                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   704.477612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   970.350404                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2564.391500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          507                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          335                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          371                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10209498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6816500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6737500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7487000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31250498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.651671                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.560732                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.596085                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.599354                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.605469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20137.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20227.002967                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20111.940299                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20180.592992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20161.611613                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           267                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           266                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           216                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                924                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          709                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          638                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          499                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2970                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6362999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4474500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3486000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1977000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16300499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1391                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          975                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          854                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          674                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3894                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.808052                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.727179                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.747073                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.740356                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.762712                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5661.031139                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6311.001410                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5463.949843                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3961.923848                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5488.383502                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            60                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1109                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          690                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          619                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          492                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2910                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22717995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14473998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12914000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     60225993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.797268                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.707692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.724824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.729970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.747304                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20485.117223                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20976.808696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20862.681745                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20569.105691                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20696.217526                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17334                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          23981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119250                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4625170866                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2599892922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2551250378                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2555698406                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12332012572                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.851302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.885202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.885174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98510.593299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107549.140482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106386.321588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105852.319665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103413.103329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4891                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          251                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          212                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          396                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5750                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        42060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        23769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        23748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3875081886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2339299428                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2293048389                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2284245919                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10791675622                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.762620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.883909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.877376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.870656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92132.236947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97784.534883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96472.228070                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96186.875484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95080.842485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6880                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7844253928                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1533933430                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1486964448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1518855442                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12384007248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.863027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.721383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.705177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.719484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.805416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83359.942275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91229.536696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90360.017501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91442.230102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86011.399060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          450                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4661                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5064                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4490                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14665                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       129316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6870288440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1024337940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    952637459                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1021425951                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9868689790                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.858900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.521409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.488173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.524994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.723381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73360.545429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84286.837818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83623.372454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84276.068564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76314.530221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       147794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       140517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       140650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       138898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            567859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       485181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       459137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       450355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       440233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1834906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48671250635                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46362172160                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45216898654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44320553236                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 184570874685                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       632975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       599654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       579131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2402765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.766509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.765670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.762016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.760161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.763664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100315.656703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100976.771987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100402.790363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100675.217978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100588.735709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3923                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         4763                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4419                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        17844                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       481258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       454398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       445592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       435814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1817062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43631050679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41503196193                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  40441395688                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39670579263                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 165246221823                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.760311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.757767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.753956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.752531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.756238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90660.416407                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91336.661238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90758.801074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 91026.399480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90941.432831                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          149                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               169                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          244                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             397                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5854997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       339999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       553998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       315999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7064993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          393                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           48                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           566                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.620865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.907407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.830986                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.701413                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23995.889344                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7555.533333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 11306.081633                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5355.915254                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17795.952141                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          293                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2988493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       864496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       941490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1073494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5867973                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.384224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.895833                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.851852                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.746479                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.517668                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19791.344371                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20104.558140                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20467.173913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20254.603774                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20027.211604                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999833                       # Cycle average of tags in use
system.l2.tags.total_refs                     5224967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4227510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.235944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.483712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.748961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.940127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.067226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.226331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.825715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.016621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.007316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.995647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.688178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.491933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.092814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.016675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.081661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.012902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.015739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.078057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.104503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44238926                       # Number of tag accesses
system.l2.tags.data_accesses                 44238926                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5993728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33501056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        777792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30614016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        729088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30040512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        775680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29413184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     16952832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148797888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5993728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       777792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       729088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       775680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8276288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24274432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24274432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         523454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         478344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         469383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         459581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       264888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2324967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       379288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             379288                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        140877547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        787414208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18281348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        719556756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         17136602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        706077025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         18231707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        691332207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    398462090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3497369491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    140877547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18281348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     17136602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     18231707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194527204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      570550154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570550154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      570550154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       140877547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       787414208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18281348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       719556756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        17136602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       706077025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        18231707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       691332207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    398462090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4067919644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    369596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    515024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    473313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    464198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    455098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    259661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244532250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22915                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22914                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4078815                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             348618                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2324967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     379299                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2324967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   379299                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  28356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9703                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             89048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            155296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            144911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            148590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           125247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           100164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           149313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           241093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26920                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  73778728977                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11483055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116840185227                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32125.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50875.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1719411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  332230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2324967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               379299                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  335126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  423626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  402522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  326637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  243774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  172599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  118208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   54365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   37720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  28757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       614556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.659605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.101797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.310550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       252548     41.09%     41.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       171601     27.92%     69.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46239      7.52%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25908      4.22%     80.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17073      2.78%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11959      1.95%     85.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9350      1.52%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7662      1.25%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        72216     11.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       614556                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.225408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.455977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.998322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16687     72.82%     72.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5018     21.90%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          822      3.59%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          207      0.90%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           64      0.28%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           45      0.20%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           32      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           22      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22914                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.129479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.119269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.613230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21668     94.56%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              275      1.20%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              532      2.32%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              267      1.17%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               96      0.42%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22915                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              146983104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1814784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23653696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148797888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24275136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3454.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       555.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3497.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42545596000                       # Total gap between requests
system.mem_ctrls.avgGap                      15732.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5993728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32961536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       777792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30292032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       729088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29708672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       775680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29126272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     16618304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23653696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 140877546.882956355810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 774733243.346086621284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18281348.260246105492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 711988791.993899941444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 17136601.611184369773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 698277404.732142090797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 18231707.472573257983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 684588581.464780926704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 390599289.936950922012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 555960275.006673097610                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       523454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       478344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       469383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       459581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       264888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       379299                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2996343332                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  25854129075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    515246755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24035936460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    474792496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  23302133400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    514201250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22925497571                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  16221904888                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1066033983561                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31994.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49391.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42396.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50248.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41677.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49644.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42425.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49883.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61240.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2810537.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2618480760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1391763120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9348651900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          962975160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3358392960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19191350520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        176395200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37048009620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        870.782377                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    298188254                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1420640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40826830246                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1769470500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            940476900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7049150640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          966310740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3358392960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18659384910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        624366240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33367552890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        784.276330                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1467562024                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1420640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39657456476                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1574                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          788                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10012086.294416                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12771169.533635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          788    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     78147000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            788                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34656134500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7889524000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3521494                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3521494                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3521494                       # number of overall hits
system.cpu1.icache.overall_hits::total        3521494                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24855                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24855                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24855                       # number of overall misses
system.cpu1.icache.overall_misses::total        24855                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1785319499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1785319499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1785319499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1785319499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3546349                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3546349                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3546349                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3546349                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007009                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71829.390424                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71829.390424                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71829.390424                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71829.390424                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3493                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.924242                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23308                       # number of writebacks
system.cpu1.icache.writebacks::total            23308                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1547                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1547                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1547                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1547                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23308                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23308                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1655246499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1655246499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1655246499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1655246499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006572                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006572                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006572                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006572                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71016.239017                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71016.239017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71016.239017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71016.239017                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23308                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3521494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3521494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1785319499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1785319499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3546349                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3546349                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71829.390424                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71829.390424                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1547                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1547                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1655246499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1655246499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006572                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006572                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71016.239017                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71016.239017                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3623661                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23340                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.255398                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7116006                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7116006                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8522421                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8522421                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8522421                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8522421                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3179380                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3179380                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3179380                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3179380                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 237101779470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 237101779470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 237101779470                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 237101779470                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11701801                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11701801                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11701801                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11701801                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.271700                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.271700                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.271700                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.271700                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74574.847760                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74574.847760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74574.847760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74574.847760                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3695448                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       316519                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78849                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4540                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.867405                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.717841                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626506                       # number of writebacks
system.cpu1.dcache.writebacks::total           626506                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2540310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2540310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2540310                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2540310                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639070                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639070                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51920146413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51920146413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51920146413                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51920146413                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054613                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054613                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054613                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054613                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81243.285419                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81243.285419                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81243.285419                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81243.285419                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626504                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      7970018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7970018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3012054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3012054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 224634917000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 224634917000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10982072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10982072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.274270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.274270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74578.648656                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74578.648656                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2402050                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2402050                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  49244101000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  49244101000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80727.505066                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80727.505066                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       552403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        552403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       167326                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       167326                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12466862470                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12466862470                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       719729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.232485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.232485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74506.427393                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74506.427393                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       138260                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       138260                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29066                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29066                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2676045413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2676045413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040385                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040385                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92067.894206                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92067.894206                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30451                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30451                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1605                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1605                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43943500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43943500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.050069                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.050069                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27379.127726                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27379.127726                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          455                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          455                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1150                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1150                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035875                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035875                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15591.739130                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15591.739130                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24861                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24861                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5850                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5850                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45926000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45926000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30711                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30711                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.190485                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.190485                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7850.598291                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7850.598291                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5674                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5674                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     40393000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     40393000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.184755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.184755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7118.963694                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7118.963694                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3553500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3553500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3412500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3412500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1082                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1082                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2821                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2821                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     54915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     54915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3903                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3903                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.722777                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.722777                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19466.678483                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19466.678483                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2820                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2820                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     52094500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     52094500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.722521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.722521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18473.226950                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18473.226950                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.888467                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9230461                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639988                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.422866                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.888467                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24176899                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24176899                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42545658500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2626908                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       832451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2267872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3847897                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           483660                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14262                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22695                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36957                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          479                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143656                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2448156                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          566                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          566                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2095888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1903656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1876840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1842076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8254760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13956736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88310016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2983424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80206144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2987008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79107584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2955008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77600320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348106240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4794291                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27662784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7521268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.429500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.687122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4898808     65.13%     65.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2228185     29.63%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 213127      2.83%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 148650      1.98%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  32498      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7521268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5489792592                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         954428515                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37560557                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         937213214                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36903388                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1062301763                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163844813                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968232495                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37318683                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7510                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
