<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/admin/.cargo/registry/src/github.com-1ecc6299db9ec823/rp2040-pac-0.4.0/src/pio0.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>pio0.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../rp2040_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
</pre><pre class="rust"><code><span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - PIO control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctrl::CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - FIFO status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fstat</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fstat::FSTAT_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - FIFO debug register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fdebug</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fdebug::FDEBUG_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0c - FIFO levels&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">flevel</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">flevel::FLEVEL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10..0x20 - Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO. Attempting to write to a full FIFO has no effect on the FIFO state or contents, and sets the sticky FDEBUG_TXOVER error flag for this FIFO.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">txf</span>: [<span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">txf::TXF_SPEC</span><span class="op">&gt;</span>; <span class="number">4</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x20..0x30 - Direct read access to the RX FIFO for this state machine. Each read pops one word from the FIFO. Attempting to read from an empty FIFO has no effect on the FIFO state, and sets the sticky FDEBUG_RXUNDER error flag for this FIFO. The data returned to the system on a read from an empty FIFO is undefined.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">rxf</span>: [<span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">rxf::RXF_SPEC</span><span class="op">&gt;</span>; <span class="number">4</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x30 - State machine IRQ flags register. Write 1 to clear. There are 8 state machine IRQ flags, which can be set, cleared, and waited on by the state machines. There&#39;s no fixed association between flags and state machines -- any state machine can use any flag.  

 Any of the 8 flags can be used for timing synchronisation between state machines, using IRQ and WAIT instructions. The lower four of these flags are also routed out to system-level interrupt requests, alongside FIFO status interrupts -- see e.g. IRQ0_INTE.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">irq</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">irq::IRQ_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x34 - Writing a 1 to each of these bits will forcibly assert the corresponding IRQ. Note this is different to the INTF register: writing here affects PIO internal state. INTF just asserts the processor-facing IRQ signal for testing ISRs, and is not visible to the state machines.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">irq_force</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">irq_force::IRQ_FORCE_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x38 - There is a 2-flipflop synchronizer on each GPIO input, which protects PIO logic from metastabilities. This increases input delay, and for fast synchronous IO (e.g. SPI) these synchronizers may need to be bypassed. Each bit in this register corresponds to one GPIO.  
 0 -&gt; input is synchronized (default)  
 1 -&gt; synchronizer is bypassed  
 If in doubt, leave this register as all zeroes.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">input_sync_bypass</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">input_sync_bypass::INPUT_SYNC_BYPASS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x3c - Read to sample the pad output values PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dbg_padout</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dbg_padout::DBG_PADOUT_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x40 - Read to sample the pad output enables (direction) PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dbg_padoe</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dbg_padoe::DBG_PADOE_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x44 - The PIO hardware has some free parameters that may vary between chip products.  
 These should be provided in the chip datasheet, but are also exposed here.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dbg_cfginfo</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dbg_cfginfo::DBG_CFGINFO_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x48..0xc8 - Write-only access to instruction memory location %s&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">instr_mem</span>: [<span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">instr_mem::INSTR_MEM_SPEC</span><span class="op">&gt;</span>; <span class="number">32</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xc8..0x128 - Cluster SM%s, containing SM*_CLKDIV, SM*_EXECCTRL, SM*_SHIFTCTRL, SM*_ADDR, SM*_INSTR, SM*_PINCTRL&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm</span>: [<span class="ident">SM</span>; <span class="number">4</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x128 - Raw Interrupts&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">intr</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">intr::INTR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x12c..0x144 - Cluster SM_IRQ%s, containing IRQ*_INTE, IRQ*_INTF, IRQ*_INTS&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm_irq</span>: [<span class="ident">SM_IRQ</span>; <span class="number">2</span>],
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">SM</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Clock divisor register for state machine 0  
 Frequency = clock freq / (CLKDIV_INT + CLKDIV_FRAC / 256)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm_clkdiv</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm::sm_clkdiv::SM_CLKDIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - Execution/behavioural settings for state machine 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm_execctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm::sm_execctrl::SM_EXECCTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - Control behaviour of the input/output shift registers for state machine 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm_shiftctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm::sm_shiftctrl::SM_SHIFTCTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0c - Current instruction address of state machine 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm_addr</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm::sm_addr::SM_ADDR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10 - Read to see the instruction currently addressed by state machine 0&#39;s program counter  
 Write to execute an instruction immediately (including jumps) and then resume execution.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm_instr</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm::sm_instr::SM_INSTR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14 - State machine pin control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sm_pinctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm::sm_pinctrl::SM_PINCTRL_SPEC</span><span class="op">&gt;</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cluster SM%s, containing SM*_CLKDIV, SM*_EXECCTRL, SM*_SHIFTCTRL, SM*_ADDR, SM*_INSTR, SM*_PINCTRL&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sm</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">SM_IRQ</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Interrupt Enable for irq0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">irq_inte</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm_irq::irq_inte::IRQ_INTE_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - Interrupt Force for irq0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">irq_intf</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm_irq::irq_intf::IRQ_INTF_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - Interrupt status after masking &amp; forcing for irq0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">irq_ints</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident"><span class="self">self</span>::sm_irq::irq_ints::IRQ_INTS_SPEC</span><span class="op">&gt;</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cluster SM_IRQ%s, containing IRQ*_INTE, IRQ*_INTF, IRQ*_INTS&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sm_irq</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CTRL register accessor: an alias for `Reg&lt;CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctrl::CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;PIO control register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FSTAT register accessor: an alias for `Reg&lt;FSTAT_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FSTAT</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fstat::FSTAT_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FIFO status register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fstat</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FDEBUG register accessor: an alias for `Reg&lt;FDEBUG_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FDEBUG</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fdebug::FDEBUG_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FIFO debug register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fdebug</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FLEVEL register accessor: an alias for `Reg&lt;FLEVEL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FLEVEL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">flevel::FLEVEL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FIFO levels&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">flevel</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;TXF register accessor: an alias for `Reg&lt;TXF_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">TXF</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">txf::TXF_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO. Attempting to write to a full FIFO has no effect on the FIFO state or contents, and sets the sticky FDEBUG_TXOVER error flag for this FIFO.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">txf</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RXF register accessor: an alias for `Reg&lt;RXF_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RXF</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">rxf::RXF_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Direct read access to the RX FIFO for this state machine. Each read pops one word from the FIFO. Attempting to read from an empty FIFO has no effect on the FIFO state, and sets the sticky FDEBUG_RXUNDER error flag for this FIFO. The data returned to the system on a read from an empty FIFO is undefined.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">rxf</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;IRQ register accessor: an alias for `Reg&lt;IRQ_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">IRQ</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">irq::IRQ_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;State machine IRQ flags register. Write 1 to clear. There are 8 state machine IRQ flags, which can be set, cleared, and waited on by the state machines. There&#39;s no fixed association between flags and state machines -- any state machine can use any flag.  

 Any of the 8 flags can be used for timing synchronisation between state machines, using IRQ and WAIT instructions. The lower four of these flags are also routed out to system-level interrupt requests, alongside FIFO status interrupts -- see e.g. IRQ0_INTE.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">irq</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;IRQ_FORCE register accessor: an alias for `Reg&lt;IRQ_FORCE_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">IRQ_FORCE</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">irq_force::IRQ_FORCE_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Writing a 1 to each of these bits will forcibly assert the corresponding IRQ. Note this is different to the INTF register: writing here affects PIO internal state. INTF just asserts the processor-facing IRQ signal for testing ISRs, and is not visible to the state machines.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">irq_force</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;INPUT_SYNC_BYPASS register accessor: an alias for `Reg&lt;INPUT_SYNC_BYPASS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">INPUT_SYNC_BYPASS</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">input_sync_bypass::INPUT_SYNC_BYPASS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;There is a 2-flipflop synchronizer on each GPIO input, which protects PIO logic from metastabilities. This increases input delay, and for fast synchronous IO (e.g. SPI) these synchronizers may need to be bypassed. Each bit in this register corresponds to one GPIO.  
 0 -&gt; input is synchronized (default)  
 1 -&gt; synchronizer is bypassed  
 If in doubt, leave this register as all zeroes.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">input_sync_bypass</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DBG_PADOUT register accessor: an alias for `Reg&lt;DBG_PADOUT_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DBG_PADOUT</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dbg_padout::DBG_PADOUT_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read to sample the pad output values PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dbg_padout</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DBG_PADOE register accessor: an alias for `Reg&lt;DBG_PADOE_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DBG_PADOE</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dbg_padoe::DBG_PADOE_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Read to sample the pad output enables (direction) PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dbg_padoe</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DBG_CFGINFO register accessor: an alias for `Reg&lt;DBG_CFGINFO_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DBG_CFGINFO</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dbg_cfginfo::DBG_CFGINFO_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;The PIO hardware has some free parameters that may vary between chip products.  
 These should be provided in the chip datasheet, but are also exposed here.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dbg_cfginfo</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;INSTR_MEM register accessor: an alias for `Reg&lt;INSTR_MEM_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">INSTR_MEM</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">instr_mem::INSTR_MEM_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Write-only access to instruction memory location %s&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">instr_mem</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;INTR register accessor: an alias for `Reg&lt;INTR_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">INTR</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">intr::INTR_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Raw Interrupts&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">intr</span>;
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>