// Seed: 620848305
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2
);
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd99,
    parameter id_5 = 32'd57,
    parameter id_7 = 32'd66
) (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 _id_3,
    input uwire id_4,
    input wand _id_5[-1 : id_5  -  1]
);
  parameter id_7 = (1);
  reg [-1 : id_3  ^  id_7] id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_2
  );
  wire id_9, id_10;
  assign id_2 = -1;
  always_ff id_8 <= id_7;
  assign id_8 = id_9;
endmodule
