Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/SDx/2017.1/Vivado/bin/unwrapped/win64.o/xelab.exe -wto d21c5966e6ae4b15acea34973dae34bd --debug all --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
