\doxysection{/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g4xx\+\_\+hal\+\_\+pwr.h File Reference}
\label{stm32g4xx__hal__pwr_8h}\index{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_pwr.h@{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_pwr.h}}


Header file of PWR HAL module.  


{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ PWR\+\_\+\+PVDType\+Def}
\begin{DoxyCompactList}\small\item\em PWR PVD configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+0}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV0}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+1}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+2}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+3}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+4}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+5}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+6}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+7}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7}
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+NORMAL}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}~((uint32\+\_\+t)0x00010001)
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}~((uint32\+\_\+t)0x00010002)
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}~((uint32\+\_\+t)0x00010003)
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING}~((uint32\+\_\+t)0x00020001)
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+FALLING}~((uint32\+\_\+t)0x00020002)
\item 
\#define \textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING\+\_\+\+FALLING}~((uint32\+\_\+t)0x00020003)
\item 
\#define \textbf{ PWR\+\_\+\+MAINREGULATOR\+\_\+\+ON}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+ON}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR}
\item 
\#define \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ PWR\+\_\+\+EVENT\+\_\+\+LINE\+\_\+\+PVD}~((uint32\+\_\+t)0x00010000)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether or not a specific PWR flag is set. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear a specific PWR flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}()~SET\+\_\+\+BIT(EXTI-\/$>$IMR1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$IMR1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}()~SET\+\_\+\+BIT(EXTI-\/$>$EMR1, \textbf{ PWR\+\_\+\+EVENT\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Enable the PVD Event Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$EMR1, \textbf{ PWR\+\_\+\+EVENT\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Disable the PVD Event Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}()~SET\+\_\+\+BIT(EXTI-\/$>$RTSR1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$RTSR1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}()~SET\+\_\+\+BIT(EXTI-\/$>$FTSR1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$FTSR1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}()
\begin{DoxyCompactList}\small\item\em Enable the PVD Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}()
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}()~SET\+\_\+\+BIT(EXTI-\/$>$SWIER1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}()~(EXTI-\/$>$PR1 \& \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Check whether or not the PVD EXTI interrupt flag is set. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}()~WRITE\+\_\+\+REG(EXTI-\/$>$PR1, \textbf{ PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD})
\begin{DoxyCompactList}\small\item\em Clear the PVD EXTI interrupt flag. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+LEVEL}(LEVEL)
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+REGULATOR}(REGULATOR)
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+SLEEP\+\_\+\+ENTRY}(ENTRY)~(((ENTRY) == \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}) $\vert$$\vert$ ((ENTRY) == \textbf{ PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}))
\item 
\#define \textbf{ IS\+\_\+\+PWR\+\_\+\+STOP\+\_\+\+ENTRY}(ENTRY)~(((ENTRY) == \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}) $\vert$$\vert$ ((ENTRY) == \textbf{ PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}) )
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+De\+Init} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+Bk\+Up\+Access} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+PWR\+\_\+\+Config\+PVD} (\textbf{ PWR\+\_\+\+PVDType\+Def} $\ast$s\+Config\+PVD)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+PVD} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+PVD} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pin\+Polarity)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+SLEEPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t SLEEPEntry)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+STOPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t STOPEntry)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+STANDBYMode} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+Sleep\+On\+Exit} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+Sleep\+On\+Exit} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+SEVOn\+Pend} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+SEVOn\+Pend} (void)
\item 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+PVDCallback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

