#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul  9 14:00:33 2024
# Process ID: 5858
# Current directory: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl
# Command line: vivado
# Log file: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/vivado.log
# Journal file: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/vivado.jou
# Running On: pc040, OS: Linux, CPU Frequency: 1837.776 MHz, CPU Physical cores: 16, Host memory: 32836 MB
#-----------------------------------------------------------
start_gui
open_project /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
open_wave_config {/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/top_tb_behav.wcfg}
restart
run 500 ns
restart
run 500 ns
relaunch_sim
save_wave_config {/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/top_tb_behav.wcfg}
save_wave_config {/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/top_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/top_tb_behav.wcfg}
relaunch_sim
relaunch_sim
restart
add_bp {/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd} 142
run 500 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
remove_bps -file {/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd} -line 142
run 500 ns
save_wave_config {/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/top_tb_behav.wcfg}
open_project /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.xpr
update_compile_order -fileset sources_1
