void F_1 ( int V_1 )\r\n{\r\nstruct V_2 * V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nif ( V_1 == 0 )\r\nV_3 -> V_4 = 1 ;\r\nV_3 -> V_5 = F_3 ( V_1 ) ;\r\nV_3 -> V_6 = F_4 ( V_1 ) ;\r\nV_3 -> V_7 = F_5 () & V_8 ;\r\nif ( F_6 () )\r\nV_3 -> V_9 = F_7 ( V_1 ) ;\r\nelse\r\nV_3 -> V_9 = 0 ;\r\nF_8 ( & V_3 -> V_10 ) ;\r\n}\r\nstatic int F_9 ( int V_11 )\r\n{\r\nswitch ( V_11 ) {\r\ncase V_12 :\r\nreturn 12 ;\r\ncase V_13 :\r\nreturn 125 ;\r\ncase V_14 :\r\nreturn 126 ;\r\ncase V_15 :\r\nreturn 127 ;\r\ncase V_16 :\r\nreturn 128 ;\r\ncase V_17 :\r\nreturn 114 ;\r\ncase V_18 :\r\nreturn 115 ;\r\ncase V_19 :\r\nreturn 116 ;\r\ncase V_20 :\r\nreturn 133 ;\r\ncase V_21 :\r\nreturn 134 ;\r\ncase V_22 :\r\nreturn 143 ;\r\ncase V_23 :\r\nreturn 151 ;\r\ncase V_24 :\r\nreturn 152 ;\r\ncase V_25 :\r\nreturn 153 ;\r\ncase F_10 ( 0 ) :\r\ncase F_10 ( 1 ) :\r\ncase F_10 ( 2 ) :\r\ncase F_10 ( 3 ) :\r\nreturn 191 + V_11 - V_26 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_11 ( int V_11 )\r\n{\r\nT_1 V_27 ;\r\nint V_28 , V_29 ;\r\nV_28 = 0 ;\r\nswitch ( V_11 ) {\r\ncase V_20 :\r\nV_28 = F_12 ( 0 ) ;\r\nbreak;\r\ncase V_21 :\r\nV_28 = F_13 ( 0 ) ;\r\nbreak;\r\ncase V_25 :\r\nV_28 = F_14 ( 0 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\ncase V_16 :\r\nif ( F_15 () )\r\nV_28 = F_16 ( 0 ) ;\r\nelse\r\nV_28 = F_17 ( 0 ) ;\r\nbreak;\r\ncase V_22 :\r\nV_28 = F_18 ( 0 ) ;\r\nbreak;\r\ncase V_12 :\r\nV_28 = F_19 ( 0 ) ;\r\nbreak;\r\ncase V_23 :\r\nV_28 = F_20 ( 0 ) ;\r\nbreak;\r\ncase V_24 :\r\nV_28 = F_21 ( 0 ) ;\r\nbreak;\r\ndefault:\r\nif ( F_15 () ) {\r\nswitch ( V_11 ) {\r\ncase V_30 :\r\nV_28 = F_22 ( 0 ) ;\r\nbreak;\r\ncase V_31 :\r\nV_28 = F_23 ( 0 ) ;\r\nbreak;\r\ncase V_32 :\r\nV_28 = F_24 ( 0 ) ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_11 ) {\r\ncase V_33 :\r\nV_28 = F_25 ( 0 ) ;\r\nbreak;\r\ncase V_34 :\r\nV_28 = F_26 ( 0 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_28 = F_27 ( 0 ) ;\r\nbreak;\r\ncase V_36 :\r\nV_28 = F_28 ( 0 ) ;\r\nbreak;\r\ncase V_37 :\r\nV_28 = F_29 ( 0 ) ;\r\nbreak;\r\ncase V_38 :\r\nV_28 = F_30 ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_28 != 0 ) {\r\nT_2 V_39 ;\r\nV_27 = F_31 ( V_28 ) ;\r\nV_39 = F_32 ( V_27 , V_40 ) ;\r\nif ( V_39 == 0xffffffff ) {\r\nV_29 = - 1 ;\r\n} else {\r\nV_29 = V_39 & 0xffff ;\r\nswitch ( V_11 ) {\r\ncase V_14 :\r\nV_29 = V_29 + 1 ; break;\r\ncase V_15 :\r\nV_29 = V_29 + 2 ; break;\r\ncase V_16 :\r\nV_29 = V_29 + 3 ; break;\r\n}\r\n}\r\n} else if ( V_11 >= F_10 ( 0 ) &&\r\nV_11 <= F_10 ( 3 ) ) {\r\nV_29 = F_33 ( V_11 -\r\nV_26 ) ;\r\n} else {\r\nV_29 = - 1 ;\r\n}\r\nreturn V_29 ;\r\n}\r\nint F_34 ( int V_11 )\r\n{\r\nif ( V_11 >= F_35 ( 0 ) && V_11 <= F_35 ( 3 ) )\r\nreturn - 2 ;\r\nif ( V_11 >= F_36 ( 0 ) && V_11 <= F_36 ( 3 ) )\r\nreturn - 2 ;\r\nif ( F_6 () )\r\nreturn F_9 ( V_11 ) ;\r\nelse\r\nreturn F_11 ( V_11 ) ;\r\n}\r\nstatic unsigned int F_37 ( int V_1 , int V_41 )\r\n{\r\nunsigned int V_42 , V_43 , V_44 , V_45 ;\r\nT_1 V_46 , V_5 , V_47 ;\r\nif ( F_6 () ) {\r\nV_47 = F_38 ( V_1 ) ;\r\nV_43 = F_39 ( V_47 ,\r\nF_40 ( V_41 ) ) ;\r\nV_44 = F_39 ( V_47 ,\r\nF_41 ( V_41 ) ) ;\r\n} else {\r\nV_5 = F_2 ( V_1 ) -> V_5 ;\r\nV_43 = F_39 ( V_5 ,\r\nF_42 ( V_41 ) ) ;\r\nV_44 = F_39 ( V_5 ,\r\nF_43 ( V_41 ) ) ;\r\n}\r\nswitch ( ( V_43 >> 24 ) & 0x7 ) {\r\ncase 1 :\r\nV_42 = 2 ;\r\nbreak;\r\ncase 3 :\r\nV_42 = 4 ;\r\nbreak;\r\ncase 7 :\r\nV_42 = 8 ;\r\nbreak;\r\ncase 6 :\r\nV_42 = 16 ;\r\nbreak;\r\ncase 0 :\r\ndefault:\r\nV_42 = 1 ;\r\nbreak;\r\n}\r\nV_46 = 1000000ULL * ( 400 * 3 + 100 * ( V_44 & 0x3f ) ) ;\r\nV_45 = 3 * V_42 ;\r\nF_44 ( V_46 , V_45 ) ;\r\nreturn ( unsigned int ) V_46 ;\r\n}\r\nstatic unsigned int F_45 ( int V_1 , int V_41 )\r\n{\r\nunsigned int V_48 , V_49 , V_50 , V_51 ;\r\nunsigned int V_52 , V_53 , V_45 ;\r\nT_1 V_46 , V_5 ;\r\nV_5 = F_2 ( V_1 ) -> V_5 ;\r\nV_52 = F_39 ( V_5 , V_54 ) ;\r\nV_53 = F_39 ( V_5 , V_55 ) ;\r\nV_48 = ( ( V_52 >> 10 ) & 0x7f ) + 1 ;\r\nV_49 = ( ( V_52 >> 8 ) & 0x3 ) + 1 ;\r\nV_51 = ( ( V_52 >> 30 ) & 0x3 ) + 1 ;\r\nV_50 = ( ( V_53 >> ( V_41 * 4 ) ) & 0xf ) + 1 ;\r\nV_46 = 800000000ULL * V_48 ;\r\nV_45 = 3 * V_49 * V_51 * V_50 ;\r\nF_44 ( V_46 , V_45 ) ;\r\nreturn ( unsigned int ) V_46 ;\r\n}\r\nunsigned int F_46 ( int V_1 , int V_41 )\r\n{\r\nif ( F_15 () )\r\nreturn F_37 ( V_1 , V_41 ) ;\r\nelse\r\nreturn F_45 ( V_1 , V_41 ) ;\r\n}\r\nstatic unsigned int F_47 ( int V_1 )\r\n{\r\nT_3 V_43 , V_56 , V_57 , V_42 , V_58 ;\r\nT_3 V_59 , V_60 , V_61 , V_62 , V_63 , V_64 ;\r\nT_4 V_5 , V_65 , V_66 , V_47 , V_67 ;\r\nV_5 = F_2 ( V_1 ) -> V_5 ;\r\nV_47 = F_38 ( V_1 ) ;\r\nV_58 = F_6 () ;\r\nif ( V_58 )\r\nV_66 = ( F_39 ( V_5 ,\r\nV_68 ) >> 18 ) & 0x3 ;\r\nelse\r\nV_66 = ( F_39 ( V_5 ,\r\nV_54 ) >> 18 ) & 0x3 ;\r\nswitch ( V_66 ) {\r\ncase 0 :\r\nV_67 = 200000000ULL ;\r\nV_63 = 3 ;\r\nbreak;\r\ncase 1 :\r\nV_67 = 100000000ULL ;\r\nV_63 = 1 ;\r\nbreak;\r\ncase 2 :\r\nV_67 = 125000000ULL ;\r\nV_63 = 1 ;\r\nbreak;\r\ncase 3 :\r\nV_67 = 400000000ULL ;\r\nV_63 = 3 ;\r\nbreak;\r\n}\r\nif ( V_58 ) {\r\nV_62 = F_39 ( V_47 ,\r\nV_69 ) & 0x3 ;\r\nswitch ( V_62 ) {\r\ncase 0 :\r\nV_43 = F_39 ( V_47 ,\r\nV_70 ) ;\r\nV_56 = F_39 ( V_47 ,\r\nV_71 ) ;\r\nbreak;\r\ncase 1 :\r\nV_43 = F_39 ( V_47 ,\r\nF_48 ( 0 ) ) ;\r\nV_56 = F_39 ( V_47 ,\r\nF_49 ( 0 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_43 = F_39 ( V_47 ,\r\nF_48 ( 1 ) ) ;\r\nV_56 = F_39 ( V_47 ,\r\nF_49 ( 1 ) ) ;\r\nbreak;\r\ncase 3 :\r\nV_43 = F_39 ( V_47 ,\r\nF_48 ( 2 ) ) ;\r\nV_56 = F_39 ( V_47 ,\r\nF_49 ( 2 ) ) ;\r\nbreak;\r\n}\r\n} else {\r\nV_62 = ( F_39 ( V_5 ,\r\nV_72 ) >> 22 ) & 0x3 ;\r\nswitch ( V_62 ) {\r\ncase 0 :\r\nV_43 = F_39 ( V_5 ,\r\nV_73 ) ;\r\nV_56 = F_39 ( V_5 ,\r\nV_74 ) ;\r\nbreak;\r\ncase 1 :\r\nV_43 = F_39 ( V_5 ,\r\nF_50 ( 0 ) ) ;\r\nV_56 = F_39 ( V_5 ,\r\nF_51 ( 0 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_43 = F_39 ( V_5 ,\r\nF_50 ( 1 ) ) ;\r\nV_56 = F_39 ( V_5 ,\r\nF_51 ( 1 ) ) ;\r\nbreak;\r\ncase 3 :\r\nV_43 = F_39 ( V_5 ,\r\nF_50 ( 2 ) ) ;\r\nV_56 = F_39 ( V_5 ,\r\nF_51 ( 2 ) ) ;\r\nbreak;\r\n}\r\n}\r\nV_57 = ( V_43 >> 5 ) & 0x7 ;\r\nV_42 = ( V_43 >> 24 ) & 0x7 ;\r\nV_59 = V_56 & 0xff ;\r\nV_60 = ( V_56 >> 8 ) & 0x1fff ;\r\nswitch ( V_42 ) {\r\ncase 1 :\r\nV_42 = 2 ;\r\nbreak;\r\ncase 3 :\r\nV_42 = 4 ;\r\nbreak;\r\ncase 7 :\r\nV_42 = 8 ;\r\nbreak;\r\ncase 6 :\r\nV_42 = 16 ;\r\nbreak;\r\ncase 0 :\r\ndefault:\r\nV_42 = 1 ;\r\nbreak;\r\n}\r\nV_60 = V_60 / ( 1 << 13 ) ;\r\nV_65 = ( ( V_67 >> 1 ) * ( 6 + V_59 ) ) + V_60 ;\r\nV_61 = ( 1 << V_57 ) * V_42 * V_63 ;\r\nif ( V_61 > 0 )\r\nF_44 ( V_65 , V_61 ) ;\r\nif ( V_58 )\r\nV_64 = F_39 ( V_47 ,\r\nV_75 ) & 0x3 ;\r\nelse\r\nV_64 = ( F_39 ( V_5 ,\r\nV_76 ) >> 22 ) & 0x3 ;\r\nF_44 ( V_65 , 1 << V_64 ) ;\r\nreturn V_65 ;\r\n}\r\nunsigned int F_52 ( int V_1 )\r\n{\r\nif ( F_15 () )\r\nreturn F_47 ( V_1 ) ;\r\nelse\r\nreturn 133333333 ;\r\n}\r\nunsigned int F_53 ( void )\r\n{\r\nreturn F_46 ( 0 , 0 ) ;\r\n}\r\nint F_54 ( int V_1 , T_1 * V_77 , int V_78 )\r\n{\r\nT_1 V_79 , V_80 , V_81 ;\r\nT_2 V_39 ;\r\nunsigned int V_82 , V_83 , V_84 ;\r\nint V_85 , V_86 , V_87 ;\r\nV_79 = F_55 ( 0 ) ;\r\nV_87 = 0 ;\r\nfor ( V_85 = 0 ; V_85 < 8 ; V_85 ++ ) {\r\nif ( V_87 + 1 >= V_78 )\r\nbreak;\r\nif ( F_6 () ) {\r\nV_82 = F_56 ( V_85 ) ;\r\nV_83 = F_57 ( V_85 ) ;\r\nV_84 = F_58 ( V_85 ) ;\r\n} else {\r\nV_82 = F_59 ( V_85 ) ;\r\nV_83 = F_60 ( V_85 ) ;\r\nV_84 = F_61 ( V_85 ) ;\r\n}\r\nif ( V_1 >= 0 ) {\r\nV_39 = F_62 ( V_79 , V_84 ) ;\r\nV_86 = ( V_39 >> 1 ) & 0x3 ;\r\nif ( V_86 != V_1 )\r\ncontinue;\r\n}\r\nV_39 = F_62 ( V_79 , V_82 ) ;\r\nV_39 = ( V_39 >> 12 ) & 0xfffff ;\r\nV_80 = ( T_1 ) V_39 << 20 ;\r\nV_39 = F_62 ( V_79 , V_83 ) ;\r\nV_39 = ( V_39 >> 12 ) & 0xfffff ;\r\nif ( V_39 == 0 )\r\ncontinue;\r\nV_81 = ( ( T_1 ) V_39 + 1 ) << 20 ;\r\nV_77 [ V_87 ] = V_80 ;\r\nV_77 [ V_87 + 1 ] = V_81 ;\r\nV_87 += 2 ;\r\n}\r\nreturn V_87 ;\r\n}
