{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530459554890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530459554895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  1 12:39:14 2018 " "Processing started: Sun Jul  1 12:39:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530459554895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530459554895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addULA -c addULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off addULA -c addULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530459554895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530459555144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addULA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addULA " "Found entity 1: addULA" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530459555237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530459555237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addULA " "Elaborating entity \"addULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530459555311 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[7\] GND " "Pin \"instr\[7\]\" is stuck at GND" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[6\] GND " "Pin \"instr\[6\]\" is stuck at GND" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[5\] GND " "Pin \"instr\[5\]\" is stuck at GND" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[4\] GND " "Pin \"instr\[4\]\" is stuck at GND" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[3\] VCC " "Pin \"instr\[3\]\" is stuck at VCC" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[2\] GND " "Pin \"instr\[2\]\" is stuck at GND" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[1\] VCC " "Pin \"instr\[1\]\" is stuck at VCC" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[0\] GND " "Pin \"instr\[0\]\" is stuck at GND" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/addULA/addULA.bdf" { { 208 600 776 224 "instr\[7..0\]" "" } { 352 392 496 362 "instr\[1\]" "" } { 328 368 496 338 "instr\[2\]" "" } { 376 368 496 386 "instr\[0\]" "" } { 280 368 496 290 "instr\[4\]" "" } { 256 368 496 266 "instr\[5\]" "" } { 232 368 496 242 "instr\[6\]" "" } { 208 368 496 218 "instr\[7\]" "" } { 304 392 496 314 "instr\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530459555685 "|addULA|instr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530459555685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530459555918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530459555918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530459556028 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530459556028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530459556028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530459556073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  1 12:39:16 2018 " "Processing ended: Sun Jul  1 12:39:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530459556073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530459556073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530459556073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530459556073 ""}
