Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 21 14:09:16 2020
| Host         : S0ck3tSlash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.697        0.000                      0                  284        0.085        0.000                      0                  284        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.697        0.000                      0                  284        0.085        0.000                      0                  284        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.509%)  route 3.209ns (79.491%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.926     9.247    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.945    b1_press_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.509%)  route 3.209ns (79.491%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.926     9.247    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.945    b1_press_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.509%)  route 3.209ns (79.491%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.926     9.247    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.945    b1_press_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.509%)  route 3.209ns (79.491%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.926     9.247    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.945    b1_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.250%)  route 3.068ns (78.750%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.785     9.106    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[12]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X65Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.970    b1_press_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.250%)  route 3.068ns (78.750%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.785     9.106    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[13]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X65Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.970    b1_press_cond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.250%)  route 3.068ns (78.750%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.785     9.106    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X65Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.970    b1_press_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.250%)  route 3.068ns (78.750%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.785     9.106    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X65Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.970    b1_press_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.828ns (22.105%)  route 2.918ns (77.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.635     8.956    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y53         FDRE                                         r  b1_press_cond/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  b1_press_cond/M_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.945    b1_press_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.828ns (22.105%)  route 2.918ns (77.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.626     5.210    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.823     6.489    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.613 f  b1_press_cond/b1_light_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     7.065    b1_press_cond/b1_light_OBUF_inst_i_5_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.189 f  b1_press_cond/b1_light_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.197    b1_press_cond/b1_light_OBUF_inst_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.321 r  b1_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.635     8.956    b1_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y53         FDRE                                         r  b1_press_cond/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.913    b1_press_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  b1_press_cond/M_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.945    b1_press_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  5.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/Q
                         net (fo=1, routed)           0.114     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[7]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.975    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.028    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_7
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.494%)  route 0.225ns (61.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=46, routed)          0.225     1.906    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[0]_0[0]
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_R)         0.009     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.494%)  route 0.225ns (61.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=46, routed)          0.225     1.906    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[0]_0[0]
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_R)         0.009     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.494%)  route 0.225ns (61.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=46, routed)          0.225     1.906    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[0]_0[0]
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_R)         0.009     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.494%)  route 0.225ns (61.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=46, routed)          0.225     1.906    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[0]_0[0]
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_R)         0.009     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/Q
                         net (fo=1, routed)           0.114     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[7]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.975    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.041 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.041    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_5
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/Q
                         net (fo=1, routed)           0.114     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[7]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.975    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.064 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.064    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_6
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/Q
                         net (fo=1, routed)           0.114     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[7]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.975    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.066 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.066    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_4
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/Q
                         net (fo=1, routed)           0.114     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[7]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.975    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.015 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.015    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.068 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.068    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__2_n_7
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.596     1.540    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/Q
                         net (fo=1, routed)           0.114     1.818    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[7]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.975    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.015 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.015    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.081 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.081    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__2_n_5
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y51   b1_press_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53   b1_press_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53   b1_press_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y55   b1_press_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y55   b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   b2_press_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   b2_press_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   b2_press_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   b2_press_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   b2_press_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   b2_press_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   b2_press_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   b2_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   b2_press_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   b2_press_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y53   b1_press_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y53   b1_press_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   b1_press_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   b1_press_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   b1_press_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   b1_press_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y55   b1_press_cond/M_ctr_q_reg[19]/C



