srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "E:/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "E:/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "E:/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "E:/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "E:/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "E:/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "E:/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity ASU_4bit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity asu_4bit (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Adder_3bit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity adder_3bit (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Decoder_2_to_4 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity decoder_2_to_4 (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Decoder_3_to_8 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity decoder_3_to_8 (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity FA (VHDL-1012)
INFO: analyzing architecture Behavioral of entity fa (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity HA (VHDL-1012)
INFO: analyzing architecture Behavioral of entity ha (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Instruction_Decoder (VHDL-1012)
INFO: analyzing architecture Behavioral of entity instruction_decoder (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Akind/AppData/Local/Temp/VivadoEditorAssist4206003401147052126.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity LUT_16_7 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity lut_16_7 (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Mux_2_to_1_3bit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity mux_2_to_1_3bit (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Mux_2_to_1_4bit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity mux_2_to_1_4bit (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Mux_8_to_1_4bit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity mux_8_to_1_4bit (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Akind/AppData/Local/Temp/VivadoEditorAssist5733377366963338988.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Nano_Processor (VHDL-1012)
INFO: analyzing architecture Behavioral of entity nano_processor (VHDL-9006)
C:/Users/Akind/AppData/Local/Temp/VivadoEditorAssist5733377366963338988.tmp(241): ERROR: asu_ctrl is not declared (VHDL-1241)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Program_ROM (VHDL-1012)
INFO: analyzing architecture Behavioral of entity program_rom (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Reg_3bit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity reg_3bit (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Reg_4bit (VHDL-1012)
INFO: analyzing architecture Behavioral of entity reg_4bit (VHDL-9006)
-- Analyzing VHDL file "E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Register_Bank (VHDL-1012)
INFO: analyzing architecture Behavioral of entity register_bank (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Akind/AppData/Local/Temp/VivadoEditorAssist9169176121377201827.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Slow_Clock (VHDL-1012)
INFO: analyzing architecture Behavioral of entity slow_clock (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Akind/AppData/Local/Temp/VivadoEditorAssist1681286766175814278.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity System (VHDL-1012)
INFO: analyzing architecture Behavioral of entity system (VHDL-9006)
srcscan exits with return value 0
