
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 809.531 ; gain = 177.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:109]
INFO: [Synth 8-6157] synthesizing module 'vga_controller_640_60' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:8]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 525 - type: integer 
	Parameter HLINES bound to: 640 - type: integer 
	Parameter HFP bound to: 648 - type: integer 
	Parameter HSP bound to: 744 - type: integer 
	Parameter VLINES bound to: 480 - type: integer 
	Parameter VFP bound to: 482 - type: integer 
	Parameter VSP bound to: 484 - type: integer 
	Parameter SPP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller_640_60' (1#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:8]
INFO: [Synth 8-6157] synthesizing module 'CPU_wrapper' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/CPU.v:38]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 12 - type: integer 
	Parameter MEM_INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/CPU.v:54]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 12 - type: integer 
	Parameter MEM_INIT_FILE bound to: C:/Users/bupochen/EC551/Lab1/meminit.txt - type: string 
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register_file.v:23]
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register.v:24]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register.v:24]
INFO: [Synth 8-6157] synthesizing module 'regselect' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register_file.v:72]
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regselect' (3#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register_file.v:72]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (4#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/ALU.v:23]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/memory.v:11]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 12 - type: integer 
	Parameter MEM_INIT_FILE bound to: C:/Users/bupochen/EC551/Lab1/meminit.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/bupochen/EC551/Lab1/meminit.txt' is read successfully [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/memory.v:34]
INFO: [Synth 8-6155] done synthesizing module 'memory' (6#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/memory.v:11]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register.v:24]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter RESET_VAL bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (6#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/register.v:24]
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/fetch_unit.v:23]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (7#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/fetch_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_controller' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/memory_controller.v:23]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_controller' (8#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/memory_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/CPU.v:101]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDRESS_LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control' (9#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/CPU.v:101]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (10#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/CPU.v:54]
INFO: [Synth 8-6155] done synthesizing module 'CPU_wrapper' (11#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/CPU.v:38]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/font_rom.v:8]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (12#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/font_rom.v:8]
INFO: [Synth 8-6157] synthesizing module 'map4' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:58]
INFO: [Synth 8-6157] synthesizing module 'map' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:68]
INFO: [Synth 8-6155] done synthesizing module 'map' (13#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:68]
INFO: [Synth 8-6155] done synthesizing module 'map4' (14#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:58]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:93]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (15#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:93]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:109]
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
WARNING: [Synth 8-3331] design memory_controller has unconnected port R_out_adress[15]
WARNING: [Synth 8-3331] design memory_controller has unconnected port R_out_adress[14]
WARNING: [Synth 8-3331] design memory_controller has unconnected port R_out_adress[13]
WARNING: [Synth 8-3331] design memory_controller has unconnected port R_out_adress[12]
WARNING: [Synth 8-3331] design fetch_unit has unconnected port PC_out[15]
WARNING: [Synth 8-3331] design fetch_unit has unconnected port PC_out[14]
WARNING: [Synth 8-3331] design fetch_unit has unconnected port PC_out[13]
WARNING: [Synth 8-3331] design fetch_unit has unconnected port PC_out[12]
WARNING: [Synth 8-3331] design memory has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 874.551 ; gain = 242.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 874.551 ; gain = 242.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 874.551 ; gain = 242.652
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1006.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.641 ; gain = 374.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.641 ; gain = 374.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.641 ; gain = 374.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/new/ALU.v:30]
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [C:/Users/bupochen/EC551/Lab1/Lab1.srcs/sources_1/imports/vga.v:156]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.641 ; gain = 374.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               11 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  64 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 5     
	  63 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  64 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  63 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_file 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 5     
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CPU_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module hex7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port LED_out[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED_out[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[0]__0' (FDS) to 'epyc/epyc/PC/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[1]' (FDS) to 'epyc/epyc/PC/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[2]' (FDS) to 'epyc/epyc/PC/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[3]' (FDS) to 'epyc/epyc/PC/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[4]' (FDS) to 'epyc/epyc/PC/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[5]' (FDR) to 'epyc/epyc/PC/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[6]' (FDR) to 'epyc/epyc/PC/q_reg[6]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[7]' (FDR) to 'epyc/epyc/PC/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[8]' (FDR) to 'epyc/epyc/PC/q_reg[8]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[9]' (FDR) to 'epyc/epyc/PC/q_reg[9]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[10]' (FDR) to 'epyc/epyc/PC/q_reg[10]'
INFO: [Synth 8-3886] merging instance 'epyc/epyc/PC/q_reg_rep[11]' (FDR) to 'epyc/epyc/PC/q_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------+---------------+----------------+
|Module Name | RTL Object                   | Depth x Width | Implemented As | 
+------------+------------------------------+---------------+----------------+
|top         | nolabel_line156/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------+-----------+----------------------+-------------------+
|epyc        | epyc/mem/mem_reg | Implied   | 4 K x 16             | RAM128X1D x 512   | 
+------------+------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/nolabel_line156/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------+-----------+----------------------+-------------------+
|epyc        | epyc/mem/mem_reg | Implied   | 4 K x 16             | RAM128X1D x 512   | 
+------------+------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance nolabel_line156/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |     8|
|3     |LUT1      |     6|
|4     |LUT2      |   259|
|5     |LUT3      |    51|
|6     |LUT4      |   103|
|7     |LUT5      |   243|
|8     |LUT6      |   612|
|9     |MUXF7     |   128|
|10    |RAM128X1D |   512|
|11    |RAMB18E1  |     1|
|12    |FDRE      |   167|
|13    |FDSE      |    76|
|14    |LD        |    11|
|15    |IBUF      |     4|
|16    |OBUF      |    42|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+-------------------------+------+
|      |Instance               |Module                   |Cells |
+------+-----------------------+-------------------------+------+
|1     |top                    |                         |  2225|
|2     |  SEGMENT              |hex7seg                  |     4|
|3     |  PC                   |map4                     |     4|
|4     |    \genblk1[1].map0   |map_30                   |     4|
|5     |  R0                   |map4_0                   |     4|
|6     |    \genblk1[1].map0   |map_27                   |     2|
|7     |    \genblk1[2].map0   |map_28                   |     1|
|8     |    \genblk1[3].map0   |map_29                   |     1|
|9     |  R1                   |map4_1                   |     6|
|10    |    \genblk1[0].map0   |map_24                   |     1|
|11    |    \genblk1[2].map0   |map_25                   |     4|
|12    |    \genblk1[3].map0   |map_26                   |     1|
|13    |  R2                   |map4_2                   |     9|
|14    |    \genblk1[0].map0   |map_20                   |     1|
|15    |    \genblk1[1].map0   |map_21                   |     3|
|16    |    \genblk1[2].map0   |map_22                   |     2|
|17    |    \genblk1[3].map0   |map_23                   |     3|
|18    |  R3                   |map4_3                   |     4|
|19    |    \genblk1[1].map0   |map_17                   |     1|
|20    |    \genblk1[2].map0   |map_18                   |     1|
|21    |    \genblk1[3].map0   |map_19                   |     2|
|22    |  R4                   |map4_4                   |     7|
|23    |    \genblk1[0].map0   |map_13                   |     1|
|24    |    \genblk1[1].map0   |map_14                   |     2|
|25    |    \genblk1[2].map0   |map_15                   |     2|
|26    |    \genblk1[3].map0   |map_16                   |     2|
|27    |  R5                   |map4_5                   |     6|
|28    |    \genblk1[0].map0   |map                      |     2|
|29    |    \genblk1[1].map0   |map_11                   |     3|
|30    |    \genblk1[3].map0   |map_12                   |     1|
|31    |  epyc                 |CPU_wrapper              |  1792|
|32    |    epyc               |CPU                      |  1791|
|33    |      PC               |register__parameterized0 |   320|
|34    |      alu              |ALU                      |    12|
|35    |      controller       |control                  |     4|
|36    |      mem              |memory                   |   992|
|37    |      registers        |register_file            |   462|
|38    |        \genblk1[0].R  |register                 |    41|
|39    |        \genblk1[1].R  |register_6               |    32|
|40    |        \genblk1[2].R  |register_7               |    35|
|41    |        \genblk1[3].R  |register_8               |    82|
|42    |        \genblk1[4].R  |register_9               |   238|
|43    |        \genblk1[5].R  |register_10              |    34|
|44    |  nolabel_line156      |font_rom                 |     5|
|45    |  vga_controller       |vga_controller_640_60    |   313|
+------+-----------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1098.316 ; gain = 334.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.316 ; gain = 466.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1098.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 523 instances were transformed.
  LD => LDCE: 11 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 512 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.316 ; gain = 745.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1098.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bupochen/EC551/Lab1/Lab1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 23:37:48 2022...
