// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "soft_max.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic soft_max::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic soft_max::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> soft_max::ap_ST_fsm_state1 = "1";
const sc_lv<7> soft_max::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> soft_max::ap_ST_fsm_state4 = "100";
const sc_lv<7> soft_max::ap_ST_fsm_pp1_stage0 = "1000";
const sc_lv<7> soft_max::ap_ST_fsm_state10 = "10000";
const sc_lv<7> soft_max::ap_ST_fsm_pp2_stage0 = "100000";
const sc_lv<7> soft_max::ap_ST_fsm_state38 = "1000000";
const bool soft_max::ap_const_boolean_1 = true;
const sc_lv<32> soft_max::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> soft_max::ap_const_lv32_1 = "1";
const bool soft_max::ap_const_boolean_0 = false;
const sc_lv<1> soft_max::ap_const_lv1_0 = "0";
const sc_lv<32> soft_max::ap_const_lv32_2 = "10";
const sc_lv<32> soft_max::ap_const_lv32_3 = "11";
const sc_lv<32> soft_max::ap_const_lv32_4 = "100";
const sc_lv<32> soft_max::ap_const_lv32_5 = "101";
const sc_lv<1> soft_max::ap_const_lv1_1 = "1";
const sc_lv<14> soft_max::ap_const_lv14_0 = "00000000000000";
const sc_lv<4> soft_max::ap_const_lv4_0 = "0000";
const sc_lv<4> soft_max::ap_const_lv4_A = "1010";
const sc_lv<4> soft_max::ap_const_lv4_1 = "1";
const sc_lv<8> soft_max::ap_const_lv8_0 = "00000000";
const sc_lv<32> soft_max::ap_const_lv32_6 = "110";

soft_max::soft_max(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_exp_15_7_s_fu_155 = new exp_15_7_s("grp_exp_15_7_s_fu_155");
    grp_exp_15_7_s_fu_155->ap_clk(ap_clk);
    grp_exp_15_7_s_fu_155->ap_rst(ap_rst);
    grp_exp_15_7_s_fu_155->ap_start(grp_exp_15_7_s_fu_155_ap_start);
    grp_exp_15_7_s_fu_155->ap_done(grp_exp_15_7_s_fu_155_ap_done);
    grp_exp_15_7_s_fu_155->ap_idle(grp_exp_15_7_s_fu_155_ap_idle);
    grp_exp_15_7_s_fu_155->ap_ready(grp_exp_15_7_s_fu_155_ap_ready);
    grp_exp_15_7_s_fu_155->x_V(grp_exp_15_7_s_fu_155_x_V);
    grp_exp_15_7_s_fu_155->ap_return(grp_exp_15_7_s_fu_155_ap_return);
    cnn_sdiv_22ns_14sbrm_U559 = new cnn_sdiv_22ns_14sbrm<1,26,22,14,14>("cnn_sdiv_22ns_14sbrm_U559");
    cnn_sdiv_22ns_14sbrm_U559->clk(ap_clk);
    cnn_sdiv_22ns_14sbrm_U559->reset(ap_rst);
    cnn_sdiv_22ns_14sbrm_U559->din0(grp_fu_267_p0);
    cnn_sdiv_22ns_14sbrm_U559->din1(grp_fu_267_p1);
    cnn_sdiv_22ns_14sbrm_U559->ce(ap_var_for_const0);
    cnn_sdiv_22ns_14sbrm_U559->dout(grp_fu_267_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state38);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_state11_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state12_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state13_pp2_stage0_iter2);

    SC_METHOD(thread_ap_block_state14_pp2_stage0_iter3);

    SC_METHOD(thread_ap_block_state15_pp2_stage0_iter4);

    SC_METHOD(thread_ap_block_state16_pp2_stage0_iter5);

    SC_METHOD(thread_ap_block_state17_pp2_stage0_iter6);

    SC_METHOD(thread_ap_block_state18_pp2_stage0_iter7);

    SC_METHOD(thread_ap_block_state19_pp2_stage0_iter8);

    SC_METHOD(thread_ap_block_state20_pp2_stage0_iter9);

    SC_METHOD(thread_ap_block_state21_pp2_stage0_iter10);

    SC_METHOD(thread_ap_block_state22_pp2_stage0_iter11);

    SC_METHOD(thread_ap_block_state23_pp2_stage0_iter12);

    SC_METHOD(thread_ap_block_state24_pp2_stage0_iter13);

    SC_METHOD(thread_ap_block_state25_pp2_stage0_iter14);

    SC_METHOD(thread_ap_block_state26_pp2_stage0_iter15);

    SC_METHOD(thread_ap_block_state27_pp2_stage0_iter16);

    SC_METHOD(thread_ap_block_state28_pp2_stage0_iter17);

    SC_METHOD(thread_ap_block_state29_pp2_stage0_iter18);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state30_pp2_stage0_iter19);

    SC_METHOD(thread_ap_block_state31_pp2_stage0_iter20);

    SC_METHOD(thread_ap_block_state32_pp2_stage0_iter21);

    SC_METHOD(thread_ap_block_state33_pp2_stage0_iter22);

    SC_METHOD(thread_ap_block_state34_pp2_stage0_iter23);

    SC_METHOD(thread_ap_block_state35_pp2_stage0_iter24);

    SC_METHOD(thread_ap_block_state36_pp2_stage0_iter25);

    SC_METHOD(thread_ap_block_state37_pp2_stage0_iter26);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state5_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter4);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln12_fu_166_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state5);
    sensitive << ( icmp_ln20_fu_201_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state11);
    sensitive << ( icmp_ln27_fu_242_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state38 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( ap_enable_reg_pp2_iter5 );
    sensitive << ( ap_enable_reg_pp2_iter6 );
    sensitive << ( ap_enable_reg_pp2_iter7 );
    sensitive << ( ap_enable_reg_pp2_iter8 );
    sensitive << ( ap_enable_reg_pp2_iter9 );
    sensitive << ( ap_enable_reg_pp2_iter10 );
    sensitive << ( ap_enable_reg_pp2_iter11 );
    sensitive << ( ap_enable_reg_pp2_iter12 );
    sensitive << ( ap_enable_reg_pp2_iter13 );
    sensitive << ( ap_enable_reg_pp2_iter14 );
    sensitive << ( ap_enable_reg_pp2_iter15 );
    sensitive << ( ap_enable_reg_pp2_iter16 );
    sensitive << ( ap_enable_reg_pp2_iter17 );
    sensitive << ( ap_enable_reg_pp2_iter18 );
    sensitive << ( ap_enable_reg_pp2_iter19 );
    sensitive << ( ap_enable_reg_pp2_iter20 );
    sensitive << ( ap_enable_reg_pp2_iter21 );
    sensitive << ( ap_enable_reg_pp2_iter22 );
    sensitive << ( ap_enable_reg_pp2_iter23 );
    sensitive << ( ap_enable_reg_pp2_iter24 );
    sensitive << ( ap_enable_reg_pp2_iter25 );
    sensitive << ( ap_enable_reg_pp2_iter26 );

    SC_METHOD(thread_ap_phi_mux_p_Val2_3_phi_fu_125_p4);
    sensitive << ( p_Val2_3_reg_121 );
    sensitive << ( icmp_ln20_reg_301_pp1_iter3_reg );
    sensitive << ( sum_V_reg_321 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state38 );

    SC_METHOD(thread_dense_array_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln13_fu_178_p1 );
    sensitive << ( zext_ln22_fu_213_p1 );

    SC_METHOD(thread_dense_array_V_address1);
    sensitive << ( dense_array_V_addr_1_reg_310_pp1_iter3_reg );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( zext_ln29_fu_254_p1 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_dense_array_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_dense_array_V_ce1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_dense_array_V_d1);
    sensitive << ( p_Val2_4_reg_316 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_dense_array_V_we1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln20_reg_301_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_grp_exp_15_7_s_fu_155_ap_start);
    sensitive << ( grp_exp_15_7_s_fu_155_ap_start_reg );

    SC_METHOD(thread_grp_exp_15_7_s_fu_155_x_V);
    sensitive << ( rhs_V_reg_296 );
    sensitive << ( icmp_ln20_reg_301 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( lhs_V_fu_218_p1 );

    SC_METHOD(thread_grp_fu_267_p0);
    sensitive << ( dense_array_V_q1 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_grp_fu_267_p1);
    sensitive << ( sext_ln27_reg_326 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_i_fu_207_p2);
    sensitive << ( i_0_reg_133 );

    SC_METHOD(thread_icmp_ln12_fu_166_p2);
    sensitive << ( m_0_reg_110 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln1495_fu_183_p2);
    sensitive << ( dense_array_V_q0 );
    sensitive << ( p_Val2_1_reg_98 );
    sensitive << ( icmp_ln12_reg_277 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln20_fu_201_p2);
    sensitive << ( i_0_reg_133 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln27_fu_242_p2);
    sensitive << ( j_0_reg_144 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_j_fu_248_p2);
    sensitive << ( j_0_reg_144 );

    SC_METHOD(thread_lhs_V_fu_218_p0);
    sensitive << ( dense_array_V_q0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_lhs_V_fu_218_p1);
    sensitive << ( lhs_V_fu_218_p0 );

    SC_METHOD(thread_m_fu_172_p2);
    sensitive << ( m_0_reg_110 );

    SC_METHOD(thread_p_Val2_4_fu_228_p1);
    sensitive << ( grp_exp_15_7_s_fu_155_ap_return );

    SC_METHOD(thread_prediction_V_address0);
    sensitive << ( zext_ln29_reg_340_pp2_iter25_reg );
    sensitive << ( ap_enable_reg_pp2_iter26 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_prediction_V_ce0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter26 );

    SC_METHOD(thread_prediction_V_d0);
    sensitive << ( ap_enable_reg_pp2_iter26 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( grp_fu_267_p2 );

    SC_METHOD(thread_prediction_V_we0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( icmp_ln27_reg_331_pp2_iter25_reg );
    sensitive << ( ap_enable_reg_pp2_iter26 );

    SC_METHOD(thread_rhs_V_fu_197_p1);
    sensitive << ( p_Val2_1_reg_98 );

    SC_METHOD(thread_select_ln13_fu_189_p3);
    sensitive << ( dense_array_V_q0 );
    sensitive << ( p_Val2_1_reg_98 );
    sensitive << ( icmp_ln1495_fu_183_p2 );

    SC_METHOD(thread_sext_ln27_fu_238_p1);
    sensitive << ( p_Val2_3_reg_121 );

    SC_METHOD(thread_sum_V_fu_232_p2);
    sensitive << ( p_Val2_4_fu_228_p1 );
    sensitive << ( ap_phi_mux_p_Val2_3_phi_fu_125_p4 );

    SC_METHOD(thread_zext_ln13_fu_178_p1);
    sensitive << ( m_0_reg_110 );

    SC_METHOD(thread_zext_ln22_fu_213_p1);
    sensitive << ( i_0_reg_133 );

    SC_METHOD(thread_zext_ln29_fu_254_p1);
    sensitive << ( j_0_reg_144 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln12_fu_166_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln20_fu_201_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( icmp_ln27_fu_242_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter25 );
    sensitive << ( ap_enable_reg_pp2_iter26 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter13 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter15 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter16 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter17 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter18 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter19 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter20 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter21 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter22 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter23 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter24 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter25 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter26 = SC_LOGIC_0;
    grp_exp_15_7_s_fu_155_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "soft_max_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, dense_array_V_address0, "(port)dense_array_V_address0");
    sc_trace(mVcdFile, dense_array_V_ce0, "(port)dense_array_V_ce0");
    sc_trace(mVcdFile, dense_array_V_q0, "(port)dense_array_V_q0");
    sc_trace(mVcdFile, dense_array_V_address1, "(port)dense_array_V_address1");
    sc_trace(mVcdFile, dense_array_V_ce1, "(port)dense_array_V_ce1");
    sc_trace(mVcdFile, dense_array_V_we1, "(port)dense_array_V_we1");
    sc_trace(mVcdFile, dense_array_V_d1, "(port)dense_array_V_d1");
    sc_trace(mVcdFile, dense_array_V_q1, "(port)dense_array_V_q1");
    sc_trace(mVcdFile, prediction_V_address0, "(port)prediction_V_address0");
    sc_trace(mVcdFile, prediction_V_ce0, "(port)prediction_V_ce0");
    sc_trace(mVcdFile, prediction_V_we0, "(port)prediction_V_we0");
    sc_trace(mVcdFile, prediction_V_d0, "(port)prediction_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_Val2_1_reg_98, "p_Val2_1_reg_98");
    sc_trace(mVcdFile, m_0_reg_110, "m_0_reg_110");
    sc_trace(mVcdFile, p_Val2_3_reg_121, "p_Val2_3_reg_121");
    sc_trace(mVcdFile, i_0_reg_133, "i_0_reg_133");
    sc_trace(mVcdFile, j_0_reg_144, "j_0_reg_144");
    sc_trace(mVcdFile, icmp_ln12_fu_166_p2, "icmp_ln12_fu_166_p2");
    sc_trace(mVcdFile, icmp_ln12_reg_277, "icmp_ln12_reg_277");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, m_fu_172_p2, "m_fu_172_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln13_fu_189_p3, "select_ln13_fu_189_p3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, rhs_V_fu_197_p1, "rhs_V_fu_197_p1");
    sc_trace(mVcdFile, rhs_V_reg_296, "rhs_V_reg_296");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, icmp_ln20_fu_201_p2, "icmp_ln20_fu_201_p2");
    sc_trace(mVcdFile, icmp_ln20_reg_301, "icmp_ln20_reg_301");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state5_pp1_stage0_iter0, "ap_block_state5_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter1, "ap_block_state6_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter2, "ap_block_state7_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter3, "ap_block_state8_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter4, "ap_block_state9_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln20_reg_301_pp1_iter1_reg, "icmp_ln20_reg_301_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln20_reg_301_pp1_iter2_reg, "icmp_ln20_reg_301_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln20_reg_301_pp1_iter3_reg, "icmp_ln20_reg_301_pp1_iter3_reg");
    sc_trace(mVcdFile, i_fu_207_p2, "i_fu_207_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, dense_array_V_addr_1_reg_310, "dense_array_V_addr_1_reg_310");
    sc_trace(mVcdFile, dense_array_V_addr_1_reg_310_pp1_iter1_reg, "dense_array_V_addr_1_reg_310_pp1_iter1_reg");
    sc_trace(mVcdFile, dense_array_V_addr_1_reg_310_pp1_iter2_reg, "dense_array_V_addr_1_reg_310_pp1_iter2_reg");
    sc_trace(mVcdFile, dense_array_V_addr_1_reg_310_pp1_iter3_reg, "dense_array_V_addr_1_reg_310_pp1_iter3_reg");
    sc_trace(mVcdFile, p_Val2_4_fu_228_p1, "p_Val2_4_fu_228_p1");
    sc_trace(mVcdFile, p_Val2_4_reg_316, "p_Val2_4_reg_316");
    sc_trace(mVcdFile, sum_V_fu_232_p2, "sum_V_fu_232_p2");
    sc_trace(mVcdFile, sum_V_reg_321, "sum_V_reg_321");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, sext_ln27_fu_238_p1, "sext_ln27_fu_238_p1");
    sc_trace(mVcdFile, sext_ln27_reg_326, "sext_ln27_reg_326");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, icmp_ln27_fu_242_p2, "icmp_ln27_fu_242_p2");
    sc_trace(mVcdFile, icmp_ln27_reg_331, "icmp_ln27_reg_331");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state11_pp2_stage0_iter0, "ap_block_state11_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state12_pp2_stage0_iter1, "ap_block_state12_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state13_pp2_stage0_iter2, "ap_block_state13_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state14_pp2_stage0_iter3, "ap_block_state14_pp2_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state15_pp2_stage0_iter4, "ap_block_state15_pp2_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state16_pp2_stage0_iter5, "ap_block_state16_pp2_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state17_pp2_stage0_iter6, "ap_block_state17_pp2_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state18_pp2_stage0_iter7, "ap_block_state18_pp2_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state19_pp2_stage0_iter8, "ap_block_state19_pp2_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state20_pp2_stage0_iter9, "ap_block_state20_pp2_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state21_pp2_stage0_iter10, "ap_block_state21_pp2_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state22_pp2_stage0_iter11, "ap_block_state22_pp2_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state23_pp2_stage0_iter12, "ap_block_state23_pp2_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state24_pp2_stage0_iter13, "ap_block_state24_pp2_stage0_iter13");
    sc_trace(mVcdFile, ap_block_state25_pp2_stage0_iter14, "ap_block_state25_pp2_stage0_iter14");
    sc_trace(mVcdFile, ap_block_state26_pp2_stage0_iter15, "ap_block_state26_pp2_stage0_iter15");
    sc_trace(mVcdFile, ap_block_state27_pp2_stage0_iter16, "ap_block_state27_pp2_stage0_iter16");
    sc_trace(mVcdFile, ap_block_state28_pp2_stage0_iter17, "ap_block_state28_pp2_stage0_iter17");
    sc_trace(mVcdFile, ap_block_state29_pp2_stage0_iter18, "ap_block_state29_pp2_stage0_iter18");
    sc_trace(mVcdFile, ap_block_state30_pp2_stage0_iter19, "ap_block_state30_pp2_stage0_iter19");
    sc_trace(mVcdFile, ap_block_state31_pp2_stage0_iter20, "ap_block_state31_pp2_stage0_iter20");
    sc_trace(mVcdFile, ap_block_state32_pp2_stage0_iter21, "ap_block_state32_pp2_stage0_iter21");
    sc_trace(mVcdFile, ap_block_state33_pp2_stage0_iter22, "ap_block_state33_pp2_stage0_iter22");
    sc_trace(mVcdFile, ap_block_state34_pp2_stage0_iter23, "ap_block_state34_pp2_stage0_iter23");
    sc_trace(mVcdFile, ap_block_state35_pp2_stage0_iter24, "ap_block_state35_pp2_stage0_iter24");
    sc_trace(mVcdFile, ap_block_state36_pp2_stage0_iter25, "ap_block_state36_pp2_stage0_iter25");
    sc_trace(mVcdFile, ap_block_state37_pp2_stage0_iter26, "ap_block_state37_pp2_stage0_iter26");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter1_reg, "icmp_ln27_reg_331_pp2_iter1_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter2_reg, "icmp_ln27_reg_331_pp2_iter2_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter3_reg, "icmp_ln27_reg_331_pp2_iter3_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter4_reg, "icmp_ln27_reg_331_pp2_iter4_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter5_reg, "icmp_ln27_reg_331_pp2_iter5_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter6_reg, "icmp_ln27_reg_331_pp2_iter6_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter7_reg, "icmp_ln27_reg_331_pp2_iter7_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter8_reg, "icmp_ln27_reg_331_pp2_iter8_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter9_reg, "icmp_ln27_reg_331_pp2_iter9_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter10_reg, "icmp_ln27_reg_331_pp2_iter10_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter11_reg, "icmp_ln27_reg_331_pp2_iter11_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter12_reg, "icmp_ln27_reg_331_pp2_iter12_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter13_reg, "icmp_ln27_reg_331_pp2_iter13_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter14_reg, "icmp_ln27_reg_331_pp2_iter14_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter15_reg, "icmp_ln27_reg_331_pp2_iter15_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter16_reg, "icmp_ln27_reg_331_pp2_iter16_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter17_reg, "icmp_ln27_reg_331_pp2_iter17_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter18_reg, "icmp_ln27_reg_331_pp2_iter18_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter19_reg, "icmp_ln27_reg_331_pp2_iter19_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter20_reg, "icmp_ln27_reg_331_pp2_iter20_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter21_reg, "icmp_ln27_reg_331_pp2_iter21_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter22_reg, "icmp_ln27_reg_331_pp2_iter22_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter23_reg, "icmp_ln27_reg_331_pp2_iter23_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter24_reg, "icmp_ln27_reg_331_pp2_iter24_reg");
    sc_trace(mVcdFile, icmp_ln27_reg_331_pp2_iter25_reg, "icmp_ln27_reg_331_pp2_iter25_reg");
    sc_trace(mVcdFile, j_fu_248_p2, "j_fu_248_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, zext_ln29_fu_254_p1, "zext_ln29_fu_254_p1");
    sc_trace(mVcdFile, zext_ln29_reg_340, "zext_ln29_reg_340");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter1_reg, "zext_ln29_reg_340_pp2_iter1_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter2_reg, "zext_ln29_reg_340_pp2_iter2_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter3_reg, "zext_ln29_reg_340_pp2_iter3_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter4_reg, "zext_ln29_reg_340_pp2_iter4_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter5_reg, "zext_ln29_reg_340_pp2_iter5_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter6_reg, "zext_ln29_reg_340_pp2_iter6_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter7_reg, "zext_ln29_reg_340_pp2_iter7_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter8_reg, "zext_ln29_reg_340_pp2_iter8_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter9_reg, "zext_ln29_reg_340_pp2_iter9_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter10_reg, "zext_ln29_reg_340_pp2_iter10_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter11_reg, "zext_ln29_reg_340_pp2_iter11_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter12_reg, "zext_ln29_reg_340_pp2_iter12_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter13_reg, "zext_ln29_reg_340_pp2_iter13_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter14_reg, "zext_ln29_reg_340_pp2_iter14_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter15_reg, "zext_ln29_reg_340_pp2_iter15_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter16_reg, "zext_ln29_reg_340_pp2_iter16_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter17_reg, "zext_ln29_reg_340_pp2_iter17_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter18_reg, "zext_ln29_reg_340_pp2_iter18_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter19_reg, "zext_ln29_reg_340_pp2_iter19_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter20_reg, "zext_ln29_reg_340_pp2_iter20_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter21_reg, "zext_ln29_reg_340_pp2_iter21_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter22_reg, "zext_ln29_reg_340_pp2_iter22_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter23_reg, "zext_ln29_reg_340_pp2_iter23_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter24_reg, "zext_ln29_reg_340_pp2_iter24_reg");
    sc_trace(mVcdFile, zext_ln29_reg_340_pp2_iter25_reg, "zext_ln29_reg_340_pp2_iter25_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state5, "ap_condition_pp1_exit_iter0_state5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state11, "ap_condition_pp2_exit_iter0_state11");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter3, "ap_enable_reg_pp2_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter4, "ap_enable_reg_pp2_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter5, "ap_enable_reg_pp2_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter6, "ap_enable_reg_pp2_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter7, "ap_enable_reg_pp2_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter8, "ap_enable_reg_pp2_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter9, "ap_enable_reg_pp2_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter10, "ap_enable_reg_pp2_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter11, "ap_enable_reg_pp2_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter12, "ap_enable_reg_pp2_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter13, "ap_enable_reg_pp2_iter13");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter14, "ap_enable_reg_pp2_iter14");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter15, "ap_enable_reg_pp2_iter15");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter16, "ap_enable_reg_pp2_iter16");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter17, "ap_enable_reg_pp2_iter17");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter18, "ap_enable_reg_pp2_iter18");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter19, "ap_enable_reg_pp2_iter19");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter20, "ap_enable_reg_pp2_iter20");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter21, "ap_enable_reg_pp2_iter21");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter22, "ap_enable_reg_pp2_iter22");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter23, "ap_enable_reg_pp2_iter23");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter24, "ap_enable_reg_pp2_iter24");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter25, "ap_enable_reg_pp2_iter25");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter26, "ap_enable_reg_pp2_iter26");
    sc_trace(mVcdFile, grp_exp_15_7_s_fu_155_ap_start, "grp_exp_15_7_s_fu_155_ap_start");
    sc_trace(mVcdFile, grp_exp_15_7_s_fu_155_ap_done, "grp_exp_15_7_s_fu_155_ap_done");
    sc_trace(mVcdFile, grp_exp_15_7_s_fu_155_ap_idle, "grp_exp_15_7_s_fu_155_ap_idle");
    sc_trace(mVcdFile, grp_exp_15_7_s_fu_155_ap_ready, "grp_exp_15_7_s_fu_155_ap_ready");
    sc_trace(mVcdFile, grp_exp_15_7_s_fu_155_x_V, "grp_exp_15_7_s_fu_155_x_V");
    sc_trace(mVcdFile, grp_exp_15_7_s_fu_155_ap_return, "grp_exp_15_7_s_fu_155_ap_return");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_p_Val2_3_phi_fu_125_p4, "ap_phi_mux_p_Val2_3_phi_fu_125_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, grp_exp_15_7_s_fu_155_ap_start_reg, "grp_exp_15_7_s_fu_155_ap_start_reg");
    sc_trace(mVcdFile, zext_ln13_fu_178_p1, "zext_ln13_fu_178_p1");
    sc_trace(mVcdFile, zext_ln22_fu_213_p1, "zext_ln22_fu_213_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, icmp_ln1495_fu_183_p2, "icmp_ln1495_fu_183_p2");
    sc_trace(mVcdFile, lhs_V_fu_218_p0, "lhs_V_fu_218_p0");
    sc_trace(mVcdFile, lhs_V_fu_218_p1, "lhs_V_fu_218_p1");
    sc_trace(mVcdFile, grp_fu_267_p0, "grp_fu_267_p0");
    sc_trace(mVcdFile, grp_fu_267_p1, "grp_fu_267_p1");
    sc_trace(mVcdFile, grp_fu_267_p2, "grp_fu_267_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state38, "ap_CS_fsm_state38");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
#endif

    }
}

soft_max::~soft_max() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_exp_15_7_s_fu_155;
    delete cnn_sdiv_22ns_14sbrm_U559;
}

void soft_max::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void soft_max::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state5.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state11.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state11.read())) {
                ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state11.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter10 = ap_enable_reg_pp2_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter11 = ap_enable_reg_pp2_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter12 = ap_enable_reg_pp2_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter13 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter13 = ap_enable_reg_pp2_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter14 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter14 = ap_enable_reg_pp2_iter13.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter15 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter15 = ap_enable_reg_pp2_iter14.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter16 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter16 = ap_enable_reg_pp2_iter15.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter17 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter17 = ap_enable_reg_pp2_iter16.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter18 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter18 = ap_enable_reg_pp2_iter17.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter19 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter19 = ap_enable_reg_pp2_iter18.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter20 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter20 = ap_enable_reg_pp2_iter19.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter21 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter21 = ap_enable_reg_pp2_iter20.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter22 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter22 = ap_enable_reg_pp2_iter21.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter23 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter23 = ap_enable_reg_pp2_iter22.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter24 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter24 = ap_enable_reg_pp2_iter23.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter25 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter25 = ap_enable_reg_pp2_iter24.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter26 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter26 = ap_enable_reg_pp2_iter25.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
            ap_enable_reg_pp2_iter26 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter3 = ap_enable_reg_pp2_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter4 = ap_enable_reg_pp2_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter5 = ap_enable_reg_pp2_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter6 = ap_enable_reg_pp2_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter7 = ap_enable_reg_pp2_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter8 = ap_enable_reg_pp2_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter9 = ap_enable_reg_pp2_iter8.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_exp_15_7_s_fu_155_ap_start_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_fu_201_p2.read()))) {
            grp_exp_15_7_s_fu_155_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_exp_15_7_s_fu_155_ap_ready.read())) {
            grp_exp_15_7_s_fu_155_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_fu_201_p2.read()))) {
        i_0_reg_133 = i_fu_207_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        i_0_reg_133 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        j_0_reg_144 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln27_fu_242_p2.read()))) {
        j_0_reg_144 = j_fu_248_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln12_fu_166_p2.read(), ap_const_lv1_0))) {
        m_0_reg_110 = m_fu_172_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        m_0_reg_110 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln12_reg_277.read(), ap_const_lv1_0))) {
        p_Val2_1_reg_98 = select_ln13_fu_189_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        p_Val2_1_reg_98 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_reg_301_pp1_iter3_reg.read()))) {
        p_Val2_3_reg_121 = sum_V_reg_321.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        p_Val2_3_reg_121 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_fu_201_p2.read()))) {
        dense_array_V_addr_1_reg_310 =  (sc_lv<4>) (zext_ln22_fu_213_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        dense_array_V_addr_1_reg_310_pp1_iter1_reg = dense_array_V_addr_1_reg_310.read();
        icmp_ln20_reg_301 = icmp_ln20_fu_201_p2.read();
        icmp_ln20_reg_301_pp1_iter1_reg = icmp_ln20_reg_301.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        dense_array_V_addr_1_reg_310_pp1_iter2_reg = dense_array_V_addr_1_reg_310_pp1_iter1_reg.read();
        dense_array_V_addr_1_reg_310_pp1_iter3_reg = dense_array_V_addr_1_reg_310_pp1_iter2_reg.read();
        icmp_ln20_reg_301_pp1_iter2_reg = icmp_ln20_reg_301_pp1_iter1_reg.read();
        icmp_ln20_reg_301_pp1_iter3_reg = icmp_ln20_reg_301_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln12_reg_277 = icmp_ln12_fu_166_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln27_reg_331 = icmp_ln27_fu_242_p2.read();
        icmp_ln27_reg_331_pp2_iter1_reg = icmp_ln27_reg_331.read();
        zext_ln29_reg_340_pp2_iter1_reg = zext_ln29_reg_340.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln27_reg_331_pp2_iter10_reg = icmp_ln27_reg_331_pp2_iter9_reg.read();
        icmp_ln27_reg_331_pp2_iter11_reg = icmp_ln27_reg_331_pp2_iter10_reg.read();
        icmp_ln27_reg_331_pp2_iter12_reg = icmp_ln27_reg_331_pp2_iter11_reg.read();
        icmp_ln27_reg_331_pp2_iter13_reg = icmp_ln27_reg_331_pp2_iter12_reg.read();
        icmp_ln27_reg_331_pp2_iter14_reg = icmp_ln27_reg_331_pp2_iter13_reg.read();
        icmp_ln27_reg_331_pp2_iter15_reg = icmp_ln27_reg_331_pp2_iter14_reg.read();
        icmp_ln27_reg_331_pp2_iter16_reg = icmp_ln27_reg_331_pp2_iter15_reg.read();
        icmp_ln27_reg_331_pp2_iter17_reg = icmp_ln27_reg_331_pp2_iter16_reg.read();
        icmp_ln27_reg_331_pp2_iter18_reg = icmp_ln27_reg_331_pp2_iter17_reg.read();
        icmp_ln27_reg_331_pp2_iter19_reg = icmp_ln27_reg_331_pp2_iter18_reg.read();
        icmp_ln27_reg_331_pp2_iter20_reg = icmp_ln27_reg_331_pp2_iter19_reg.read();
        icmp_ln27_reg_331_pp2_iter21_reg = icmp_ln27_reg_331_pp2_iter20_reg.read();
        icmp_ln27_reg_331_pp2_iter22_reg = icmp_ln27_reg_331_pp2_iter21_reg.read();
        icmp_ln27_reg_331_pp2_iter23_reg = icmp_ln27_reg_331_pp2_iter22_reg.read();
        icmp_ln27_reg_331_pp2_iter24_reg = icmp_ln27_reg_331_pp2_iter23_reg.read();
        icmp_ln27_reg_331_pp2_iter25_reg = icmp_ln27_reg_331_pp2_iter24_reg.read();
        icmp_ln27_reg_331_pp2_iter2_reg = icmp_ln27_reg_331_pp2_iter1_reg.read();
        icmp_ln27_reg_331_pp2_iter3_reg = icmp_ln27_reg_331_pp2_iter2_reg.read();
        icmp_ln27_reg_331_pp2_iter4_reg = icmp_ln27_reg_331_pp2_iter3_reg.read();
        icmp_ln27_reg_331_pp2_iter5_reg = icmp_ln27_reg_331_pp2_iter4_reg.read();
        icmp_ln27_reg_331_pp2_iter6_reg = icmp_ln27_reg_331_pp2_iter5_reg.read();
        icmp_ln27_reg_331_pp2_iter7_reg = icmp_ln27_reg_331_pp2_iter6_reg.read();
        icmp_ln27_reg_331_pp2_iter8_reg = icmp_ln27_reg_331_pp2_iter7_reg.read();
        icmp_ln27_reg_331_pp2_iter9_reg = icmp_ln27_reg_331_pp2_iter8_reg.read();
        zext_ln29_reg_340_pp2_iter10_reg = zext_ln29_reg_340_pp2_iter9_reg.read();
        zext_ln29_reg_340_pp2_iter11_reg = zext_ln29_reg_340_pp2_iter10_reg.read();
        zext_ln29_reg_340_pp2_iter12_reg = zext_ln29_reg_340_pp2_iter11_reg.read();
        zext_ln29_reg_340_pp2_iter13_reg = zext_ln29_reg_340_pp2_iter12_reg.read();
        zext_ln29_reg_340_pp2_iter14_reg = zext_ln29_reg_340_pp2_iter13_reg.read();
        zext_ln29_reg_340_pp2_iter15_reg = zext_ln29_reg_340_pp2_iter14_reg.read();
        zext_ln29_reg_340_pp2_iter16_reg = zext_ln29_reg_340_pp2_iter15_reg.read();
        zext_ln29_reg_340_pp2_iter17_reg = zext_ln29_reg_340_pp2_iter16_reg.read();
        zext_ln29_reg_340_pp2_iter18_reg = zext_ln29_reg_340_pp2_iter17_reg.read();
        zext_ln29_reg_340_pp2_iter19_reg = zext_ln29_reg_340_pp2_iter18_reg.read();
        zext_ln29_reg_340_pp2_iter20_reg = zext_ln29_reg_340_pp2_iter19_reg.read();
        zext_ln29_reg_340_pp2_iter21_reg = zext_ln29_reg_340_pp2_iter20_reg.read();
        zext_ln29_reg_340_pp2_iter22_reg = zext_ln29_reg_340_pp2_iter21_reg.read();
        zext_ln29_reg_340_pp2_iter23_reg = zext_ln29_reg_340_pp2_iter22_reg.read();
        zext_ln29_reg_340_pp2_iter24_reg = zext_ln29_reg_340_pp2_iter23_reg.read();
        zext_ln29_reg_340_pp2_iter25_reg = zext_ln29_reg_340_pp2_iter24_reg.read();
        zext_ln29_reg_340_pp2_iter2_reg = zext_ln29_reg_340_pp2_iter1_reg.read();
        zext_ln29_reg_340_pp2_iter3_reg = zext_ln29_reg_340_pp2_iter2_reg.read();
        zext_ln29_reg_340_pp2_iter4_reg = zext_ln29_reg_340_pp2_iter3_reg.read();
        zext_ln29_reg_340_pp2_iter5_reg = zext_ln29_reg_340_pp2_iter4_reg.read();
        zext_ln29_reg_340_pp2_iter6_reg = zext_ln29_reg_340_pp2_iter5_reg.read();
        zext_ln29_reg_340_pp2_iter7_reg = zext_ln29_reg_340_pp2_iter6_reg.read();
        zext_ln29_reg_340_pp2_iter8_reg = zext_ln29_reg_340_pp2_iter7_reg.read();
        zext_ln29_reg_340_pp2_iter9_reg = zext_ln29_reg_340_pp2_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_reg_301_pp1_iter2_reg.read()))) {
        p_Val2_4_reg_316 = p_Val2_4_fu_228_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        rhs_V_reg_296 = rhs_V_fu_197_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        sext_ln27_reg_326 = sext_ln27_fu_238_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_reg_301_pp1_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()))) {
        sum_V_reg_321 = sum_V_fu_232_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln27_fu_242_p2.read()))) {
        zext_ln29_reg_340 = zext_ln29_fu_254_p1.read();
    }
}

void soft_max::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void soft_max::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[3];
}

void soft_max::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[5];
}

void soft_max::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void soft_max::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[4];
}

void soft_max::thread_ap_CS_fsm_state38() {
    ap_CS_fsm_state38 = ap_CS_fsm.read()[6];
}

void soft_max::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void soft_max::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state11_pp2_stage0_iter0() {
    ap_block_state11_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state12_pp2_stage0_iter1() {
    ap_block_state12_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state13_pp2_stage0_iter2() {
    ap_block_state13_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state14_pp2_stage0_iter3() {
    ap_block_state14_pp2_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state15_pp2_stage0_iter4() {
    ap_block_state15_pp2_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state16_pp2_stage0_iter5() {
    ap_block_state16_pp2_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state17_pp2_stage0_iter6() {
    ap_block_state17_pp2_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state18_pp2_stage0_iter7() {
    ap_block_state18_pp2_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state19_pp2_stage0_iter8() {
    ap_block_state19_pp2_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state20_pp2_stage0_iter9() {
    ap_block_state20_pp2_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state21_pp2_stage0_iter10() {
    ap_block_state21_pp2_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state22_pp2_stage0_iter11() {
    ap_block_state22_pp2_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state23_pp2_stage0_iter12() {
    ap_block_state23_pp2_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state24_pp2_stage0_iter13() {
    ap_block_state24_pp2_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state25_pp2_stage0_iter14() {
    ap_block_state25_pp2_stage0_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state26_pp2_stage0_iter15() {
    ap_block_state26_pp2_stage0_iter15 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state27_pp2_stage0_iter16() {
    ap_block_state27_pp2_stage0_iter16 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state28_pp2_stage0_iter17() {
    ap_block_state28_pp2_stage0_iter17 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state29_pp2_stage0_iter18() {
    ap_block_state29_pp2_stage0_iter18 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state30_pp2_stage0_iter19() {
    ap_block_state30_pp2_stage0_iter19 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state31_pp2_stage0_iter20() {
    ap_block_state31_pp2_stage0_iter20 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state32_pp2_stage0_iter21() {
    ap_block_state32_pp2_stage0_iter21 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state33_pp2_stage0_iter22() {
    ap_block_state33_pp2_stage0_iter22 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state34_pp2_stage0_iter23() {
    ap_block_state34_pp2_stage0_iter23 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state35_pp2_stage0_iter24() {
    ap_block_state35_pp2_stage0_iter24 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state36_pp2_stage0_iter25() {
    ap_block_state36_pp2_stage0_iter25 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state37_pp2_stage0_iter26() {
    ap_block_state37_pp2_stage0_iter26 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state5_pp1_stage0_iter0() {
    ap_block_state5_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state6_pp1_stage0_iter1() {
    ap_block_state6_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state7_pp1_stage0_iter2() {
    ap_block_state7_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state8_pp1_stage0_iter3() {
    ap_block_state8_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_block_state9_pp1_stage0_iter4() {
    ap_block_state9_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void soft_max::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln12_fu_166_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void soft_max::thread_ap_condition_pp1_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(icmp_ln20_fu_201_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_0;
    }
}

void soft_max::thread_ap_condition_pp2_exit_iter0_state11() {
    if (esl_seteq<1,1,1>(icmp_ln27_fu_242_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state11 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state11 = ap_const_logic_0;
    }
}

void soft_max::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state38.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void soft_max::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void soft_max::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void soft_max::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void soft_max::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void soft_max::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void soft_max::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void soft_max::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter14.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter15.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter16.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter17.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter18.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter19.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter20.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter21.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter22.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter23.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter24.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter25.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter26.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void soft_max::thread_ap_phi_mux_p_Val2_3_phi_fu_125_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_reg_301_pp1_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_p_Val2_3_phi_fu_125_p4 = sum_V_reg_321.read();
    } else {
        ap_phi_mux_p_Val2_3_phi_fu_125_p4 = p_Val2_3_reg_121.read();
    }
}

void soft_max::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state38.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void soft_max::thread_dense_array_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        dense_array_V_address0 =  (sc_lv<4>) (zext_ln22_fu_213_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        dense_array_V_address0 =  (sc_lv<4>) (zext_ln13_fu_178_p1.read());
    } else {
        dense_array_V_address0 = "XXXX";
    }
}

void soft_max::thread_dense_array_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        dense_array_V_address1 =  (sc_lv<4>) (zext_ln29_fu_254_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        dense_array_V_address1 = dense_array_V_addr_1_reg_310_pp1_iter3_reg.read();
    } else {
        dense_array_V_address1 = "XXXX";
    }
}

void soft_max::thread_dense_array_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())))) {
        dense_array_V_ce0 = ap_const_logic_1;
    } else {
        dense_array_V_ce0 = ap_const_logic_0;
    }
}

void soft_max::thread_dense_array_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read())))) {
        dense_array_V_ce1 = ap_const_logic_1;
    } else {
        dense_array_V_ce1 = ap_const_logic_0;
    }
}

void soft_max::thread_dense_array_V_d1() {
    dense_array_V_d1 = p_Val2_4_reg_316.read();
}

void soft_max::thread_dense_array_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_reg_301_pp1_iter3_reg.read()))) {
        dense_array_V_we1 = ap_const_logic_1;
    } else {
        dense_array_V_we1 = ap_const_logic_0;
    }
}

void soft_max::thread_grp_exp_15_7_s_fu_155_ap_start() {
    grp_exp_15_7_s_fu_155_ap_start = grp_exp_15_7_s_fu_155_ap_start_reg.read();
}

void soft_max::thread_grp_exp_15_7_s_fu_155_x_V() {
    grp_exp_15_7_s_fu_155_x_V = (!lhs_V_fu_218_p1.read().is_01() || !rhs_V_reg_296.read().is_01())? sc_lv<15>(): (sc_bigint<15>(lhs_V_fu_218_p1.read()) - sc_bigint<15>(rhs_V_reg_296.read()));
}

void soft_max::thread_grp_fu_267_p0() {
    grp_fu_267_p0 = esl_concat<14,8>(dense_array_V_q1.read(), ap_const_lv8_0);
}

void soft_max::thread_grp_fu_267_p1() {
    grp_fu_267_p1 =  (sc_lv<14>) (sext_ln27_reg_326.read());
}

void soft_max::thread_i_fu_207_p2() {
    i_fu_207_p2 = (!i_0_reg_133.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_reg_133.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void soft_max::thread_icmp_ln12_fu_166_p2() {
    icmp_ln12_fu_166_p2 = (!m_0_reg_110.read().is_01() || !ap_const_lv4_A.is_01())? sc_lv<1>(): sc_lv<1>(m_0_reg_110.read() == ap_const_lv4_A);
}

void soft_max::thread_icmp_ln1495_fu_183_p2() {
    icmp_ln1495_fu_183_p2 = (!p_Val2_1_reg_98.read().is_01() || !dense_array_V_q0.read().is_01())? sc_lv<1>(): (sc_bigint<14>(p_Val2_1_reg_98.read()) < sc_bigint<14>(dense_array_V_q0.read()));
}

void soft_max::thread_icmp_ln20_fu_201_p2() {
    icmp_ln20_fu_201_p2 = (!i_0_reg_133.read().is_01() || !ap_const_lv4_A.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_133.read() == ap_const_lv4_A);
}

void soft_max::thread_icmp_ln27_fu_242_p2() {
    icmp_ln27_fu_242_p2 = (!j_0_reg_144.read().is_01() || !ap_const_lv4_A.is_01())? sc_lv<1>(): sc_lv<1>(j_0_reg_144.read() == ap_const_lv4_A);
}

void soft_max::thread_j_fu_248_p2() {
    j_fu_248_p2 = (!j_0_reg_144.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(j_0_reg_144.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void soft_max::thread_lhs_V_fu_218_p0() {
    lhs_V_fu_218_p0 = dense_array_V_q0.read();
}

void soft_max::thread_lhs_V_fu_218_p1() {
    lhs_V_fu_218_p1 = esl_sext<15,14>(lhs_V_fu_218_p0.read());
}

void soft_max::thread_m_fu_172_p2() {
    m_fu_172_p2 = (!m_0_reg_110.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(m_0_reg_110.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void soft_max::thread_p_Val2_4_fu_228_p1() {
    p_Val2_4_fu_228_p1 = grp_exp_15_7_s_fu_155_ap_return.read().range(14-1, 0);
}

void soft_max::thread_prediction_V_address0() {
    prediction_V_address0 =  (sc_lv<4>) (zext_ln29_reg_340_pp2_iter25_reg.read());
}

void soft_max::thread_prediction_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter26.read()))) {
        prediction_V_ce0 = ap_const_logic_1;
    } else {
        prediction_V_ce0 = ap_const_logic_0;
    }
}

void soft_max::thread_prediction_V_d0() {
    prediction_V_d0 = grp_fu_267_p2.read().range(14-1, 0);
}

void soft_max::thread_prediction_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter26.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln27_reg_331_pp2_iter25_reg.read()))) {
        prediction_V_we0 = ap_const_logic_1;
    } else {
        prediction_V_we0 = ap_const_logic_0;
    }
}

void soft_max::thread_rhs_V_fu_197_p1() {
    rhs_V_fu_197_p1 = esl_sext<15,14>(p_Val2_1_reg_98.read());
}

void soft_max::thread_select_ln13_fu_189_p3() {
    select_ln13_fu_189_p3 = (!icmp_ln1495_fu_183_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln1495_fu_183_p2.read()[0].to_bool())? dense_array_V_q0.read(): p_Val2_1_reg_98.read());
}

void soft_max::thread_sext_ln27_fu_238_p1() {
    sext_ln27_fu_238_p1 = esl_sext<22,14>(p_Val2_3_reg_121.read());
}

void soft_max::thread_sum_V_fu_232_p2() {
    sum_V_fu_232_p2 = (!p_Val2_4_fu_228_p1.read().is_01() || !ap_phi_mux_p_Val2_3_phi_fu_125_p4.read().is_01())? sc_lv<14>(): (sc_biguint<14>(p_Val2_4_fu_228_p1.read()) + sc_bigint<14>(ap_phi_mux_p_Val2_3_phi_fu_125_p4.read()));
}

void soft_max::thread_zext_ln13_fu_178_p1() {
    zext_ln13_fu_178_p1 = esl_zext<64,4>(m_0_reg_110.read());
}

void soft_max::thread_zext_ln22_fu_213_p1() {
    zext_ln22_fu_213_p1 = esl_zext<64,4>(i_0_reg_133.read());
}

void soft_max::thread_zext_ln29_fu_254_p1() {
    zext_ln29_fu_254_p1 = esl_zext<64,4>(j_0_reg_144.read());
}

void soft_max::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln12_fu_166_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln12_fu_166_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 8 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln20_fu_201_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln20_fu_201_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 32 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter26.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter25.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln27_fu_242_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter26.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter25.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln27_fu_242_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state38;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

