#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug  2 13:20:53 2022
# Process ID: 23656
# Current directory: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2460 C:\Users\Cyrill\Documents\S6\BA-GULFstream\Final\gulfstream-evaluation-board\FW_SW_Test\FW_SW_Test.xpr
# Log file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/vivado.log
# Journal file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test'
INFO: [Project 1-313] Project file moved from 'C:/Users/julie/Desktop/git/Bachelor/FW_SW_Test' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/GULFstream/ip_repo/axi_data_transfer_1.0', nor could it be found using path 'C:/Users/julie/Desktop/git/GULFstream/ip_repo/axi_data_transfer_1.0'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.ip_user_files', nor could it be found using path 'C:/Users/julie/Desktop/git/Bachelor/FW_SW_Test/FW_SW_Test.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/ip_repo/axi_data_transfer_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/ip_repo/axi_data_transfer_2.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/GULFstream/ip_repo/axi_data_transfer_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 920.816 ; gain = 237.234
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug  2 13:21:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/runme.log
[Tue Aug  2 13:21:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/impl_1/runme.log
open_project {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 996.445 ; gain = 66.500
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1649.461 ; gain = 653.016
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
current_project FW_SW_Test
file mkdir C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.sdk
file copy -force C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/impl_1/GULF_Eval_Board_top.sysdef C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/export/GULF_Eval_Board_top.hdf

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
current_project pynq_setup_gulf
set_property PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.runs/impl_1/gulf_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-02 13:43:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-02 13:43:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf/pynq_setup_gulf.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
save_project_as gulf_simulation C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/gulf_simulation -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/gulf_simulation'
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1700.512 ; gain = 2.113
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ila_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ila_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Device 21-403] Loading part xc7z020clg400-1
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1915.512 ; gain = 215.000
close_project
open_project C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/gulf_simulation/gulf_simulation.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/gulf_simulation'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.449 ; gain = 20.449
update_compile_order -fileset sources_1
close_project
close_project
open_project C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/gulf_simulation/gulf_simulation.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/gulf_simulation'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2013.828 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch_v2/shiftRegSynch.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch_v2/8chan_output.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as FW_testbench C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_testbench -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_testbench'
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_gen_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_gen_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch_v2/8chan_output.coe
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 14:49:23 2022...
