INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mradw/Desktop/2018-ECE/HDL/1bit_adder/1bit_adder.srcs/sources_1/new/gates.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gates
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mradw/Desktop/2018-ECE/HDL/1bit_adder/1bit_adder.srcs/sim_1/new/gates_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gates_tb
