#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 26 19:37:55 2022
# Process ID: 19664
# Current directory: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19884 C:\Users\danie\OneDrive\Documents\Basys3-Verilog\Lab6_ALU_test2\Lab6_ALU_test2.xpr
# Log file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/vivado.log
# Journal file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 815.652 ; gain = 116.133
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim/testvectors_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 80b25a9ae9564fdb8fd20f53fefc7929 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_test_behav xil_defaultlib.ALU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port overflow [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v:99]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_test_behav -key {Behavioral:sim_1:Functional:ALU_test} -tclbatch {ALU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: Too many words specified in data file testvectors_hex.txt
Error at   980 ns: Aluop 1010 a=00000100 b=00001000
       00000000 (00000001 expected)
 Zero: 1 (1 expected)
Error at  1080 ns: Aluop 1010 a=00000100 b=00000100
       0000000X (00000000 expected)
 Zero: 1 (1 expected)
Error at  1180 ns: Aluop 1010 a=000001ff b=00000100
       0000000X (00000000 expected)
 Zero: 1 (1 expected)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim/testvectors_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux41
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module arith
INFO: [VRFC 10-311] analyzing module logic
INFO: [VRFC 10-311] analyzing module Lab5_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sim_1/new/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 80b25a9ae9564fdb8fd20f53fefc7929 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_test_behav xil_defaultlib.ALU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 125. Module Lab5_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 92. Module arith doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 15. Module mux21 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 26. Module adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 78. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 15. Module mux21 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 110. Module logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 41. Module and32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 51. Module or32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 60. Module xor32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 70. Module nor32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 2. Module mux41 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.srcs/sources_1/new/Lab5_ALU.v" Line 15. Module mux21 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.arith
Compiling module xil_defaultlib.and32
Compiling module xil_defaultlib.or32
Compiling module xil_defaultlib.xor32
Compiling module xil_defaultlib.nor32
Compiling module xil_defaultlib.mux41
Compiling module xil_defaultlib.logic
Compiling module xil_defaultlib.Lab5_ALU
Compiling module xil_defaultlib.ALU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim/xsim.dir/ALU_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 26 19:50:39 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test2/Lab6_ALU_test2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_test_behav -key {Behavioral:sim_1:Functional:ALU_test} -tclbatch {ALU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: Too many words specified in data file testvectors_hex.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 875.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 16:20:34 2022...
