
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//clear_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b30 <.init>:
  400b30:	stp	x29, x30, [sp, #-16]!
  400b34:	mov	x29, sp
  400b38:	bl	400d50 <tigetstr@plt+0x60>
  400b3c:	ldp	x29, x30, [sp], #16
  400b40:	ret

Disassembly of section .plt:

0000000000400b50 <memcpy@plt-0x20>:
  400b50:	stp	x16, x30, [sp, #-16]!
  400b54:	adrp	x16, 411000 <tigetstr@plt+0x10310>
  400b58:	ldr	x17, [x16, #4088]
  400b5c:	add	x16, x16, #0xff8
  400b60:	br	x17
  400b64:	nop
  400b68:	nop
  400b6c:	nop

0000000000400b70 <memcpy@plt>:
  400b70:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400b74:	ldr	x17, [x16]
  400b78:	add	x16, x16, #0x0
  400b7c:	br	x17

0000000000400b80 <fputs@plt>:
  400b80:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400b84:	ldr	x17, [x16, #8]
  400b88:	add	x16, x16, #0x8
  400b8c:	br	x17

0000000000400b90 <exit@plt>:
  400b90:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400b94:	ldr	x17, [x16, #16]
  400b98:	add	x16, x16, #0x10
  400b9c:	br	x17

0000000000400ba0 <setupterm@plt>:
  400ba0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400ba4:	ldr	x17, [x16, #24]
  400ba8:	add	x16, x16, #0x18
  400bac:	br	x17

0000000000400bb0 <tputs@plt>:
  400bb0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400bb4:	ldr	x17, [x16, #32]
  400bb8:	add	x16, x16, #0x20
  400bbc:	br	x17

0000000000400bc0 <curses_version@plt>:
  400bc0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400bc4:	ldr	x17, [x16, #40]
  400bc8:	add	x16, x16, #0x28
  400bcc:	br	x17

0000000000400bd0 <tcgetattr@plt>:
  400bd0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400bd4:	ldr	x17, [x16, #48]
  400bd8:	add	x16, x16, #0x30
  400bdc:	br	x17

0000000000400be0 <fileno@plt>:
  400be0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400be4:	ldr	x17, [x16, #56]
  400be8:	add	x16, x16, #0x38
  400bec:	br	x17

0000000000400bf0 <open@plt>:
  400bf0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400bf4:	ldr	x17, [x16, #64]
  400bf8:	add	x16, x16, #0x40
  400bfc:	br	x17

0000000000400c00 <__libc_start_main@plt>:
  400c00:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c04:	ldr	x17, [x16, #72]
  400c08:	add	x16, x16, #0x48
  400c0c:	br	x17

0000000000400c10 <getopt@plt>:
  400c10:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c14:	ldr	x17, [x16, #80]
  400c18:	add	x16, x16, #0x50
  400c1c:	br	x17

0000000000400c20 <use_tioctl@plt>:
  400c20:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c24:	ldr	x17, [x16, #88]
  400c28:	add	x16, x16, #0x58
  400c2c:	br	x17

0000000000400c30 <strerror@plt>:
  400c30:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c34:	ldr	x17, [x16, #96]
  400c38:	add	x16, x16, #0x60
  400c3c:	br	x17

0000000000400c40 <__gmon_start__@plt>:
  400c40:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c44:	ldr	x17, [x16, #104]
  400c48:	add	x16, x16, #0x68
  400c4c:	br	x17

0000000000400c50 <abort@plt>:
  400c50:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c54:	ldr	x17, [x16, #112]
  400c58:	add	x16, x16, #0x70
  400c5c:	br	x17

0000000000400c60 <puts@plt>:
  400c60:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c64:	ldr	x17, [x16, #120]
  400c68:	add	x16, x16, #0x78
  400c6c:	br	x17

0000000000400c70 <memcmp@plt>:
  400c70:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c74:	ldr	x17, [x16, #128]
  400c78:	add	x16, x16, #0x80
  400c7c:	br	x17

0000000000400c80 <_nc_rootname@plt>:
  400c80:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c84:	ldr	x17, [x16, #136]
  400c88:	add	x16, x16, #0x88
  400c8c:	br	x17

0000000000400c90 <tcsetattr@plt>:
  400c90:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400c94:	ldr	x17, [x16, #144]
  400c98:	add	x16, x16, #0x90
  400c9c:	br	x17

0000000000400ca0 <use_env@plt>:
  400ca0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400ca4:	ldr	x17, [x16, #152]
  400ca8:	add	x16, x16, #0x98
  400cac:	br	x17

0000000000400cb0 <__errno_location@plt>:
  400cb0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400cb4:	ldr	x17, [x16, #160]
  400cb8:	add	x16, x16, #0xa0
  400cbc:	br	x17

0000000000400cc0 <getenv@plt>:
  400cc0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400cc4:	ldr	x17, [x16, #168]
  400cc8:	add	x16, x16, #0xa8
  400ccc:	br	x17

0000000000400cd0 <putchar@plt>:
  400cd0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400cd4:	ldr	x17, [x16, #176]
  400cd8:	add	x16, x16, #0xb0
  400cdc:	br	x17

0000000000400ce0 <fprintf@plt>:
  400ce0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400ce4:	ldr	x17, [x16, #184]
  400ce8:	add	x16, x16, #0xb8
  400cec:	br	x17

0000000000400cf0 <tigetstr@plt>:
  400cf0:	adrp	x16, 412000 <tigetstr@plt+0x11310>
  400cf4:	ldr	x17, [x16, #192]
  400cf8:	add	x16, x16, #0xc0
  400cfc:	br	x17

Disassembly of section .text:

0000000000400d00 <.text>:
  400d00:	mov	x29, #0x0                   	// #0
  400d04:	mov	x30, #0x0                   	// #0
  400d08:	mov	x5, x0
  400d0c:	ldr	x1, [sp]
  400d10:	add	x2, sp, #0x8
  400d14:	mov	x6, sp
  400d18:	movz	x0, #0x0, lsl #48
  400d1c:	movk	x0, #0x0, lsl #32
  400d20:	movk	x0, #0x40, lsl #16
  400d24:	movk	x0, #0xe0c
  400d28:	movz	x3, #0x0, lsl #48
  400d2c:	movk	x3, #0x0, lsl #32
  400d30:	movk	x3, #0x40, lsl #16
  400d34:	movk	x3, #0x13d8
  400d38:	movz	x4, #0x0, lsl #48
  400d3c:	movk	x4, #0x0, lsl #32
  400d40:	movk	x4, #0x40, lsl #16
  400d44:	movk	x4, #0x1458
  400d48:	bl	400c00 <__libc_start_main@plt>
  400d4c:	bl	400c50 <abort@plt>
  400d50:	adrp	x0, 411000 <tigetstr@plt+0x10310>
  400d54:	ldr	x0, [x0, #4048]
  400d58:	cbz	x0, 400d60 <tigetstr@plt+0x70>
  400d5c:	b	400c40 <__gmon_start__@plt>
  400d60:	ret
  400d64:	nop
  400d68:	adrp	x0, 412000 <tigetstr@plt+0x11310>
  400d6c:	add	x0, x0, #0xe0
  400d70:	adrp	x1, 412000 <tigetstr@plt+0x11310>
  400d74:	add	x1, x1, #0xe0
  400d78:	cmp	x1, x0
  400d7c:	b.eq	400d94 <tigetstr@plt+0xa4>  // b.none
  400d80:	adrp	x1, 401000 <tigetstr@plt+0x310>
  400d84:	ldr	x1, [x1, #1144]
  400d88:	cbz	x1, 400d94 <tigetstr@plt+0xa4>
  400d8c:	mov	x16, x1
  400d90:	br	x16
  400d94:	ret
  400d98:	adrp	x0, 412000 <tigetstr@plt+0x11310>
  400d9c:	add	x0, x0, #0xe0
  400da0:	adrp	x1, 412000 <tigetstr@plt+0x11310>
  400da4:	add	x1, x1, #0xe0
  400da8:	sub	x1, x1, x0
  400dac:	lsr	x2, x1, #63
  400db0:	add	x1, x2, x1, asr #3
  400db4:	cmp	xzr, x1, asr #1
  400db8:	asr	x1, x1, #1
  400dbc:	b.eq	400dd4 <tigetstr@plt+0xe4>  // b.none
  400dc0:	adrp	x2, 401000 <tigetstr@plt+0x310>
  400dc4:	ldr	x2, [x2, #1152]
  400dc8:	cbz	x2, 400dd4 <tigetstr@plt+0xe4>
  400dcc:	mov	x16, x2
  400dd0:	br	x16
  400dd4:	ret
  400dd8:	stp	x29, x30, [sp, #-32]!
  400ddc:	mov	x29, sp
  400de0:	str	x19, [sp, #16]
  400de4:	adrp	x19, 412000 <tigetstr@plt+0x11310>
  400de8:	ldrb	w0, [x19, #224]
  400dec:	cbnz	w0, 400dfc <tigetstr@plt+0x10c>
  400df0:	bl	400d68 <tigetstr@plt+0x78>
  400df4:	mov	w0, #0x1                   	// #1
  400df8:	strb	w0, [x19, #224]
  400dfc:	ldr	x19, [sp, #16]
  400e00:	ldp	x29, x30, [sp], #32
  400e04:	ret
  400e08:	b	400d98 <tigetstr@plt+0xa8>
  400e0c:	sub	sp, sp, #0x90
  400e10:	stp	x29, x30, [sp, #128]
  400e14:	add	x29, sp, #0x80
  400e18:	mov	w8, #0x0                   	// #0
  400e1c:	adrp	x9, 411000 <tigetstr@plt+0x10310>
  400e20:	ldr	x9, [x9, #4056]
  400e24:	adrp	x10, 401000 <tigetstr@plt+0x310>
  400e28:	add	x10, x10, #0x48e
  400e2c:	stur	wzr, [x29, #-4]
  400e30:	stur	w0, [x29, #-8]
  400e34:	stur	x1, [x29, #-16]
  400e38:	strb	w8, [sp, #31]
  400e3c:	ldur	x11, [x29, #-16]
  400e40:	ldr	x0, [x11]
  400e44:	str	x9, [sp, #16]
  400e48:	str	x10, [sp, #8]
  400e4c:	bl	400c80 <_nc_rootname@plt>
  400e50:	ldr	x9, [sp, #16]
  400e54:	str	x0, [x9]
  400e58:	ldr	x0, [sp, #8]
  400e5c:	bl	400cc0 <getenv@plt>
  400e60:	str	x0, [sp, #32]
  400e64:	ldur	w0, [x29, #-8]
  400e68:	ldur	x1, [x29, #-16]
  400e6c:	adrp	x2, 401000 <tigetstr@plt+0x310>
  400e70:	add	x2, x2, #0x493
  400e74:	bl	400c10 <getopt@plt>
  400e78:	str	w0, [sp, #44]
  400e7c:	mov	w8, #0xffffffff            	// #-1
  400e80:	cmp	w0, w8
  400e84:	b.eq	400f18 <tigetstr@plt+0x228>  // b.none
  400e88:	ldr	w8, [sp, #44]
  400e8c:	cmp	w8, #0x54
  400e90:	str	w8, [sp, #4]
  400e94:	b.eq	400ebc <tigetstr@plt+0x1cc>  // b.none
  400e98:	b	400e9c <tigetstr@plt+0x1ac>
  400e9c:	ldr	w8, [sp, #4]
  400ea0:	cmp	w8, #0x56
  400ea4:	b.eq	400ef0 <tigetstr@plt+0x200>  // b.none
  400ea8:	b	400eac <tigetstr@plt+0x1bc>
  400eac:	ldr	w8, [sp, #4]
  400eb0:	cmp	w8, #0x78
  400eb4:	b.eq	400f04 <tigetstr@plt+0x214>  // b.none
  400eb8:	b	400f10 <tigetstr@plt+0x220>
  400ebc:	mov	w8, #0x1                   	// #1
  400ec0:	mov	w9, wzr
  400ec4:	and	w0, w9, #0x1
  400ec8:	str	w8, [sp]
  400ecc:	bl	400ca0 <use_env@plt>
  400ed0:	ldr	w8, [sp]
  400ed4:	and	w0, w8, #0x1
  400ed8:	bl	400c20 <use_tioctl@plt>
  400edc:	adrp	x10, 411000 <tigetstr@plt+0x10310>
  400ee0:	ldr	x10, [x10, #4024]
  400ee4:	ldr	x10, [x10]
  400ee8:	str	x10, [sp, #32]
  400eec:	b	400f14 <tigetstr@plt+0x224>
  400ef0:	bl	400bc0 <curses_version@plt>
  400ef4:	bl	400c60 <puts@plt>
  400ef8:	mov	w8, wzr
  400efc:	mov	w0, w8
  400f00:	bl	400b90 <exit@plt>
  400f04:	mov	w8, #0x1                   	// #1
  400f08:	strb	w8, [sp, #31]
  400f0c:	b	400f14 <tigetstr@plt+0x224>
  400f10:	bl	400f84 <tigetstr@plt+0x294>
  400f14:	b	400e64 <tigetstr@plt+0x174>
  400f18:	adrp	x8, 411000 <tigetstr@plt+0x10310>
  400f1c:	ldr	x8, [x8, #4032]
  400f20:	ldr	w9, [x8]
  400f24:	ldur	w10, [x29, #-8]
  400f28:	cmp	w9, w10
  400f2c:	b.ge	400f34 <tigetstr@plt+0x244>  // b.tcont
  400f30:	bl	400f84 <tigetstr@plt+0x294>
  400f34:	add	x0, sp, #0x34
  400f38:	mov	w8, wzr
  400f3c:	and	w1, w8, #0x1
  400f40:	bl	401128 <tigetstr@plt+0x438>
  400f44:	str	w0, [sp, #48]
  400f48:	ldr	x0, [sp, #32]
  400f4c:	ldr	w1, [sp, #48]
  400f50:	mov	x9, xzr
  400f54:	mov	x2, x9
  400f58:	bl	400ba0 <setupterm@plt>
  400f5c:	ldrb	w8, [sp, #31]
  400f60:	and	w8, w8, #0x1
  400f64:	mov	w0, w8
  400f68:	bl	400ff0 <tigetstr@plt+0x300>
  400f6c:	mov	w8, #0xffffffff            	// #-1
  400f70:	mov	w10, #0x1                   	// #1
  400f74:	mov	w11, wzr
  400f78:	cmp	w0, w8
  400f7c:	csel	w0, w10, w11, eq  // eq = none
  400f80:	bl	400b90 <exit@plt>
  400f84:	sub	sp, sp, #0x30
  400f88:	stp	x29, x30, [sp, #32]
  400f8c:	add	x29, sp, #0x20
  400f90:	adrp	x8, 411000 <tigetstr@plt+0x10310>
  400f94:	ldr	x8, [x8, #4016]
  400f98:	adrp	x9, 411000 <tigetstr@plt+0x10310>
  400f9c:	ldr	x9, [x9, #4056]
  400fa0:	adrp	x1, 401000 <tigetstr@plt+0x310>
  400fa4:	add	x1, x1, #0x498
  400fa8:	adrp	x0, 401000 <tigetstr@plt+0x310>
  400fac:	add	x0, x0, #0x4ad
  400fb0:	mov	w10, #0x1                   	// #1
  400fb4:	ldr	x11, [x8]
  400fb8:	ldr	x2, [x9]
  400fbc:	stur	x0, [x29, #-8]
  400fc0:	mov	x0, x11
  400fc4:	str	x8, [sp, #16]
  400fc8:	str	w10, [sp, #12]
  400fcc:	bl	400ce0 <fprintf@plt>
  400fd0:	ldr	x8, [sp, #16]
  400fd4:	ldr	x1, [x8]
  400fd8:	ldur	x9, [x29, #-8]
  400fdc:	mov	x0, x9
  400fe0:	bl	400b80 <fputs@plt>
  400fe4:	ldr	w10, [sp, #12]
  400fe8:	mov	w0, w10
  400fec:	bl	400b90 <exit@plt>
  400ff0:	sub	sp, sp, #0x50
  400ff4:	stp	x29, x30, [sp, #64]
  400ff8:	add	x29, sp, #0x40
  400ffc:	adrp	x8, 411000 <tigetstr@plt+0x10310>
  401000:	ldr	x8, [x8, #4064]
  401004:	mov	w9, #0x1                   	// #1
  401008:	and	w9, w0, w9
  40100c:	sturb	w9, [x29, #-1]
  401010:	ldr	x10, [x8]
  401014:	ldr	x10, [x10, #32]
  401018:	ldr	x0, [x10, #40]
  40101c:	ldr	x10, [x8]
  401020:	ldr	x10, [x10, #24]
  401024:	ldrsh	w9, [x10, #4]
  401028:	cmp	w9, #0x0
  40102c:	cset	w9, le
  401030:	stur	x8, [x29, #-24]
  401034:	str	x0, [sp, #32]
  401038:	tbnz	w9, #0, 401054 <tigetstr@plt+0x364>
  40103c:	ldur	x8, [x29, #-24]
  401040:	ldr	x9, [x8]
  401044:	ldr	x9, [x9, #24]
  401048:	ldrsh	w10, [x9, #4]
  40104c:	str	w10, [sp, #28]
  401050:	b	40105c <tigetstr@plt+0x36c>
  401054:	mov	w8, #0x1                   	// #1
  401058:	str	w8, [sp, #28]
  40105c:	ldr	w8, [sp, #28]
  401060:	ldr	x0, [sp, #32]
  401064:	mov	w1, w8
  401068:	adrp	x2, 401000 <tigetstr@plt+0x310>
  40106c:	add	x2, x2, #0x104
  401070:	bl	400bb0 <tputs@plt>
  401074:	stur	w0, [x29, #-8]
  401078:	ldurb	w8, [x29, #-1]
  40107c:	tbnz	w8, #0, 4010f4 <tigetstr@plt+0x404>
  401080:	adrp	x0, 401000 <tigetstr@plt+0x310>
  401084:	add	x0, x0, #0x530
  401088:	bl	400cf0 <tigetstr@plt>
  40108c:	stur	x0, [x29, #-16]
  401090:	ldur	x8, [x29, #-16]
  401094:	cbz	x8, 4010f4 <tigetstr@plt+0x404>
  401098:	ldur	x0, [x29, #-16]
  40109c:	ldur	x8, [x29, #-24]
  4010a0:	ldr	x9, [x8]
  4010a4:	ldr	x9, [x9, #24]
  4010a8:	ldrsh	w10, [x9, #4]
  4010ac:	cmp	w10, #0x0
  4010b0:	cset	w10, le
  4010b4:	str	x0, [sp, #16]
  4010b8:	tbnz	w10, #0, 4010d4 <tigetstr@plt+0x3e4>
  4010bc:	ldur	x8, [x29, #-24]
  4010c0:	ldr	x9, [x8]
  4010c4:	ldr	x9, [x9, #24]
  4010c8:	ldrsh	w10, [x9, #4]
  4010cc:	str	w10, [sp, #12]
  4010d0:	b	4010dc <tigetstr@plt+0x3ec>
  4010d4:	mov	w8, #0x1                   	// #1
  4010d8:	str	w8, [sp, #12]
  4010dc:	ldr	w8, [sp, #12]
  4010e0:	ldr	x0, [sp, #16]
  4010e4:	mov	w1, w8
  4010e8:	adrp	x2, 401000 <tigetstr@plt+0x310>
  4010ec:	add	x2, x2, #0x104
  4010f0:	bl	400bb0 <tputs@plt>
  4010f4:	ldur	w0, [x29, #-8]
  4010f8:	ldp	x29, x30, [sp, #64]
  4010fc:	add	sp, sp, #0x50
  401100:	ret
  401104:	sub	sp, sp, #0x20
  401108:	stp	x29, x30, [sp, #16]
  40110c:	add	x29, sp, #0x10
  401110:	stur	w0, [x29, #-4]
  401114:	ldur	w0, [x29, #-4]
  401118:	bl	400cd0 <putchar@plt>
  40111c:	ldp	x29, x30, [sp, #16]
  401120:	add	sp, sp, #0x20
  401124:	ret
  401128:	sub	sp, sp, #0x20
  40112c:	stp	x29, x30, [sp, #16]
  401130:	add	x29, sp, #0x10
  401134:	mov	w8, #0x2                   	// #2
  401138:	mov	w9, #0x1                   	// #1
  40113c:	str	x0, [sp, #8]
  401140:	and	w9, w1, w9
  401144:	strb	w9, [sp, #7]
  401148:	ldr	x1, [sp, #8]
  40114c:	mov	w0, w8
  401150:	bl	401210 <tigetstr@plt+0x520>
  401154:	tbnz	w0, #0, 4011d4 <tigetstr@plt+0x4e4>
  401158:	ldr	x1, [sp, #8]
  40115c:	mov	w0, #0x1                   	// #1
  401160:	bl	401210 <tigetstr@plt+0x520>
  401164:	tbnz	w0, #0, 4011d4 <tigetstr@plt+0x4e4>
  401168:	ldr	x1, [sp, #8]
  40116c:	mov	w8, wzr
  401170:	mov	w0, w8
  401174:	bl	401210 <tigetstr@plt+0x520>
  401178:	tbnz	w0, #0, 4011d4 <tigetstr@plt+0x4e4>
  40117c:	adrp	x0, 401000 <tigetstr@plt+0x310>
  401180:	add	x0, x0, #0x533
  401184:	mov	w1, #0x2                   	// #2
  401188:	bl	400bf0 <open@plt>
  40118c:	ldr	x1, [sp, #8]
  401190:	bl	401210 <tigetstr@plt+0x520>
  401194:	tbnz	w0, #0, 4011d4 <tigetstr@plt+0x4e4>
  401198:	ldrb	w8, [sp, #7]
  40119c:	tbnz	w8, #0, 4011a4 <tigetstr@plt+0x4b4>
  4011a0:	b	4011b4 <tigetstr@plt+0x4c4>
  4011a4:	adrp	x0, 401000 <tigetstr@plt+0x310>
  4011a8:	add	x0, x0, #0x53c
  4011ac:	bl	401288 <tigetstr@plt+0x598>
  4011b0:	b	4011d0 <tigetstr@plt+0x4e0>
  4011b4:	adrp	x8, 411000 <tigetstr@plt+0x10310>
  4011b8:	ldr	x8, [x8, #4040]
  4011bc:	ldr	x0, [x8]
  4011c0:	bl	400be0 <fileno@plt>
  4011c4:	adrp	x8, 412000 <tigetstr@plt+0x11310>
  4011c8:	add	x8, x8, #0xe4
  4011cc:	str	w0, [x8]
  4011d0:	b	4011f8 <tigetstr@plt+0x508>
  4011d4:	adrp	x8, 412000 <tigetstr@plt+0x11310>
  4011d8:	add	x8, x8, #0xe8
  4011dc:	mov	w9, #0x1                   	// #1
  4011e0:	strb	w9, [x8]
  4011e4:	ldr	x1, [sp, #8]
  4011e8:	adrp	x0, 412000 <tigetstr@plt+0x11310>
  4011ec:	add	x0, x0, #0xec
  4011f0:	mov	x2, #0x3c                  	// #60
  4011f4:	bl	400b70 <memcpy@plt>
  4011f8:	adrp	x8, 412000 <tigetstr@plt+0x11310>
  4011fc:	add	x8, x8, #0xe4
  401200:	ldr	w0, [x8]
  401204:	ldp	x29, x30, [sp, #16]
  401208:	add	sp, sp, #0x20
  40120c:	ret
  401210:	sub	sp, sp, #0x30
  401214:	stp	x29, x30, [sp, #32]
  401218:	add	x29, sp, #0x20
  40121c:	mov	w8, #0x1                   	// #1
  401220:	adrp	x9, 412000 <tigetstr@plt+0x11310>
  401224:	add	x9, x9, #0xe4
  401228:	stur	w0, [x29, #-4]
  40122c:	str	x1, [sp, #16]
  401230:	strb	w8, [sp, #15]
  401234:	ldur	w8, [x29, #-4]
  401238:	str	w8, [x9]
  40123c:	ldur	w8, [x29, #-4]
  401240:	cmp	w8, #0x0
  401244:	cset	w8, lt  // lt = tstop
  401248:	tbnz	w8, #0, 40126c <tigetstr@plt+0x57c>
  40124c:	adrp	x8, 412000 <tigetstr@plt+0x11310>
  401250:	add	x8, x8, #0xe4
  401254:	ldr	w0, [x8]
  401258:	ldr	x1, [sp, #16]
  40125c:	bl	400bd0 <tcgetattr@plt>
  401260:	cmp	w0, #0x0
  401264:	cset	w9, ge  // ge = tcont
  401268:	tbnz	w9, #0, 401274 <tigetstr@plt+0x584>
  40126c:	mov	w8, #0x0                   	// #0
  401270:	strb	w8, [sp, #15]
  401274:	ldrb	w8, [sp, #15]
  401278:	and	w0, w8, #0x1
  40127c:	ldp	x29, x30, [sp, #32]
  401280:	add	sp, sp, #0x30
  401284:	ret
  401288:	sub	sp, sp, #0x60
  40128c:	stp	x29, x30, [sp, #80]
  401290:	add	x29, sp, #0x50
  401294:	adrp	x8, 411000 <tigetstr@plt+0x10310>
  401298:	ldr	x8, [x8, #4016]
  40129c:	adrp	x9, 411000 <tigetstr@plt+0x10310>
  4012a0:	ldr	x9, [x9, #4056]
  4012a4:	adrp	x1, 401000 <tigetstr@plt+0x310>
  4012a8:	add	x1, x1, #0x550
  4012ac:	adrp	x10, 401000 <tigetstr@plt+0x310>
  4012b0:	add	x10, x10, #0x4ab
  4012b4:	stur	x0, [x29, #-8]
  4012b8:	stur	x8, [x29, #-24]
  4012bc:	stur	x9, [x29, #-32]
  4012c0:	str	x1, [sp, #40]
  4012c4:	str	x10, [sp, #32]
  4012c8:	bl	400cb0 <__errno_location@plt>
  4012cc:	ldr	w11, [x0]
  4012d0:	stur	w11, [x29, #-12]
  4012d4:	ldur	x8, [x29, #-24]
  4012d8:	ldr	x0, [x8]
  4012dc:	ldur	x9, [x29, #-32]
  4012e0:	ldr	x2, [x9]
  4012e4:	ldur	x3, [x29, #-8]
  4012e8:	ldur	w11, [x29, #-12]
  4012ec:	str	x0, [sp, #24]
  4012f0:	mov	w0, w11
  4012f4:	str	x2, [sp, #16]
  4012f8:	str	x3, [sp, #8]
  4012fc:	bl	400c30 <strerror@plt>
  401300:	ldr	x8, [sp, #24]
  401304:	str	x0, [sp]
  401308:	mov	x0, x8
  40130c:	ldr	x1, [sp, #40]
  401310:	ldr	x2, [sp, #16]
  401314:	ldr	x3, [sp, #8]
  401318:	ldr	x4, [sp]
  40131c:	bl	400ce0 <fprintf@plt>
  401320:	bl	401348 <tigetstr@plt+0x658>
  401324:	ldur	x8, [x29, #-24]
  401328:	ldr	x9, [x8]
  40132c:	mov	x0, x9
  401330:	ldr	x1, [sp, #32]
  401334:	bl	400ce0 <fprintf@plt>
  401338:	ldur	w11, [x29, #-12]
  40133c:	add	w11, w11, #0x4
  401340:	mov	w0, w11
  401344:	bl	400b90 <exit@plt>
  401348:	stp	x29, x30, [sp, #-16]!
  40134c:	mov	x29, sp
  401350:	adrp	x8, 412000 <tigetstr@plt+0x11310>
  401354:	add	x8, x8, #0xe8
  401358:	ldrb	w9, [x8]
  40135c:	tbnz	w9, #0, 401364 <tigetstr@plt+0x674>
  401360:	b	401380 <tigetstr@plt+0x690>
  401364:	adrp	x8, 412000 <tigetstr@plt+0x11310>
  401368:	add	x8, x8, #0xe4
  40136c:	ldr	w0, [x8]
  401370:	mov	w1, #0x1                   	// #1
  401374:	adrp	x2, 412000 <tigetstr@plt+0x11310>
  401378:	add	x2, x2, #0xec
  40137c:	bl	400c90 <tcsetattr@plt>
  401380:	ldp	x29, x30, [sp], #16
  401384:	ret
  401388:	sub	sp, sp, #0x20
  40138c:	stp	x29, x30, [sp, #16]
  401390:	add	x29, sp, #0x10
  401394:	mov	x2, #0x3c                  	// #60
  401398:	str	x0, [sp, #8]
  40139c:	str	x1, [sp]
  4013a0:	ldr	x0, [sp]
  4013a4:	ldr	x1, [sp, #8]
  4013a8:	bl	400c70 <memcmp@plt>
  4013ac:	cbz	w0, 4013c8 <tigetstr@plt+0x6d8>
  4013b0:	adrp	x8, 412000 <tigetstr@plt+0x11310>
  4013b4:	add	x8, x8, #0xe4
  4013b8:	ldr	w0, [x8]
  4013bc:	ldr	x2, [sp]
  4013c0:	mov	w1, #0x1                   	// #1
  4013c4:	bl	400c90 <tcsetattr@plt>
  4013c8:	ldp	x29, x30, [sp, #16]
  4013cc:	add	sp, sp, #0x20
  4013d0:	ret
  4013d4:	nop
  4013d8:	stp	x29, x30, [sp, #-64]!
  4013dc:	mov	x29, sp
  4013e0:	stp	x19, x20, [sp, #16]
  4013e4:	adrp	x20, 411000 <tigetstr@plt+0x10310>
  4013e8:	add	x20, x20, #0xdb0
  4013ec:	stp	x21, x22, [sp, #32]
  4013f0:	adrp	x21, 411000 <tigetstr@plt+0x10310>
  4013f4:	add	x21, x21, #0xda8
  4013f8:	sub	x20, x20, x21
  4013fc:	mov	w22, w0
  401400:	stp	x23, x24, [sp, #48]
  401404:	mov	x23, x1
  401408:	mov	x24, x2
  40140c:	bl	400b30 <memcpy@plt-0x40>
  401410:	cmp	xzr, x20, asr #3
  401414:	b.eq	401440 <tigetstr@plt+0x750>  // b.none
  401418:	asr	x20, x20, #3
  40141c:	mov	x19, #0x0                   	// #0
  401420:	ldr	x3, [x21, x19, lsl #3]
  401424:	mov	x2, x24
  401428:	add	x19, x19, #0x1
  40142c:	mov	x1, x23
  401430:	mov	w0, w22
  401434:	blr	x3
  401438:	cmp	x20, x19
  40143c:	b.ne	401420 <tigetstr@plt+0x730>  // b.any
  401440:	ldp	x19, x20, [sp, #16]
  401444:	ldp	x21, x22, [sp, #32]
  401448:	ldp	x23, x24, [sp, #48]
  40144c:	ldp	x29, x30, [sp], #64
  401450:	ret
  401454:	nop
  401458:	ret

Disassembly of section .fini:

000000000040145c <.fini>:
  40145c:	stp	x29, x30, [sp, #-16]!
  401460:	mov	x29, sp
  401464:	ldp	x29, x30, [sp], #16
  401468:	ret
