#ifndef _CAR_H_
#define _CAR_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define VEXA_CAR_BASE         ( 0x02408000 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define CAR_CLK_DIS0_OFFSET ( 0x00000000U )
#define CAR_CLK_DIS1_OFFSET ( 0x00000004U )
#define CAR_SOFT_RST0_OFFSET ( 0x00000008U )
#define CAR_SOFT_RST1_OFFSET ( 0x0000000cU )
#define CAR_HALT0_OFFSET ( 0x00000010U )
#define CAR_HALT1_OFFSET ( 0x00000014U )
#define CAR_PD0_OFFSET ( 0x00000018U )
#define CAR_PD1_OFFSET ( 0x0000001cU )
#define CAR_ROW_DIS_OFFSET ( 0x00000020U )
#define CAR_HIGH_INT_STAT0_OFFSET ( 0x00000040U )
#define CAR_HIGH_INT_STAT1_OFFSET ( 0x00000044U )
#define CAR_HIGH_INT_STAT2_OFFSET ( 0x00000048U )
#define CAR_HIGH_INT_STAT3_OFFSET ( 0x0000004cU )
#define CAR_HIGH_INT_STAT4_OFFSET ( 0x00000050U )
#define CAR_HIGH_INT_STAT5_OFFSET ( 0x00000054U )
#define CAR_HIGH_INT_STAT6_OFFSET ( 0x00000058U )
#define CAR_HIGH_INT_STAT7_OFFSET ( 0x0000005cU )
#define CAR_HIGH_INT_STAT8_OFFSET ( 0x00000060U )
#define CAR_HIGH_INT_STAT9_OFFSET ( 0x00000064U )
#define CAR_VEX_RST_RELEASE0_OFFSET ( 0x00000080U )
#define CAR_VEX_RST_RELEASE1_OFFSET ( 0x00000084U )
#define CAR_NOC_RST_RELEASE_OFFSET ( 0x00000090U )
#define CAR_NOC_CLK_GATE_OFFSET ( 0x00000094U )
#define CAR_NOC_SOFT_RST_OFFSET ( 0x00000098U )
#define CAR_TIMER_START0_OFFSET ( 0x000000a0U )
#define CAR_TIMER_START1_OFFSET ( 0x000000a4U )
#define CAR_VEX_WDT_SEL0_OFFSET ( 0x000000b0U )
#define CAR_VEX_WDT_SEL1_OFFSET ( 0x000000b4U )
#define CAR_VEX_INT_SEL_OFFSET ( 0x000000b8U )
#define CAR_VEX_HIGH_INT_STAT0_OFFSET ( 0x000000c0U )
#define CAR_VEX_HIGH_INT_EN0_OFFSET ( 0x000000c4U )
#define CAR_VEX_HIGH_INT_CLR0_OFFSET ( 0x000000c8U )
#define CAR_VEX_HIGH_INT_FORCE0_OFFSET ( 0x000000ccU )
#define CAR_VEX_HIGH_INT_MASKED_STAT0_OFFSET ( 0x000000d0U )
#define CAR_VEX_HIGH_INT_STAT1_OFFSET ( 0x000000e0U )
#define CAR_VEX_HIGH_INT_EN1_OFFSET ( 0x000000e4U )
#define CAR_VEX_HIGH_INT_CLR1_OFFSET ( 0x000000e8U )
#define CAR_VEX_HIGH_INT_FORCE1_OFFSET ( 0x000000ecU )
#define CAR_VEX_HIGH_INT_MASKED_STAT1_OFFSET ( 0x000000f0U )
#define CAR_VEX_WDT_INT_STAT0_OFFSET ( 0x00000100U )
#define CAR_VEX_WDT_INT_EN0_OFFSET ( 0x00000104U )
#define CAR_VEX_WDT_INT_CLR0_OFFSET ( 0x00000108U )
#define CAR_VEX_WDT_INT_FORCE0_OFFSET ( 0x0000010cU )
#define CAR_VEX_WDT_INT_MASKED_STAT0_OFFSET ( 0x00000110U )
#define CAR_VEX_WDT_INT_STAT1_OFFSET ( 0x00000120U )
#define CAR_VEX_WDT_INT_EN1_OFFSET ( 0x00000124U )
#define CAR_VEX_WDT_INT_CLR1_OFFSET ( 0x00000128U )
#define CAR_VEX_WDT_INT_FORCE1_OFFSET ( 0x0000012cU )
#define CAR_VEX_WDT_INT_MASKED_STAT1_OFFSET ( 0x00000130U )
#define CAR_VEX_LOW_INT_STAT0_OFFSET ( 0x00000140U )
#define CAR_VEX_LOW_INT_EN0_OFFSET ( 0x00000144U )
#define CAR_VEX_LOW_INT_CLR0_OFFSET ( 0x00000148U )
#define CAR_VEX_LOW_INT_FORCE0_OFFSET ( 0x0000014cU )
#define CAR_VEX_LOW_INT_MASKED_STAT0_OFFSET ( 0x00000150U )
#define CAR_VEX_LOW_INT_STAT1_OFFSET ( 0x00000160U )
#define CAR_VEX_LOW_INT_EN1_OFFSET ( 0x00000164U )
#define CAR_VEX_LOW_INT_CLR1_OFFSET ( 0x00000168U )
#define CAR_VEX_LOW_INT_FORCE1_OFFSET ( 0x0000016cU )
#define CAR_VEX_LOW_INT_MASKED_STAT1_OFFSET ( 0x00000170U )
#define CAR_TX_ALARM_EN0_OFFSET ( 0x000001a0U )
#define CAR_TX_ALARM_EN1_OFFSET ( 0x000001a4U )
#define CAR_TX_ALARM_MAP0_OFFSET ( 0x000001b0U )
#define CAR_TX_ALARM_MAP1_OFFSET ( 0x000001b4U )
#define CAR_TX_ALARM_MAP2_OFFSET ( 0x000001b8U )
#define CAR_TX_ALARM_MAP3_OFFSET ( 0x000001bcU )
#define CAR_TX_ALARM_MAP4_OFFSET ( 0x000001c0U )
#define CAR_GPIO_TX_ALM_EN0_OFFSET ( 0x000001d0U )
#define CAR_GPIO_TX_ALM_EN1_OFFSET ( 0x000001d4U )
#define CAR_GPIO_STAT0_OFFSET ( 0x000001d8U )
#define CAR_GPIO_STAT1_OFFSET ( 0x000001dcU )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define CAR_CLK_DIS0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_CLK_DIS0_OFFSET ) ))
#define CAR_CLK_DIS1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_CLK_DIS1_OFFSET ) ))
#define CAR_SOFT_RST0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_SOFT_RST0_OFFSET ) ))
#define CAR_SOFT_RST1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_SOFT_RST1_OFFSET ) ))
#define CAR_HALT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HALT0_OFFSET ) ))
#define CAR_HALT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HALT1_OFFSET ) ))
#define CAR_PD0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_PD0_OFFSET ) ))
#define CAR_PD1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_PD1_OFFSET ) ))
#define CAR_ROW_DIS_ADR (( ( VEXA_CAR_BASE ) + ( CAR_ROW_DIS_OFFSET ) ))
#define CAR_HIGH_INT_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT0_OFFSET ) ))
#define CAR_HIGH_INT_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT1_OFFSET ) ))
#define CAR_HIGH_INT_STAT2_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT2_OFFSET ) ))
#define CAR_HIGH_INT_STAT3_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT3_OFFSET ) ))
#define CAR_HIGH_INT_STAT4_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT4_OFFSET ) ))
#define CAR_HIGH_INT_STAT5_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT5_OFFSET ) ))
#define CAR_HIGH_INT_STAT6_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT6_OFFSET ) ))
#define CAR_HIGH_INT_STAT7_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT7_OFFSET ) ))
#define CAR_HIGH_INT_STAT8_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT8_OFFSET ) ))
#define CAR_HIGH_INT_STAT9_ADR (( ( VEXA_CAR_BASE ) + ( CAR_HIGH_INT_STAT9_OFFSET ) ))
#define CAR_VEX_RST_RELEASE0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_RST_RELEASE0_OFFSET ) ))
#define CAR_VEX_RST_RELEASE1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_RST_RELEASE1_OFFSET ) ))
#define CAR_NOC_RST_RELEASE_ADR (( ( VEXA_CAR_BASE ) + ( CAR_NOC_RST_RELEASE_OFFSET ) ))
#define CAR_NOC_CLK_GATE_ADR (( ( VEXA_CAR_BASE ) + ( CAR_NOC_CLK_GATE_OFFSET ) ))
#define CAR_NOC_SOFT_RST_ADR (( ( VEXA_CAR_BASE ) + ( CAR_NOC_SOFT_RST_OFFSET ) ))
#define CAR_TIMER_START0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TIMER_START0_OFFSET ) ))
#define CAR_TIMER_START1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TIMER_START1_OFFSET ) ))
#define CAR_VEX_WDT_SEL0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_SEL0_OFFSET ) ))
#define CAR_VEX_WDT_SEL1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_SEL1_OFFSET ) ))
#define CAR_VEX_INT_SEL_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_INT_SEL_OFFSET ) ))
#define CAR_VEX_HIGH_INT_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_STAT0_OFFSET ) ))
#define CAR_VEX_HIGH_INT_EN0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_EN0_OFFSET ) ))
#define CAR_VEX_HIGH_INT_CLR0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_CLR0_OFFSET ) ))
#define CAR_VEX_HIGH_INT_FORCE0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_FORCE0_OFFSET ) ))
#define CAR_VEX_HIGH_INT_MASKED_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_MASKED_STAT0_OFFSET ) ))
#define CAR_VEX_HIGH_INT_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_STAT1_OFFSET ) ))
#define CAR_VEX_HIGH_INT_EN1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_EN1_OFFSET ) ))
#define CAR_VEX_HIGH_INT_CLR1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_CLR1_OFFSET ) ))
#define CAR_VEX_HIGH_INT_FORCE1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_FORCE1_OFFSET ) ))
#define CAR_VEX_HIGH_INT_MASKED_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_HIGH_INT_MASKED_STAT1_OFFSET ) ))
#define CAR_VEX_WDT_INT_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_STAT0_OFFSET ) ))
#define CAR_VEX_WDT_INT_EN0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_EN0_OFFSET ) ))
#define CAR_VEX_WDT_INT_CLR0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_CLR0_OFFSET ) ))
#define CAR_VEX_WDT_INT_FORCE0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_FORCE0_OFFSET ) ))
#define CAR_VEX_WDT_INT_MASKED_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_MASKED_STAT0_OFFSET ) ))
#define CAR_VEX_WDT_INT_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_STAT1_OFFSET ) ))
#define CAR_VEX_WDT_INT_EN1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_EN1_OFFSET ) ))
#define CAR_VEX_WDT_INT_CLR1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_CLR1_OFFSET ) ))
#define CAR_VEX_WDT_INT_FORCE1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_FORCE1_OFFSET ) ))
#define CAR_VEX_WDT_INT_MASKED_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_WDT_INT_MASKED_STAT1_OFFSET ) ))
#define CAR_VEX_LOW_INT_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_STAT0_OFFSET ) ))
#define CAR_VEX_LOW_INT_EN0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_EN0_OFFSET ) ))
#define CAR_VEX_LOW_INT_CLR0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_CLR0_OFFSET ) ))
#define CAR_VEX_LOW_INT_FORCE0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_FORCE0_OFFSET ) ))
#define CAR_VEX_LOW_INT_MASKED_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_MASKED_STAT0_OFFSET ) ))
#define CAR_VEX_LOW_INT_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_STAT1_OFFSET ) ))
#define CAR_VEX_LOW_INT_EN1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_EN1_OFFSET ) ))
#define CAR_VEX_LOW_INT_CLR1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_CLR1_OFFSET ) ))
#define CAR_VEX_LOW_INT_FORCE1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_FORCE1_OFFSET ) ))
#define CAR_VEX_LOW_INT_MASKED_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_VEX_LOW_INT_MASKED_STAT1_OFFSET ) ))
#define CAR_TX_ALARM_EN0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TX_ALARM_EN0_OFFSET ) ))
#define CAR_TX_ALARM_EN1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TX_ALARM_EN1_OFFSET ) ))
#define CAR_TX_ALARM_MAP0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TX_ALARM_MAP0_OFFSET ) ))
#define CAR_TX_ALARM_MAP1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TX_ALARM_MAP1_OFFSET ) ))
#define CAR_TX_ALARM_MAP2_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TX_ALARM_MAP2_OFFSET ) ))
#define CAR_TX_ALARM_MAP3_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TX_ALARM_MAP3_OFFSET ) ))
#define CAR_TX_ALARM_MAP4_ADR (( ( VEXA_CAR_BASE ) + ( CAR_TX_ALARM_MAP4_OFFSET ) ))
#define CAR_GPIO_TX_ALM_EN0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_GPIO_TX_ALM_EN0_OFFSET ) ))
#define CAR_GPIO_TX_ALM_EN1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_GPIO_TX_ALM_EN1_OFFSET ) ))
#define CAR_GPIO_STAT0_ADR (( ( VEXA_CAR_BASE ) + ( CAR_GPIO_STAT0_OFFSET ) ))
#define CAR_GPIO_STAT1_ADR (( ( VEXA_CAR_BASE ) + ( CAR_GPIO_STAT1_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_CLOCK_DISABLE0 register description at address offset 0x0
  *
  * Register default value:        0xFFFFFFFF
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_clock_disable0
  * car_clock_disable0
  */

typedef union {
  struct {
    uint32_t CLOCK_DISABLE00 : 1;
    ///< This register contains the clock disable for VEX Core 00 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t CLOCK_DISABLE01 : 1;
    ///< This register contains the clock disable for VEX Core 01 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t CLOCK_DISABLE02 : 1;
    ///< This register contains the clock disable for VEX Core 02 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t CLOCK_DISABLE03 : 1;
    ///< This register contains the clock disable for VEX Core 03 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t CLOCK_DISABLE04 : 1;
    ///< This register contains the clock disable for VEX Core 04 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x1"
    uint32_t CLOCK_DISABLE05 : 1;
    ///< This register contains the clock disable for VEX Core 05 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t CLOCK_DISABLE06 : 1;
    ///< This register contains the clock disable for VEX Core 06 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t CLOCK_DISABLE07 : 1;
    ///< This register contains the clock disable for VEX Core 07 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t CLOCK_DISABLE10 : 1;
    ///< This register contains the clock disable for VEX Core 10 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x1"
    uint32_t CLOCK_DISABLE11 : 1;
    ///< This register contains the clock disable for VEX Core 11 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x1"
    uint32_t CLOCK_DISABLE12 : 1;
    ///< This register contains the clock disable for VEX Core 12 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x1"
    uint32_t CLOCK_DISABLE13 : 1;
    ///< This register contains the clock disable for VEX Core 13 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x1"
    uint32_t CLOCK_DISABLE14 : 1;
    ///< This register contains the clock disable for VEX Core 14 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x1"
    uint32_t CLOCK_DISABLE15 : 1;
    ///< This register contains the clock disable for VEX Core 15 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x1"
    uint32_t CLOCK_DISABLE16 : 1;
    ///< This register contains the clock disable for VEX Core 16 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x1"
    uint32_t CLOCK_DISABLE17 : 1;
    ///< This register contains the clock disable for VEX Core 17 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x1"
    uint32_t CLOCK_DISABLE20 : 1;
    ///< This register contains the clock disable for VEX Core 20 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x1"
    uint32_t CLOCK_DISABLE21 : 1;
    ///< This register contains the clock disable for VEX Core 21 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x1"
    uint32_t CLOCK_DISABLE22 : 1;
    ///< This register contains the clock disable for VEX Core 22 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x1"
    uint32_t CLOCK_DISABLE23 : 1;
    ///< This register contains the clock disable for VEX Core 23 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x1"
    uint32_t CLOCK_DISABLE24 : 1;
    ///< This register contains the clock disable for VEX Core 24 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x1"
    uint32_t CLOCK_DISABLE25 : 1;
    ///< This register contains the clock disable for VEX Core 25 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x1"
    uint32_t CLOCK_DISABLE26 : 1;
    ///< This register contains the clock disable for VEX Core 26 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x1"
    uint32_t CLOCK_DISABLE27 : 1;
    ///< This register contains the clock disable for VEX Core 27 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x1"
    uint32_t CLOCK_DISABLE30 : 1;
    ///< This register contains the clock disable for VEX Core 30 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x1"
    uint32_t CLOCK_DISABLE31 : 1;
    ///< This register contains the clock disable for VEX Core 31 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x1"
    uint32_t CLOCK_DISABLE32 : 1;
    ///< This register contains the clock disable for VEX Core 32 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x1"
    uint32_t CLOCK_DISABLE33 : 1;
    ///< This register contains the clock disable for VEX Core 33 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x1"
    uint32_t CLOCK_DISABLE34 : 1;
    ///< This register contains the clock disable for VEX Core 34 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x1"
    uint32_t CLOCK_DISABLE35 : 1;
    ///< This register contains the clock disable for VEX Core 35 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x1"
    uint32_t CLOCK_DISABLE36 : 1;
    ///< This register contains the clock disable for VEX Core 36 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x1"
    uint32_t CLOCK_DISABLE37 : 1;
    ///< This register contains the clock disable for VEX Core 37 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x1"
  } ;
  uint32_t value;
} car_clk_dis0_reg_t;

#define CAR_CLK_DIS0_DEFAULT (0xffffffffU)
#define CAR_CLK_DIS0_RD_MASK (0xffffffffU)
#define CAR_CLK_DIS0_WR_MASK (0xffffffffU)


///< This register contains the clock disable for VEX Core 00 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS00_BF_OFF ( 0)
#define CAR_CLK_DIS0_CLK_DIS00_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS00_BF_MSK (0x00000001)
#define CAR_CLK_DIS0_CLK_DIS00_BF_DEF (0x00000001)

///< This register contains the clock disable for VEX Core 01 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS01_BF_OFF ( 1)
#define CAR_CLK_DIS0_CLK_DIS01_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS01_BF_MSK (0x00000002)
#define CAR_CLK_DIS0_CLK_DIS01_BF_DEF (0x00000002)

///< This register contains the clock disable for VEX Core 02 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS02_BF_OFF ( 2)
#define CAR_CLK_DIS0_CLK_DIS02_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS02_BF_MSK (0x00000004)
#define CAR_CLK_DIS0_CLK_DIS02_BF_DEF (0x00000004)

///< This register contains the clock disable for VEX Core 03 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS03_BF_OFF ( 3)
#define CAR_CLK_DIS0_CLK_DIS03_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS03_BF_MSK (0x00000008)
#define CAR_CLK_DIS0_CLK_DIS03_BF_DEF (0x00000008)

///< This register contains the clock disable for VEX Core 04 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS04_BF_OFF ( 4)
#define CAR_CLK_DIS0_CLK_DIS04_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS04_BF_MSK (0x00000010)
#define CAR_CLK_DIS0_CLK_DIS04_BF_DEF (0x00000010)

///< This register contains the clock disable for VEX Core 05 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS05_BF_OFF ( 5)
#define CAR_CLK_DIS0_CLK_DIS05_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS05_BF_MSK (0x00000020)
#define CAR_CLK_DIS0_CLK_DIS05_BF_DEF (0x00000020)

///< This register contains the clock disable for VEX Core 06 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS06_BF_OFF ( 6)
#define CAR_CLK_DIS0_CLK_DIS06_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS06_BF_MSK (0x00000040)
#define CAR_CLK_DIS0_CLK_DIS06_BF_DEF (0x00000040)

///< This register contains the clock disable for VEX Core 07 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS07_BF_OFF ( 7)
#define CAR_CLK_DIS0_CLK_DIS07_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS07_BF_MSK (0x00000080)
#define CAR_CLK_DIS0_CLK_DIS07_BF_DEF (0x00000080)

///< This register contains the clock disable for VEX Core 10 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS10_BF_OFF ( 8)
#define CAR_CLK_DIS0_CLK_DIS10_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS10_BF_MSK (0x00000100)
#define CAR_CLK_DIS0_CLK_DIS10_BF_DEF (0x00000100)

///< This register contains the clock disable for VEX Core 11 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS11_BF_OFF ( 9)
#define CAR_CLK_DIS0_CLK_DIS11_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS11_BF_MSK (0x00000200)
#define CAR_CLK_DIS0_CLK_DIS11_BF_DEF (0x00000200)

///< This register contains the clock disable for VEX Core 12 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS12_BF_OFF (10)
#define CAR_CLK_DIS0_CLK_DIS12_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS12_BF_MSK (0x00000400)
#define CAR_CLK_DIS0_CLK_DIS12_BF_DEF (0x00000400)

///< This register contains the clock disable for VEX Core 13 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS13_BF_OFF (11)
#define CAR_CLK_DIS0_CLK_DIS13_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS13_BF_MSK (0x00000800)
#define CAR_CLK_DIS0_CLK_DIS13_BF_DEF (0x00000800)

///< This register contains the clock disable for VEX Core 14 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS14_BF_OFF (12)
#define CAR_CLK_DIS0_CLK_DIS14_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS14_BF_MSK (0x00001000)
#define CAR_CLK_DIS0_CLK_DIS14_BF_DEF (0x00001000)

///< This register contains the clock disable for VEX Core 15 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS15_BF_OFF (13)
#define CAR_CLK_DIS0_CLK_DIS15_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS15_BF_MSK (0x00002000)
#define CAR_CLK_DIS0_CLK_DIS15_BF_DEF (0x00002000)

///< This register contains the clock disable for VEX Core 16 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS16_BF_OFF (14)
#define CAR_CLK_DIS0_CLK_DIS16_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS16_BF_MSK (0x00004000)
#define CAR_CLK_DIS0_CLK_DIS16_BF_DEF (0x00004000)

///< This register contains the clock disable for VEX Core 17 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS17_BF_OFF (15)
#define CAR_CLK_DIS0_CLK_DIS17_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS17_BF_MSK (0x00008000)
#define CAR_CLK_DIS0_CLK_DIS17_BF_DEF (0x00008000)

///< This register contains the clock disable for VEX Core 20 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS20_BF_OFF (16)
#define CAR_CLK_DIS0_CLK_DIS20_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS20_BF_MSK (0x00010000)
#define CAR_CLK_DIS0_CLK_DIS20_BF_DEF (0x00010000)

///< This register contains the clock disable for VEX Core 21 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS21_BF_OFF (17)
#define CAR_CLK_DIS0_CLK_DIS21_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS21_BF_MSK (0x00020000)
#define CAR_CLK_DIS0_CLK_DIS21_BF_DEF (0x00020000)

///< This register contains the clock disable for VEX Core 22 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS22_BF_OFF (18)
#define CAR_CLK_DIS0_CLK_DIS22_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS22_BF_MSK (0x00040000)
#define CAR_CLK_DIS0_CLK_DIS22_BF_DEF (0x00040000)

///< This register contains the clock disable for VEX Core 23 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS23_BF_OFF (19)
#define CAR_CLK_DIS0_CLK_DIS23_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS23_BF_MSK (0x00080000)
#define CAR_CLK_DIS0_CLK_DIS23_BF_DEF (0x00080000)

///< This register contains the clock disable for VEX Core 24 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS24_BF_OFF (20)
#define CAR_CLK_DIS0_CLK_DIS24_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS24_BF_MSK (0x00100000)
#define CAR_CLK_DIS0_CLK_DIS24_BF_DEF (0x00100000)

///< This register contains the clock disable for VEX Core 25 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS25_BF_OFF (21)
#define CAR_CLK_DIS0_CLK_DIS25_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS25_BF_MSK (0x00200000)
#define CAR_CLK_DIS0_CLK_DIS25_BF_DEF (0x00200000)

///< This register contains the clock disable for VEX Core 26 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS26_BF_OFF (22)
#define CAR_CLK_DIS0_CLK_DIS26_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS26_BF_MSK (0x00400000)
#define CAR_CLK_DIS0_CLK_DIS26_BF_DEF (0x00400000)

///< This register contains the clock disable for VEX Core 27 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS27_BF_OFF (23)
#define CAR_CLK_DIS0_CLK_DIS27_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS27_BF_MSK (0x00800000)
#define CAR_CLK_DIS0_CLK_DIS27_BF_DEF (0x00800000)

///< This register contains the clock disable for VEX Core 30 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS30_BF_OFF (24)
#define CAR_CLK_DIS0_CLK_DIS30_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS30_BF_MSK (0x01000000)
#define CAR_CLK_DIS0_CLK_DIS30_BF_DEF (0x01000000)

///< This register contains the clock disable for VEX Core 31 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS31_BF_OFF (25)
#define CAR_CLK_DIS0_CLK_DIS31_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS31_BF_MSK (0x02000000)
#define CAR_CLK_DIS0_CLK_DIS31_BF_DEF (0x02000000)

///< This register contains the clock disable for VEX Core 32 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS32_BF_OFF (26)
#define CAR_CLK_DIS0_CLK_DIS32_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS32_BF_MSK (0x04000000)
#define CAR_CLK_DIS0_CLK_DIS32_BF_DEF (0x04000000)

///< This register contains the clock disable for VEX Core 33 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS33_BF_OFF (27)
#define CAR_CLK_DIS0_CLK_DIS33_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS33_BF_MSK (0x08000000)
#define CAR_CLK_DIS0_CLK_DIS33_BF_DEF (0x08000000)

///< This register contains the clock disable for VEX Core 34 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS34_BF_OFF (28)
#define CAR_CLK_DIS0_CLK_DIS34_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS34_BF_MSK (0x10000000)
#define CAR_CLK_DIS0_CLK_DIS34_BF_DEF (0x10000000)

///< This register contains the clock disable for VEX Core 35 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS35_BF_OFF (29)
#define CAR_CLK_DIS0_CLK_DIS35_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS35_BF_MSK (0x20000000)
#define CAR_CLK_DIS0_CLK_DIS35_BF_DEF (0x20000000)

///< This register contains the clock disable for VEX Core 36 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS36_BF_OFF (30)
#define CAR_CLK_DIS0_CLK_DIS36_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS36_BF_MSK (0x40000000)
#define CAR_CLK_DIS0_CLK_DIS36_BF_DEF (0x40000000)

///< This register contains the clock disable for VEX Core 37 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS0_CLK_DIS37_BF_OFF (31)
#define CAR_CLK_DIS0_CLK_DIS37_BF_WID ( 1)
#define CAR_CLK_DIS0_CLK_DIS37_BF_MSK (0x80000000)
#define CAR_CLK_DIS0_CLK_DIS37_BF_DEF (0x80000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_CLOCK_DISABLE1 register description at address offset 0x4
  *
  * Register default value:        0x000000FF
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_clock_disable1
  * car_clock_disable1
  */

typedef union {
  struct {
    uint32_t CLOCK_DISABLE40 : 1;
    ///< This register contains the clock disable for VEX Core 40 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t CLOCK_DISABLE41 : 1;
    ///< This register contains the clock disable for VEX Core 41 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t CLOCK_DISABLE42 : 1;
    ///< This register contains the clock disable for VEX Core 42 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t CLOCK_DISABLE43 : 1;
    ///< This register contains the clock disable for VEX Core 43 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t CLOCK_DISABLE44 : 1;
    ///< This register contains the clock disable for VEX Core 44 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x1"
    uint32_t CLOCK_DISABLE45 : 1;
    ///< This register contains the clock disable for VEX Core 45 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t CLOCK_DISABLE46 : 1;
    ///< This register contains the clock disable for VEX Core 46 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t CLOCK_DISABLE47 : 1;
    ///< This register contains the clock disable for VEX Core 47 (1 = disable,
    ///< 0 = enable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_clk_dis1_reg_t;

#define CAR_CLK_DIS1_DEFAULT (0x000000ffU)
#define CAR_CLK_DIS1_RD_MASK (0x000000ffU)
#define CAR_CLK_DIS1_WR_MASK (0x000000ffU)


///< This register contains the clock disable for VEX Core 40 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS40_BF_OFF ( 0)
#define CAR_CLK_DIS1_CLK_DIS40_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS40_BF_MSK (0x00000001)
#define CAR_CLK_DIS1_CLK_DIS40_BF_DEF (0x00000001)

///< This register contains the clock disable for VEX Core 41 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS41_BF_OFF ( 1)
#define CAR_CLK_DIS1_CLK_DIS41_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS41_BF_MSK (0x00000002)
#define CAR_CLK_DIS1_CLK_DIS41_BF_DEF (0x00000002)

///< This register contains the clock disable for VEX Core 42 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS42_BF_OFF ( 2)
#define CAR_CLK_DIS1_CLK_DIS42_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS42_BF_MSK (0x00000004)
#define CAR_CLK_DIS1_CLK_DIS42_BF_DEF (0x00000004)

///< This register contains the clock disable for VEX Core 43 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS43_BF_OFF ( 3)
#define CAR_CLK_DIS1_CLK_DIS43_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS43_BF_MSK (0x00000008)
#define CAR_CLK_DIS1_CLK_DIS43_BF_DEF (0x00000008)

///< This register contains the clock disable for VEX Core 44 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS44_BF_OFF ( 4)
#define CAR_CLK_DIS1_CLK_DIS44_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS44_BF_MSK (0x00000010)
#define CAR_CLK_DIS1_CLK_DIS44_BF_DEF (0x00000010)

///< This register contains the clock disable for VEX Core 45 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS45_BF_OFF ( 5)
#define CAR_CLK_DIS1_CLK_DIS45_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS45_BF_MSK (0x00000020)
#define CAR_CLK_DIS1_CLK_DIS45_BF_DEF (0x00000020)

///< This register contains the clock disable for VEX Core 46 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS46_BF_OFF ( 6)
#define CAR_CLK_DIS1_CLK_DIS46_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS46_BF_MSK (0x00000040)
#define CAR_CLK_DIS1_CLK_DIS46_BF_DEF (0x00000040)

///< This register contains the clock disable for VEX Core 47 (1 = disable,
///< 0 = enable).
#define CAR_CLK_DIS1_CLK_DIS47_BF_OFF ( 7)
#define CAR_CLK_DIS1_CLK_DIS47_BF_WID ( 1)
#define CAR_CLK_DIS1_CLK_DIS47_BF_MSK (0x00000080)
#define CAR_CLK_DIS1_CLK_DIS47_BF_DEF (0x00000080)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_SOFT_RESET0 register description at address offset 0x8
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_soft_reset0
  * car_soft_reset0
  */

typedef union {
  struct {
    uint32_t SOFT_RESET00 : 1;
    ///< This register contains the active low soft reset for VEX Core 00 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t SOFT_RESET01 : 1;
    ///< This register contains the active low soft reset for VEX Core 01 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t SOFT_RESET02 : 1;
    ///< This register contains the active low soft reset for VEX Core 02 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t SOFT_RESET03 : 1;
    ///< This register contains the active low soft reset for VEX Core 03 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t SOFT_RESET04 : 1;
    ///< This register contains the active low soft reset for VEX Core 04 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t SOFT_RESET05 : 1;
    ///< This register contains the active low soft reset for VEX Core 05 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t SOFT_RESET06 : 1;
    ///< This register contains the active low soft reset for VEX Core 06 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t SOFT_RESET07 : 1;
    ///< This register contains the active low soft reset for VEX Core 07 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t SOFT_RESET10 : 1;
    ///< This register contains the active low soft reset for VEX Core 10 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t SOFT_RESET11 : 1;
    ///< This register contains the active low soft reset for VEX Core 11 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t SOFT_RESET12 : 1;
    ///< This register contains the active low soft reset for VEX Core 12 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t SOFT_RESET13 : 1;
    ///< This register contains the active low soft reset for VEX Core 13 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t SOFT_RESET14 : 1;
    ///< This register contains the active low soft reset for VEX Core 14 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t SOFT_RESET15 : 1;
    ///< This register contains the active low soft reset for VEX Core 15 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t SOFT_RESET16 : 1;
    ///< This register contains the active low soft reset for VEX Core 16 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t SOFT_RESET17 : 1;
    ///< This register contains the active low soft reset for VEX Core 17 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t SOFT_RESET20 : 1;
    ///< This register contains the active low soft reset for VEX Core 20 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t SOFT_RESET21 : 1;
    ///< This register contains the active low soft reset for VEX Core 21 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t SOFT_RESET22 : 1;
    ///< This register contains the active low soft reset for VEX Core 22 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t SOFT_RESET23 : 1;
    ///< This register contains the active low soft reset for VEX Core 23 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t SOFT_RESET24 : 1;
    ///< This register contains the active low soft reset for VEX Core 24 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t SOFT_RESET25 : 1;
    ///< This register contains the active low soft reset for VEX Core 25 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t SOFT_RESET26 : 1;
    ///< This register contains the active low soft reset for VEX Core 26 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t SOFT_RESET27 : 1;
    ///< This register contains the active low soft reset for VEX Core 27 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t SOFT_RESET30 : 1;
    ///< This register contains the active low soft reset for VEX Core 30 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t SOFT_RESET31 : 1;
    ///< This register contains the active low soft reset for VEX Core 31 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t SOFT_RESET32 : 1;
    ///< This register contains the active low soft reset for VEX Core 32 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t SOFT_RESET33 : 1;
    ///< This register contains the active low soft reset for VEX Core 33 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t SOFT_RESET34 : 1;
    ///< This register contains the active low soft reset for VEX Core 34 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t SOFT_RESET35 : 1;
    ///< This register contains the active low soft reset for VEX Core 35 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t SOFT_RESET36 : 1;
    ///< This register contains the active low soft reset for VEX Core 36 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t SOFT_RESET37 : 1;
    ///< This register contains the active low soft reset for VEX Core 37 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_soft_rst0_reg_t;

#define CAR_SOFT_RST0_DEFAULT (0x00000000U)
#define CAR_SOFT_RST0_RD_MASK (0xffffffffU)
#define CAR_SOFT_RST0_WR_MASK (0xffffffffU)


///< This register contains the active low soft reset for VEX Core 00 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST00_BF_OFF ( 0)
#define CAR_SOFT_RST0_SOFT_RST00_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST00_BF_MSK (0x00000001)
#define CAR_SOFT_RST0_SOFT_RST00_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 01 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST01_BF_OFF ( 1)
#define CAR_SOFT_RST0_SOFT_RST01_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST01_BF_MSK (0x00000002)
#define CAR_SOFT_RST0_SOFT_RST01_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 02 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST02_BF_OFF ( 2)
#define CAR_SOFT_RST0_SOFT_RST02_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST02_BF_MSK (0x00000004)
#define CAR_SOFT_RST0_SOFT_RST02_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 03 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST03_BF_OFF ( 3)
#define CAR_SOFT_RST0_SOFT_RST03_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST03_BF_MSK (0x00000008)
#define CAR_SOFT_RST0_SOFT_RST03_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 04 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST04_BF_OFF ( 4)
#define CAR_SOFT_RST0_SOFT_RST04_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST04_BF_MSK (0x00000010)
#define CAR_SOFT_RST0_SOFT_RST04_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 05 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST05_BF_OFF ( 5)
#define CAR_SOFT_RST0_SOFT_RST05_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST05_BF_MSK (0x00000020)
#define CAR_SOFT_RST0_SOFT_RST05_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 06 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST06_BF_OFF ( 6)
#define CAR_SOFT_RST0_SOFT_RST06_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST06_BF_MSK (0x00000040)
#define CAR_SOFT_RST0_SOFT_RST06_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 07 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST07_BF_OFF ( 7)
#define CAR_SOFT_RST0_SOFT_RST07_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST07_BF_MSK (0x00000080)
#define CAR_SOFT_RST0_SOFT_RST07_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 10 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST10_BF_OFF ( 8)
#define CAR_SOFT_RST0_SOFT_RST10_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST10_BF_MSK (0x00000100)
#define CAR_SOFT_RST0_SOFT_RST10_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 11 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST11_BF_OFF ( 9)
#define CAR_SOFT_RST0_SOFT_RST11_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST11_BF_MSK (0x00000200)
#define CAR_SOFT_RST0_SOFT_RST11_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 12 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST12_BF_OFF (10)
#define CAR_SOFT_RST0_SOFT_RST12_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST12_BF_MSK (0x00000400)
#define CAR_SOFT_RST0_SOFT_RST12_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 13 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST13_BF_OFF (11)
#define CAR_SOFT_RST0_SOFT_RST13_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST13_BF_MSK (0x00000800)
#define CAR_SOFT_RST0_SOFT_RST13_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 14 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST14_BF_OFF (12)
#define CAR_SOFT_RST0_SOFT_RST14_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST14_BF_MSK (0x00001000)
#define CAR_SOFT_RST0_SOFT_RST14_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 15 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST15_BF_OFF (13)
#define CAR_SOFT_RST0_SOFT_RST15_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST15_BF_MSK (0x00002000)
#define CAR_SOFT_RST0_SOFT_RST15_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 16 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST16_BF_OFF (14)
#define CAR_SOFT_RST0_SOFT_RST16_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST16_BF_MSK (0x00004000)
#define CAR_SOFT_RST0_SOFT_RST16_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 17 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST17_BF_OFF (15)
#define CAR_SOFT_RST0_SOFT_RST17_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST17_BF_MSK (0x00008000)
#define CAR_SOFT_RST0_SOFT_RST17_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 20 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST20_BF_OFF (16)
#define CAR_SOFT_RST0_SOFT_RST20_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST20_BF_MSK (0x00010000)
#define CAR_SOFT_RST0_SOFT_RST20_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 21 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST21_BF_OFF (17)
#define CAR_SOFT_RST0_SOFT_RST21_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST21_BF_MSK (0x00020000)
#define CAR_SOFT_RST0_SOFT_RST21_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 22 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST22_BF_OFF (18)
#define CAR_SOFT_RST0_SOFT_RST22_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST22_BF_MSK (0x00040000)
#define CAR_SOFT_RST0_SOFT_RST22_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 23 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST23_BF_OFF (19)
#define CAR_SOFT_RST0_SOFT_RST23_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST23_BF_MSK (0x00080000)
#define CAR_SOFT_RST0_SOFT_RST23_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 24 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST24_BF_OFF (20)
#define CAR_SOFT_RST0_SOFT_RST24_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST24_BF_MSK (0x00100000)
#define CAR_SOFT_RST0_SOFT_RST24_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 25 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST25_BF_OFF (21)
#define CAR_SOFT_RST0_SOFT_RST25_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST25_BF_MSK (0x00200000)
#define CAR_SOFT_RST0_SOFT_RST25_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 26 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST26_BF_OFF (22)
#define CAR_SOFT_RST0_SOFT_RST26_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST26_BF_MSK (0x00400000)
#define CAR_SOFT_RST0_SOFT_RST26_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 27 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST27_BF_OFF (23)
#define CAR_SOFT_RST0_SOFT_RST27_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST27_BF_MSK (0x00800000)
#define CAR_SOFT_RST0_SOFT_RST27_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 30 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST30_BF_OFF (24)
#define CAR_SOFT_RST0_SOFT_RST30_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST30_BF_MSK (0x01000000)
#define CAR_SOFT_RST0_SOFT_RST30_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 31 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST31_BF_OFF (25)
#define CAR_SOFT_RST0_SOFT_RST31_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST31_BF_MSK (0x02000000)
#define CAR_SOFT_RST0_SOFT_RST31_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 32 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST32_BF_OFF (26)
#define CAR_SOFT_RST0_SOFT_RST32_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST32_BF_MSK (0x04000000)
#define CAR_SOFT_RST0_SOFT_RST32_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 33 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST33_BF_OFF (27)
#define CAR_SOFT_RST0_SOFT_RST33_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST33_BF_MSK (0x08000000)
#define CAR_SOFT_RST0_SOFT_RST33_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 34 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST34_BF_OFF (28)
#define CAR_SOFT_RST0_SOFT_RST34_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST34_BF_MSK (0x10000000)
#define CAR_SOFT_RST0_SOFT_RST34_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 35 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST35_BF_OFF (29)
#define CAR_SOFT_RST0_SOFT_RST35_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST35_BF_MSK (0x20000000)
#define CAR_SOFT_RST0_SOFT_RST35_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 36 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST36_BF_OFF (30)
#define CAR_SOFT_RST0_SOFT_RST36_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST36_BF_MSK (0x40000000)
#define CAR_SOFT_RST0_SOFT_RST36_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 37 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST0_SOFT_RST37_BF_OFF (31)
#define CAR_SOFT_RST0_SOFT_RST37_BF_WID ( 1)
#define CAR_SOFT_RST0_SOFT_RST37_BF_MSK (0x80000000)
#define CAR_SOFT_RST0_SOFT_RST37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_SOFT_RESET1 register description at address offset 0xc
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_soft_reset1
  * car_soft_reset1
  */

typedef union {
  struct {
    uint32_t SOFT_RESET40 : 1;
    ///< This register contains the active low soft reset for VEX Core 40 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t SOFT_RESET41 : 1;
    ///< This register contains the active low soft reset for VEX Core 41 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t SOFT_RESET42 : 1;
    ///< This register contains the active low soft reset for VEX Core 42 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t SOFT_RESET43 : 1;
    ///< This register contains the active low soft reset for VEX Core 43 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t SOFT_RESET44 : 1;
    ///< This register contains the active low soft reset for VEX Core 44 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t SOFT_RESET45 : 1;
    ///< This register contains the active low soft reset for VEX Core 45 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t SOFT_RESET46 : 1;
    ///< This register contains the active low soft reset for VEX Core 46 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t SOFT_RESET47 : 1;
    ///< This register contains the active low soft reset for VEX Core 47 (0
    ///< = reset, 1 = no reset).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_soft_rst1_reg_t;

#define CAR_SOFT_RST1_DEFAULT (0x00000000U)
#define CAR_SOFT_RST1_RD_MASK (0x000000ffU)
#define CAR_SOFT_RST1_WR_MASK (0x000000ffU)


///< This register contains the active low soft reset for VEX Core 40 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST40_BF_OFF ( 0)
#define CAR_SOFT_RST1_SOFT_RST40_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST40_BF_MSK (0x00000001)
#define CAR_SOFT_RST1_SOFT_RST40_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 41 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST41_BF_OFF ( 1)
#define CAR_SOFT_RST1_SOFT_RST41_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST41_BF_MSK (0x00000002)
#define CAR_SOFT_RST1_SOFT_RST41_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 42 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST42_BF_OFF ( 2)
#define CAR_SOFT_RST1_SOFT_RST42_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST42_BF_MSK (0x00000004)
#define CAR_SOFT_RST1_SOFT_RST42_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 43 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST43_BF_OFF ( 3)
#define CAR_SOFT_RST1_SOFT_RST43_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST43_BF_MSK (0x00000008)
#define CAR_SOFT_RST1_SOFT_RST43_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 44 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST44_BF_OFF ( 4)
#define CAR_SOFT_RST1_SOFT_RST44_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST44_BF_MSK (0x00000010)
#define CAR_SOFT_RST1_SOFT_RST44_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 45 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST45_BF_OFF ( 5)
#define CAR_SOFT_RST1_SOFT_RST45_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST45_BF_MSK (0x00000020)
#define CAR_SOFT_RST1_SOFT_RST45_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 46 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST46_BF_OFF ( 6)
#define CAR_SOFT_RST1_SOFT_RST46_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST46_BF_MSK (0x00000040)
#define CAR_SOFT_RST1_SOFT_RST46_BF_DEF (0x00000000)

///< This register contains the active low soft reset for VEX Core 47 (0
///< = reset, 1 = no reset).
#define CAR_SOFT_RST1_SOFT_RST47_BF_OFF ( 7)
#define CAR_SOFT_RST1_SOFT_RST47_BF_WID ( 1)
#define CAR_SOFT_RST1_SOFT_RST47_BF_MSK (0x00000080)
#define CAR_SOFT_RST1_SOFT_RST47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_HALT0 register description at address offset 0x10
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_halt0
  * car_halt0
  */

typedef union {
  struct {
    uint32_t HALT00 : 1;
    ///< This register contains the Halt for VEX Core 00.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t HALT01 : 1;
    ///< This register contains the Halt for VEX Core 01.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t HALT02 : 1;
    ///< This register contains the Halt for VEX Core 02.
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t HALT03 : 1;
    ///< This register contains the Halt for VEX Core 03.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t HALT04 : 1;
    ///< This register contains the Halt for VEX Core 04.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t HALT05 : 1;
    ///< This register contains the Halt for VEX Core 05.
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t HALT06 : 1;
    ///< This register contains the Halt for VEX Core 06.
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t HALT07 : 1;
    ///< This register contains the Halt for VEX Core 07.
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t HALT10 : 1;
    ///< This register contains the Halt for VEX Core 10.
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t HALT11 : 1;
    ///< This register contains the Halt for VEX Core 11.
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t HALT12 : 1;
    ///< This register contains the Halt for VEX Core 12.
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t HALT13 : 1;
    ///< This register contains the Halt for VEX Core 13.
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t HALT14 : 1;
    ///< This register contains the Halt for VEX Core 14.
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t HALT15 : 1;
    ///< This register contains the Halt for VEX Core 15.
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t HALT16 : 1;
    ///< This register contains the Halt for VEX Core 16.
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t HALT17 : 1;
    ///< This register contains the Halt for VEX Core 17.
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t HALT20 : 1;
    ///< This register contains the Halt for VEX Core 20.
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t HALT21 : 1;
    ///< This register contains the Halt for VEX Core 21.
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t HALT22 : 1;
    ///< This register contains the Halt for VEX Core 22.
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t HALT23 : 1;
    ///< This register contains the Halt for VEX Core 23.
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t HALT24 : 1;
    ///< This register contains the Halt for VEX Core 24.
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t HALT25 : 1;
    ///< This register contains the Halt for VEX Core 25.
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t HALT26 : 1;
    ///< This register contains the Halt for VEX Core 26.
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t HALT27 : 1;
    ///< This register contains the Halt for VEX Core 27.
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t HALT30 : 1;
    ///< This register contains the Halt for VEX Core 30.
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t HALT31 : 1;
    ///< This register contains the Halt for VEX Core 31.
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t HALT32 : 1;
    ///< This register contains the Halt for VEX Core 32.
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t HALT33 : 1;
    ///< This register contains the Halt for VEX Core 33.
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t HALT34 : 1;
    ///< This register contains the Halt for VEX Core 34.
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t HALT35 : 1;
    ///< This register contains the Halt for VEX Core 35.
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t HALT36 : 1;
    ///< This register contains the Halt for VEX Core 36.
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t HALT37 : 1;
    ///< This register contains the Halt for VEX Core 37.
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_halt0_reg_t;

#define CAR_HALT0_DEFAULT (0x00000000U)
#define CAR_HALT0_RD_MASK (0xffffffffU)
#define CAR_HALT0_WR_MASK (0xffffffffU)


///< This register contains the Halt for VEX Core 00.
#define CAR_HALT0_HALT00_BF_OFF ( 0)
#define CAR_HALT0_HALT00_BF_WID ( 1)
#define CAR_HALT0_HALT00_BF_MSK (0x00000001)
#define CAR_HALT0_HALT00_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 01.
#define CAR_HALT0_HALT01_BF_OFF ( 1)
#define CAR_HALT0_HALT01_BF_WID ( 1)
#define CAR_HALT0_HALT01_BF_MSK (0x00000002)
#define CAR_HALT0_HALT01_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 02.
#define CAR_HALT0_HALT02_BF_OFF ( 2)
#define CAR_HALT0_HALT02_BF_WID ( 1)
#define CAR_HALT0_HALT02_BF_MSK (0x00000004)
#define CAR_HALT0_HALT02_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 03.
#define CAR_HALT0_HALT03_BF_OFF ( 3)
#define CAR_HALT0_HALT03_BF_WID ( 1)
#define CAR_HALT0_HALT03_BF_MSK (0x00000008)
#define CAR_HALT0_HALT03_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 04.
#define CAR_HALT0_HALT04_BF_OFF ( 4)
#define CAR_HALT0_HALT04_BF_WID ( 1)
#define CAR_HALT0_HALT04_BF_MSK (0x00000010)
#define CAR_HALT0_HALT04_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 05.
#define CAR_HALT0_HALT05_BF_OFF ( 5)
#define CAR_HALT0_HALT05_BF_WID ( 1)
#define CAR_HALT0_HALT05_BF_MSK (0x00000020)
#define CAR_HALT0_HALT05_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 06.
#define CAR_HALT0_HALT06_BF_OFF ( 6)
#define CAR_HALT0_HALT06_BF_WID ( 1)
#define CAR_HALT0_HALT06_BF_MSK (0x00000040)
#define CAR_HALT0_HALT06_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 07.
#define CAR_HALT0_HALT07_BF_OFF ( 7)
#define CAR_HALT0_HALT07_BF_WID ( 1)
#define CAR_HALT0_HALT07_BF_MSK (0x00000080)
#define CAR_HALT0_HALT07_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 10.
#define CAR_HALT0_HALT10_BF_OFF ( 8)
#define CAR_HALT0_HALT10_BF_WID ( 1)
#define CAR_HALT0_HALT10_BF_MSK (0x00000100)
#define CAR_HALT0_HALT10_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 11.
#define CAR_HALT0_HALT11_BF_OFF ( 9)
#define CAR_HALT0_HALT11_BF_WID ( 1)
#define CAR_HALT0_HALT11_BF_MSK (0x00000200)
#define CAR_HALT0_HALT11_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 12.
#define CAR_HALT0_HALT12_BF_OFF (10)
#define CAR_HALT0_HALT12_BF_WID ( 1)
#define CAR_HALT0_HALT12_BF_MSK (0x00000400)
#define CAR_HALT0_HALT12_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 13.
#define CAR_HALT0_HALT13_BF_OFF (11)
#define CAR_HALT0_HALT13_BF_WID ( 1)
#define CAR_HALT0_HALT13_BF_MSK (0x00000800)
#define CAR_HALT0_HALT13_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 14.
#define CAR_HALT0_HALT14_BF_OFF (12)
#define CAR_HALT0_HALT14_BF_WID ( 1)
#define CAR_HALT0_HALT14_BF_MSK (0x00001000)
#define CAR_HALT0_HALT14_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 15.
#define CAR_HALT0_HALT15_BF_OFF (13)
#define CAR_HALT0_HALT15_BF_WID ( 1)
#define CAR_HALT0_HALT15_BF_MSK (0x00002000)
#define CAR_HALT0_HALT15_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 16.
#define CAR_HALT0_HALT16_BF_OFF (14)
#define CAR_HALT0_HALT16_BF_WID ( 1)
#define CAR_HALT0_HALT16_BF_MSK (0x00004000)
#define CAR_HALT0_HALT16_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 17.
#define CAR_HALT0_HALT17_BF_OFF (15)
#define CAR_HALT0_HALT17_BF_WID ( 1)
#define CAR_HALT0_HALT17_BF_MSK (0x00008000)
#define CAR_HALT0_HALT17_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 20.
#define CAR_HALT0_HALT20_BF_OFF (16)
#define CAR_HALT0_HALT20_BF_WID ( 1)
#define CAR_HALT0_HALT20_BF_MSK (0x00010000)
#define CAR_HALT0_HALT20_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 21.
#define CAR_HALT0_HALT21_BF_OFF (17)
#define CAR_HALT0_HALT21_BF_WID ( 1)
#define CAR_HALT0_HALT21_BF_MSK (0x00020000)
#define CAR_HALT0_HALT21_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 22.
#define CAR_HALT0_HALT22_BF_OFF (18)
#define CAR_HALT0_HALT22_BF_WID ( 1)
#define CAR_HALT0_HALT22_BF_MSK (0x00040000)
#define CAR_HALT0_HALT22_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 23.
#define CAR_HALT0_HALT23_BF_OFF (19)
#define CAR_HALT0_HALT23_BF_WID ( 1)
#define CAR_HALT0_HALT23_BF_MSK (0x00080000)
#define CAR_HALT0_HALT23_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 24.
#define CAR_HALT0_HALT24_BF_OFF (20)
#define CAR_HALT0_HALT24_BF_WID ( 1)
#define CAR_HALT0_HALT24_BF_MSK (0x00100000)
#define CAR_HALT0_HALT24_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 25.
#define CAR_HALT0_HALT25_BF_OFF (21)
#define CAR_HALT0_HALT25_BF_WID ( 1)
#define CAR_HALT0_HALT25_BF_MSK (0x00200000)
#define CAR_HALT0_HALT25_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 26.
#define CAR_HALT0_HALT26_BF_OFF (22)
#define CAR_HALT0_HALT26_BF_WID ( 1)
#define CAR_HALT0_HALT26_BF_MSK (0x00400000)
#define CAR_HALT0_HALT26_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 27.
#define CAR_HALT0_HALT27_BF_OFF (23)
#define CAR_HALT0_HALT27_BF_WID ( 1)
#define CAR_HALT0_HALT27_BF_MSK (0x00800000)
#define CAR_HALT0_HALT27_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 30.
#define CAR_HALT0_HALT30_BF_OFF (24)
#define CAR_HALT0_HALT30_BF_WID ( 1)
#define CAR_HALT0_HALT30_BF_MSK (0x01000000)
#define CAR_HALT0_HALT30_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 31.
#define CAR_HALT0_HALT31_BF_OFF (25)
#define CAR_HALT0_HALT31_BF_WID ( 1)
#define CAR_HALT0_HALT31_BF_MSK (0x02000000)
#define CAR_HALT0_HALT31_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 32.
#define CAR_HALT0_HALT32_BF_OFF (26)
#define CAR_HALT0_HALT32_BF_WID ( 1)
#define CAR_HALT0_HALT32_BF_MSK (0x04000000)
#define CAR_HALT0_HALT32_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 33.
#define CAR_HALT0_HALT33_BF_OFF (27)
#define CAR_HALT0_HALT33_BF_WID ( 1)
#define CAR_HALT0_HALT33_BF_MSK (0x08000000)
#define CAR_HALT0_HALT33_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 34.
#define CAR_HALT0_HALT34_BF_OFF (28)
#define CAR_HALT0_HALT34_BF_WID ( 1)
#define CAR_HALT0_HALT34_BF_MSK (0x10000000)
#define CAR_HALT0_HALT34_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 35.
#define CAR_HALT0_HALT35_BF_OFF (29)
#define CAR_HALT0_HALT35_BF_WID ( 1)
#define CAR_HALT0_HALT35_BF_MSK (0x20000000)
#define CAR_HALT0_HALT35_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 36.
#define CAR_HALT0_HALT36_BF_OFF (30)
#define CAR_HALT0_HALT36_BF_WID ( 1)
#define CAR_HALT0_HALT36_BF_MSK (0x40000000)
#define CAR_HALT0_HALT36_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 37.
#define CAR_HALT0_HALT37_BF_OFF (31)
#define CAR_HALT0_HALT37_BF_WID ( 1)
#define CAR_HALT0_HALT37_BF_MSK (0x80000000)
#define CAR_HALT0_HALT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_HALT1 register description at address offset 0x14
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_halt1
  * car_halt1
  */

typedef union {
  struct {
    uint32_t HALT40 : 1;
    ///< This register contains the Halt for VEX Core 40.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t HALT41 : 1;
    ///< This register contains the Halt for VEX Core 41.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t HALT42 : 1;
    ///< This register contains the Halt for VEX Core 42.
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t HALT43 : 1;
    ///< This register contains the Halt for VEX Core 43.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t HALT44 : 1;
    ///< This register contains the Halt for VEX Core 44.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t HALT45 : 1;
    ///< This register contains the Halt for VEX Core 45.
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t HALT46 : 1;
    ///< This register contains the Halt for VEX Core 46.
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t HALT47 : 1;
    ///< This register contains the Halt for VEX Core 47.
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_halt1_reg_t;

#define CAR_HALT1_DEFAULT (0x00000000U)
#define CAR_HALT1_RD_MASK (0x000000ffU)
#define CAR_HALT1_WR_MASK (0x000000ffU)


///< This register contains the Halt for VEX Core 40.
#define CAR_HALT1_HALT40_BF_OFF ( 0)
#define CAR_HALT1_HALT40_BF_WID ( 1)
#define CAR_HALT1_HALT40_BF_MSK (0x00000001)
#define CAR_HALT1_HALT40_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 41.
#define CAR_HALT1_HALT41_BF_OFF ( 1)
#define CAR_HALT1_HALT41_BF_WID ( 1)
#define CAR_HALT1_HALT41_BF_MSK (0x00000002)
#define CAR_HALT1_HALT41_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 42.
#define CAR_HALT1_HALT42_BF_OFF ( 2)
#define CAR_HALT1_HALT42_BF_WID ( 1)
#define CAR_HALT1_HALT42_BF_MSK (0x00000004)
#define CAR_HALT1_HALT42_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 43.
#define CAR_HALT1_HALT43_BF_OFF ( 3)
#define CAR_HALT1_HALT43_BF_WID ( 1)
#define CAR_HALT1_HALT43_BF_MSK (0x00000008)
#define CAR_HALT1_HALT43_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 44.
#define CAR_HALT1_HALT44_BF_OFF ( 4)
#define CAR_HALT1_HALT44_BF_WID ( 1)
#define CAR_HALT1_HALT44_BF_MSK (0x00000010)
#define CAR_HALT1_HALT44_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 45.
#define CAR_HALT1_HALT45_BF_OFF ( 5)
#define CAR_HALT1_HALT45_BF_WID ( 1)
#define CAR_HALT1_HALT45_BF_MSK (0x00000020)
#define CAR_HALT1_HALT45_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 46.
#define CAR_HALT1_HALT46_BF_OFF ( 6)
#define CAR_HALT1_HALT46_BF_WID ( 1)
#define CAR_HALT1_HALT46_BF_MSK (0x00000040)
#define CAR_HALT1_HALT46_BF_DEF (0x00000000)

///< This register contains the Halt for VEX Core 47.
#define CAR_HALT1_HALT47_BF_OFF ( 7)
#define CAR_HALT1_HALT47_BF_WID ( 1)
#define CAR_HALT1_HALT47_BF_MSK (0x00000080)
#define CAR_HALT1_HALT47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_MEM_PD0 register description at address offset 0x18
  *
  * Register default value:        0xFFFFFFFF
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_mem_pd0
  * car_mem_pd0
  */

typedef union {
  struct {
    uint32_t MEM_PD00 : 1;
    ///< This register contains the Memory Power Down for VEX Core 00.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t MEM_PD01 : 1;
    ///< This register contains the Memory Power Down for VEX Core 01.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t MEM_PD02 : 1;
    ///< This register contains the Memory Power Down for VEX Core 02.
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t MEM_PD03 : 1;
    ///< This register contains the Memory Power Down for VEX Core 03.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t MEM_PD04 : 1;
    ///< This register contains the Memory Power Down for VEX Core 04.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x1"
    uint32_t MEM_PD05 : 1;
    ///< This register contains the Memory Power Down for VEX Core 05.
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t MEM_PD06 : 1;
    ///< This register contains the Memory Power Down for VEX Core 06.
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t MEM_PD07 : 1;
    ///< This register contains the Memory Power Down for VEX Core 07.
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t MEM_PD10 : 1;
    ///< This register contains the Memory Power Down for VEX Core 10.
    ///< AccessType="RW" BitOffset="8" ResetValue="0x1"
    uint32_t MEM_PD11 : 1;
    ///< This register contains the Memory Power Down for VEX Core 11.
    ///< AccessType="RW" BitOffset="9" ResetValue="0x1"
    uint32_t MEM_PD12 : 1;
    ///< This register contains the Memory Power Down for VEX Core 12.
    ///< AccessType="RW" BitOffset="10" ResetValue="0x1"
    uint32_t MEM_PD13 : 1;
    ///< This register contains the Memory Power Down for VEX Core 13.
    ///< AccessType="RW" BitOffset="11" ResetValue="0x1"
    uint32_t MEM_PD14 : 1;
    ///< This register contains the Memory Power Down for VEX Core 14.
    ///< AccessType="RW" BitOffset="12" ResetValue="0x1"
    uint32_t MEM_PD15 : 1;
    ///< This register contains the Memory Power Down for VEX Core 15.
    ///< AccessType="RW" BitOffset="13" ResetValue="0x1"
    uint32_t MEM_PD16 : 1;
    ///< This register contains the Memory Power Down for VEX Core 16.
    ///< AccessType="RW" BitOffset="14" ResetValue="0x1"
    uint32_t MEM_PD17 : 1;
    ///< This register contains the Memory Power Down for VEX Core 17.
    ///< AccessType="RW" BitOffset="15" ResetValue="0x1"
    uint32_t MEM_PD20 : 1;
    ///< This register contains the Memory Power Down for VEX Core 20.
    ///< AccessType="RW" BitOffset="16" ResetValue="0x1"
    uint32_t MEM_PD21 : 1;
    ///< This register contains the Memory Power Down for VEX Core 21.
    ///< AccessType="RW" BitOffset="17" ResetValue="0x1"
    uint32_t MEM_PD22 : 1;
    ///< This register contains the Memory Power Down for VEX Core 22.
    ///< AccessType="RW" BitOffset="18" ResetValue="0x1"
    uint32_t MEM_PD23 : 1;
    ///< This register contains the Memory Power Down for VEX Core 23.
    ///< AccessType="RW" BitOffset="19" ResetValue="0x1"
    uint32_t MEM_PD24 : 1;
    ///< This register contains the Memory Power Down for VEX Core 24.
    ///< AccessType="RW" BitOffset="20" ResetValue="0x1"
    uint32_t MEM_PD25 : 1;
    ///< This register contains the Memory Power Down for VEX Core 25.
    ///< AccessType="RW" BitOffset="21" ResetValue="0x1"
    uint32_t MEM_PD26 : 1;
    ///< This register contains the Memory Power Down for VEX Core 26.
    ///< AccessType="RW" BitOffset="22" ResetValue="0x1"
    uint32_t MEM_PD27 : 1;
    ///< This register contains the Memory Power Down for VEX Core 27.
    ///< AccessType="RW" BitOffset="23" ResetValue="0x1"
    uint32_t MEM_PD30 : 1;
    ///< This register contains the Memory Power Down for VEX Core 30.
    ///< AccessType="RW" BitOffset="24" ResetValue="0x1"
    uint32_t MEM_PD31 : 1;
    ///< This register contains the Memory Power Down for VEX Core 31.
    ///< AccessType="RW" BitOffset="25" ResetValue="0x1"
    uint32_t MEM_PD32 : 1;
    ///< This register contains the Memory Power Down for VEX Core 32.
    ///< AccessType="RW" BitOffset="26" ResetValue="0x1"
    uint32_t MEM_PD33 : 1;
    ///< This register contains the Memory Power Down for VEX Core 33.
    ///< AccessType="RW" BitOffset="27" ResetValue="0x1"
    uint32_t MEM_PD34 : 1;
    ///< This register contains the Memory Power Down for VEX Core 34.
    ///< AccessType="RW" BitOffset="28" ResetValue="0x1"
    uint32_t MEM_PD35 : 1;
    ///< This register contains the Memory Power Down for VEX Core 35.
    ///< AccessType="RW" BitOffset="29" ResetValue="0x1"
    uint32_t MEM_PD36 : 1;
    ///< This register contains the Memory Power Down for VEX Core 36.
    ///< AccessType="RW" BitOffset="30" ResetValue="0x1"
    uint32_t MEM_PD37 : 1;
    ///< This register contains the Memory Power Down for VEX Core 37.
    ///< AccessType="RW" BitOffset="31" ResetValue="0x1"
  } ;
  uint32_t value;
} car_pd0_reg_t;

#define CAR_PD0_DEFAULT (0xffffffffU)
#define CAR_PD0_RD_MASK (0xffffffffU)
#define CAR_PD0_WR_MASK (0xffffffffU)


///< This register contains the Memory Power Down for VEX Core 00.
#define CAR_PD0_MEM_PD00_BF_OFF ( 0)
#define CAR_PD0_MEM_PD00_BF_WID ( 1)
#define CAR_PD0_MEM_PD00_BF_MSK (0x00000001)
#define CAR_PD0_MEM_PD00_BF_DEF (0x00000001)

///< This register contains the Memory Power Down for VEX Core 01.
#define CAR_PD0_MEM_PD01_BF_OFF ( 1)
#define CAR_PD0_MEM_PD01_BF_WID ( 1)
#define CAR_PD0_MEM_PD01_BF_MSK (0x00000002)
#define CAR_PD0_MEM_PD01_BF_DEF (0x00000002)

///< This register contains the Memory Power Down for VEX Core 02.
#define CAR_PD0_MEM_PD02_BF_OFF ( 2)
#define CAR_PD0_MEM_PD02_BF_WID ( 1)
#define CAR_PD0_MEM_PD02_BF_MSK (0x00000004)
#define CAR_PD0_MEM_PD02_BF_DEF (0x00000004)

///< This register contains the Memory Power Down for VEX Core 03.
#define CAR_PD0_MEM_PD03_BF_OFF ( 3)
#define CAR_PD0_MEM_PD03_BF_WID ( 1)
#define CAR_PD0_MEM_PD03_BF_MSK (0x00000008)
#define CAR_PD0_MEM_PD03_BF_DEF (0x00000008)

///< This register contains the Memory Power Down for VEX Core 04.
#define CAR_PD0_MEM_PD04_BF_OFF ( 4)
#define CAR_PD0_MEM_PD04_BF_WID ( 1)
#define CAR_PD0_MEM_PD04_BF_MSK (0x00000010)
#define CAR_PD0_MEM_PD04_BF_DEF (0x00000010)

///< This register contains the Memory Power Down for VEX Core 05.
#define CAR_PD0_MEM_PD05_BF_OFF ( 5)
#define CAR_PD0_MEM_PD05_BF_WID ( 1)
#define CAR_PD0_MEM_PD05_BF_MSK (0x00000020)
#define CAR_PD0_MEM_PD05_BF_DEF (0x00000020)

///< This register contains the Memory Power Down for VEX Core 06.
#define CAR_PD0_MEM_PD06_BF_OFF ( 6)
#define CAR_PD0_MEM_PD06_BF_WID ( 1)
#define CAR_PD0_MEM_PD06_BF_MSK (0x00000040)
#define CAR_PD0_MEM_PD06_BF_DEF (0x00000040)

///< This register contains the Memory Power Down for VEX Core 07.
#define CAR_PD0_MEM_PD07_BF_OFF ( 7)
#define CAR_PD0_MEM_PD07_BF_WID ( 1)
#define CAR_PD0_MEM_PD07_BF_MSK (0x00000080)
#define CAR_PD0_MEM_PD07_BF_DEF (0x00000080)

///< This register contains the Memory Power Down for VEX Core 10.
#define CAR_PD0_MEM_PD10_BF_OFF ( 8)
#define CAR_PD0_MEM_PD10_BF_WID ( 1)
#define CAR_PD0_MEM_PD10_BF_MSK (0x00000100)
#define CAR_PD0_MEM_PD10_BF_DEF (0x00000100)

///< This register contains the Memory Power Down for VEX Core 11.
#define CAR_PD0_MEM_PD11_BF_OFF ( 9)
#define CAR_PD0_MEM_PD11_BF_WID ( 1)
#define CAR_PD0_MEM_PD11_BF_MSK (0x00000200)
#define CAR_PD0_MEM_PD11_BF_DEF (0x00000200)

///< This register contains the Memory Power Down for VEX Core 12.
#define CAR_PD0_MEM_PD12_BF_OFF (10)
#define CAR_PD0_MEM_PD12_BF_WID ( 1)
#define CAR_PD0_MEM_PD12_BF_MSK (0x00000400)
#define CAR_PD0_MEM_PD12_BF_DEF (0x00000400)

///< This register contains the Memory Power Down for VEX Core 13.
#define CAR_PD0_MEM_PD13_BF_OFF (11)
#define CAR_PD0_MEM_PD13_BF_WID ( 1)
#define CAR_PD0_MEM_PD13_BF_MSK (0x00000800)
#define CAR_PD0_MEM_PD13_BF_DEF (0x00000800)

///< This register contains the Memory Power Down for VEX Core 14.
#define CAR_PD0_MEM_PD14_BF_OFF (12)
#define CAR_PD0_MEM_PD14_BF_WID ( 1)
#define CAR_PD0_MEM_PD14_BF_MSK (0x00001000)
#define CAR_PD0_MEM_PD14_BF_DEF (0x00001000)

///< This register contains the Memory Power Down for VEX Core 15.
#define CAR_PD0_MEM_PD15_BF_OFF (13)
#define CAR_PD0_MEM_PD15_BF_WID ( 1)
#define CAR_PD0_MEM_PD15_BF_MSK (0x00002000)
#define CAR_PD0_MEM_PD15_BF_DEF (0x00002000)

///< This register contains the Memory Power Down for VEX Core 16.
#define CAR_PD0_MEM_PD16_BF_OFF (14)
#define CAR_PD0_MEM_PD16_BF_WID ( 1)
#define CAR_PD0_MEM_PD16_BF_MSK (0x00004000)
#define CAR_PD0_MEM_PD16_BF_DEF (0x00004000)

///< This register contains the Memory Power Down for VEX Core 17.
#define CAR_PD0_MEM_PD17_BF_OFF (15)
#define CAR_PD0_MEM_PD17_BF_WID ( 1)
#define CAR_PD0_MEM_PD17_BF_MSK (0x00008000)
#define CAR_PD0_MEM_PD17_BF_DEF (0x00008000)

///< This register contains the Memory Power Down for VEX Core 20.
#define CAR_PD0_MEM_PD20_BF_OFF (16)
#define CAR_PD0_MEM_PD20_BF_WID ( 1)
#define CAR_PD0_MEM_PD20_BF_MSK (0x00010000)
#define CAR_PD0_MEM_PD20_BF_DEF (0x00010000)

///< This register contains the Memory Power Down for VEX Core 21.
#define CAR_PD0_MEM_PD21_BF_OFF (17)
#define CAR_PD0_MEM_PD21_BF_WID ( 1)
#define CAR_PD0_MEM_PD21_BF_MSK (0x00020000)
#define CAR_PD0_MEM_PD21_BF_DEF (0x00020000)

///< This register contains the Memory Power Down for VEX Core 22.
#define CAR_PD0_MEM_PD22_BF_OFF (18)
#define CAR_PD0_MEM_PD22_BF_WID ( 1)
#define CAR_PD0_MEM_PD22_BF_MSK (0x00040000)
#define CAR_PD0_MEM_PD22_BF_DEF (0x00040000)

///< This register contains the Memory Power Down for VEX Core 23.
#define CAR_PD0_MEM_PD23_BF_OFF (19)
#define CAR_PD0_MEM_PD23_BF_WID ( 1)
#define CAR_PD0_MEM_PD23_BF_MSK (0x00080000)
#define CAR_PD0_MEM_PD23_BF_DEF (0x00080000)

///< This register contains the Memory Power Down for VEX Core 24.
#define CAR_PD0_MEM_PD24_BF_OFF (20)
#define CAR_PD0_MEM_PD24_BF_WID ( 1)
#define CAR_PD0_MEM_PD24_BF_MSK (0x00100000)
#define CAR_PD0_MEM_PD24_BF_DEF (0x00100000)

///< This register contains the Memory Power Down for VEX Core 25.
#define CAR_PD0_MEM_PD25_BF_OFF (21)
#define CAR_PD0_MEM_PD25_BF_WID ( 1)
#define CAR_PD0_MEM_PD25_BF_MSK (0x00200000)
#define CAR_PD0_MEM_PD25_BF_DEF (0x00200000)

///< This register contains the Memory Power Down for VEX Core 26.
#define CAR_PD0_MEM_PD26_BF_OFF (22)
#define CAR_PD0_MEM_PD26_BF_WID ( 1)
#define CAR_PD0_MEM_PD26_BF_MSK (0x00400000)
#define CAR_PD0_MEM_PD26_BF_DEF (0x00400000)

///< This register contains the Memory Power Down for VEX Core 27.
#define CAR_PD0_MEM_PD27_BF_OFF (23)
#define CAR_PD0_MEM_PD27_BF_WID ( 1)
#define CAR_PD0_MEM_PD27_BF_MSK (0x00800000)
#define CAR_PD0_MEM_PD27_BF_DEF (0x00800000)

///< This register contains the Memory Power Down for VEX Core 30.
#define CAR_PD0_MEM_PD30_BF_OFF (24)
#define CAR_PD0_MEM_PD30_BF_WID ( 1)
#define CAR_PD0_MEM_PD30_BF_MSK (0x01000000)
#define CAR_PD0_MEM_PD30_BF_DEF (0x01000000)

///< This register contains the Memory Power Down for VEX Core 31.
#define CAR_PD0_MEM_PD31_BF_OFF (25)
#define CAR_PD0_MEM_PD31_BF_WID ( 1)
#define CAR_PD0_MEM_PD31_BF_MSK (0x02000000)
#define CAR_PD0_MEM_PD31_BF_DEF (0x02000000)

///< This register contains the Memory Power Down for VEX Core 32.
#define CAR_PD0_MEM_PD32_BF_OFF (26)
#define CAR_PD0_MEM_PD32_BF_WID ( 1)
#define CAR_PD0_MEM_PD32_BF_MSK (0x04000000)
#define CAR_PD0_MEM_PD32_BF_DEF (0x04000000)

///< This register contains the Memory Power Down for VEX Core 33.
#define CAR_PD0_MEM_PD33_BF_OFF (27)
#define CAR_PD0_MEM_PD33_BF_WID ( 1)
#define CAR_PD0_MEM_PD33_BF_MSK (0x08000000)
#define CAR_PD0_MEM_PD33_BF_DEF (0x08000000)

///< This register contains the Memory Power Down for VEX Core 34.
#define CAR_PD0_MEM_PD34_BF_OFF (28)
#define CAR_PD0_MEM_PD34_BF_WID ( 1)
#define CAR_PD0_MEM_PD34_BF_MSK (0x10000000)
#define CAR_PD0_MEM_PD34_BF_DEF (0x10000000)

///< This register contains the Memory Power Down for VEX Core 35.
#define CAR_PD0_MEM_PD35_BF_OFF (29)
#define CAR_PD0_MEM_PD35_BF_WID ( 1)
#define CAR_PD0_MEM_PD35_BF_MSK (0x20000000)
#define CAR_PD0_MEM_PD35_BF_DEF (0x20000000)

///< This register contains the Memory Power Down for VEX Core 36.
#define CAR_PD0_MEM_PD36_BF_OFF (30)
#define CAR_PD0_MEM_PD36_BF_WID ( 1)
#define CAR_PD0_MEM_PD36_BF_MSK (0x40000000)
#define CAR_PD0_MEM_PD36_BF_DEF (0x40000000)

///< This register contains the Memory Power Down for VEX Core 37.
#define CAR_PD0_MEM_PD37_BF_OFF (31)
#define CAR_PD0_MEM_PD37_BF_WID ( 1)
#define CAR_PD0_MEM_PD37_BF_MSK (0x80000000)
#define CAR_PD0_MEM_PD37_BF_DEF (0x80000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_MEM_PD1 register description at address offset 0x1c
  *
  * Register default value:        0x000000FF
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_mem_pd1
  * car_mem_pd1
  */

typedef union {
  struct {
    uint32_t MEM_PD40 : 1;
    ///< This register contains the Memory Power Down for VEX Core 40.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t MEM_PD41 : 1;
    ///< This register contains the Memory Power Down for VEX Core 41.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t MEM_PD42 : 1;
    ///< This register contains the Memory Power Down for VEX Core 42.
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t MEM_PD43 : 1;
    ///< This register contains the Memory Power Down for VEX Core 43.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t MEM_PD44 : 1;
    ///< This register contains the Memory Power Down for VEX Core 44.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x1"
    uint32_t MEM_PD45 : 1;
    ///< This register contains the Memory Power Down for VEX Core 45.
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t MEM_PD46 : 1;
    ///< This register contains the Memory Power Down for VEX Core 46.
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t MEM_PD47 : 1;
    ///< This register contains the Memory Power Down for VEX Core 47.
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_pd1_reg_t;

#define CAR_PD1_DEFAULT (0x000000ffU)
#define CAR_PD1_RD_MASK (0x000000ffU)
#define CAR_PD1_WR_MASK (0x000000ffU)


///< This register contains the Memory Power Down for VEX Core 40.
#define CAR_PD1_MEM_PD40_BF_OFF ( 0)
#define CAR_PD1_MEM_PD40_BF_WID ( 1)
#define CAR_PD1_MEM_PD40_BF_MSK (0x00000001)
#define CAR_PD1_MEM_PD40_BF_DEF (0x00000001)

///< This register contains the Memory Power Down for VEX Core 41.
#define CAR_PD1_MEM_PD41_BF_OFF ( 1)
#define CAR_PD1_MEM_PD41_BF_WID ( 1)
#define CAR_PD1_MEM_PD41_BF_MSK (0x00000002)
#define CAR_PD1_MEM_PD41_BF_DEF (0x00000002)

///< This register contains the Memory Power Down for VEX Core 42.
#define CAR_PD1_MEM_PD42_BF_OFF ( 2)
#define CAR_PD1_MEM_PD42_BF_WID ( 1)
#define CAR_PD1_MEM_PD42_BF_MSK (0x00000004)
#define CAR_PD1_MEM_PD42_BF_DEF (0x00000004)

///< This register contains the Memory Power Down for VEX Core 43.
#define CAR_PD1_MEM_PD43_BF_OFF ( 3)
#define CAR_PD1_MEM_PD43_BF_WID ( 1)
#define CAR_PD1_MEM_PD43_BF_MSK (0x00000008)
#define CAR_PD1_MEM_PD43_BF_DEF (0x00000008)

///< This register contains the Memory Power Down for VEX Core 44.
#define CAR_PD1_MEM_PD44_BF_OFF ( 4)
#define CAR_PD1_MEM_PD44_BF_WID ( 1)
#define CAR_PD1_MEM_PD44_BF_MSK (0x00000010)
#define CAR_PD1_MEM_PD44_BF_DEF (0x00000010)

///< This register contains the Memory Power Down for VEX Core 45.
#define CAR_PD1_MEM_PD45_BF_OFF ( 5)
#define CAR_PD1_MEM_PD45_BF_WID ( 1)
#define CAR_PD1_MEM_PD45_BF_MSK (0x00000020)
#define CAR_PD1_MEM_PD45_BF_DEF (0x00000020)

///< This register contains the Memory Power Down for VEX Core 46.
#define CAR_PD1_MEM_PD46_BF_OFF ( 6)
#define CAR_PD1_MEM_PD46_BF_WID ( 1)
#define CAR_PD1_MEM_PD46_BF_MSK (0x00000040)
#define CAR_PD1_MEM_PD46_BF_DEF (0x00000040)

///< This register contains the Memory Power Down for VEX Core 47.
#define CAR_PD1_MEM_PD47_BF_OFF ( 7)
#define CAR_PD1_MEM_PD47_BF_WID ( 1)
#define CAR_PD1_MEM_PD47_BF_MSK (0x00000080)
#define CAR_PD1_MEM_PD47_BF_DEF (0x00000080)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_ROW_DISABLE register description at address offset 0x20
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_row_disable
  * car_row_disable
  */

typedef union {
  struct {
    uint32_t ROW_DISABLE0 : 1;
    ///< This register contains the row disable for row 0.
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t ROW_DISABLE1 : 1;
    ///< This register contains the row disable for row 1.
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t ROW_DISABLE2 : 1;
    ///< This register contains the row disable for row 2.
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t ROW_DISABLE3 : 1;
    ///< This register contains the row disable for row 3.
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t ROW_DISABLE4 : 1;
    ///< This register contains the row disable for row 4.
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t  : 27;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
  } ;
  uint32_t value;
} car_row_dis_reg_t;

#define CAR_ROW_DIS_DEFAULT (0x00000000U)
#define CAR_ROW_DIS_RD_MASK (0x0000001fU)
#define CAR_ROW_DIS_WR_MASK (0x00000000U)


///< This register contains the row disable for row 0.
#define CAR_ROW_DIS_ROW_DIS0_BF_OFF ( 0)
#define CAR_ROW_DIS_ROW_DIS0_BF_WID ( 1)
#define CAR_ROW_DIS_ROW_DIS0_BF_MSK (0x00000001)
#define CAR_ROW_DIS_ROW_DIS0_BF_DEF (0x00000000)

///< This register contains the row disable for row 1.
#define CAR_ROW_DIS_ROW_DIS1_BF_OFF ( 1)
#define CAR_ROW_DIS_ROW_DIS1_BF_WID ( 1)
#define CAR_ROW_DIS_ROW_DIS1_BF_MSK (0x00000002)
#define CAR_ROW_DIS_ROW_DIS1_BF_DEF (0x00000000)

///< This register contains the row disable for row 2.
#define CAR_ROW_DIS_ROW_DIS2_BF_OFF ( 2)
#define CAR_ROW_DIS_ROW_DIS2_BF_WID ( 1)
#define CAR_ROW_DIS_ROW_DIS2_BF_MSK (0x00000004)
#define CAR_ROW_DIS_ROW_DIS2_BF_DEF (0x00000000)

///< This register contains the row disable for row 3.
#define CAR_ROW_DIS_ROW_DIS3_BF_OFF ( 3)
#define CAR_ROW_DIS_ROW_DIS3_BF_WID ( 1)
#define CAR_ROW_DIS_ROW_DIS3_BF_MSK (0x00000008)
#define CAR_ROW_DIS_ROW_DIS3_BF_DEF (0x00000000)

///< This register contains the row disable for row 4.
#define CAR_ROW_DIS_ROW_DIS4_BF_OFF ( 4)
#define CAR_ROW_DIS_ROW_DIS4_BF_WID ( 1)
#define CAR_ROW_DIS_ROW_DIS4_BF_MSK (0x00000010)
#define CAR_ROW_DIS_ROW_DIS4_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_HIGH_INT_STATUS[10] register description at address offset 0x40
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_high_int_status
  * car_high_int_status
  */

typedef union {
  struct {
    uint32_t VEX_HIGH0_INT_STAT : 1;
    ///< This register contains the VEX High Priority Interrupt Status.
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT0_INT_STAT : 1;
    ///< This register contains the VEX Watchdog Timer Interrupt Status.
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t A2C_ERR0_INT_STAT : 1;
    ///< This register contains the AXI2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t C2S_ERR0_INT_STAT : 1;
    ///< This register contains the CIO2STRM Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t S2C_ERR0_INT_STAT : 1;
    ///< This register contains the STRM2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
    uint32_t VEX_HIGH1_INT_STAT : 1;
    ///< This register contains the VEX High Priority Interrupt Status.
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_WDT1_INT_STAT : 1;
    ///< This register contains the VEX Watchdog Timer Interrupt Status.
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t A2C_ERR1_INT_STAT : 1;
    ///< This register contains the AXI2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t C2S_ERR1_INT_STAT : 1;
    ///< This register contains the CIO2STRM Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t S2C_ERR1_INT_STAT : 1;
    ///< This register contains the STRM2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="13" ResetValue="None"
    uint32_t VEX_HIGH2_INT_STAT : 1;
    ///< This register contains the VEX High Priority Interrupt Status.
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_WDT2_INT_STAT : 1;
    ///< This register contains the VEX Watchdog Timer Interrupt Status.
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t A2C_ERR2_INT_STAT : 1;
    ///< This register contains the AXI2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t C2S_ERR2_INT_STAT : 1;
    ///< This register contains the CIO2STRM Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t S2C_ERR2_INT_STAT : 1;
    ///< This register contains the STRM2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="21" ResetValue="None"
    uint32_t VEX_HIGH3_INT_STAT : 1;
    ///< This register contains the VEX High Priority Interrupt Status.
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_WDT3_INT_STAT : 1;
    ///< This register contains the VEX Watchdog Timer Interrupt Status.
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t A2C_ERR3_INT_STAT : 1;
    ///< This register contains the AXI2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t C2S_ERR3_INT_STAT : 1;
    ///< This register contains the CIO2STRM Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t S2C_ERR3_INT_STAT : 1;
    ///< This register contains the STRM2CIO Error Interrupt Status.
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="29" ResetValue="None"
  } ;
  uint32_t value;
} car_high_int_stat_reg_t;

#define CAR_HIGH_INT_STAT_DEFAULT (0x00000000U)
#define CAR_HIGH_INT_STAT_RD_MASK (0x1f1f1f1fU)
#define CAR_HIGH_INT_STAT_WR_MASK (0x00000000U)


///< This register contains the VEX High Priority Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_HIGH0_INT_STAT_BF_OFF ( 0)
#define CAR_HIGH_INT_STAT_VEX_HIGH0_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_HIGH0_INT_STAT_BF_MSK (0x00000001)
#define CAR_HIGH_INT_STAT_VEX_HIGH0_INT_STAT_BF_DEF (0x00000000)

///< This register contains the VEX Watchdog Timer Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_WDT0_INT_STAT_BF_OFF ( 1)
#define CAR_HIGH_INT_STAT_VEX_WDT0_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_WDT0_INT_STAT_BF_MSK (0x00000002)
#define CAR_HIGH_INT_STAT_VEX_WDT0_INT_STAT_BF_DEF (0x00000000)

///< This register contains the AXI2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_A2C_ERR0_INT_STAT_BF_OFF ( 2)
#define CAR_HIGH_INT_STAT_A2C_ERR0_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_A2C_ERR0_INT_STAT_BF_MSK (0x00000004)
#define CAR_HIGH_INT_STAT_A2C_ERR0_INT_STAT_BF_DEF (0x00000000)

///< This register contains the CIO2STRM Error Interrupt Status.
#define CAR_HIGH_INT_STAT_C2S_ERR0_INT_STAT_BF_OFF ( 3)
#define CAR_HIGH_INT_STAT_C2S_ERR0_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_C2S_ERR0_INT_STAT_BF_MSK (0x00000008)
#define CAR_HIGH_INT_STAT_C2S_ERR0_INT_STAT_BF_DEF (0x00000000)

///< This register contains the STRM2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_S2C_ERR0_INT_STAT_BF_OFF ( 4)
#define CAR_HIGH_INT_STAT_S2C_ERR0_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_S2C_ERR0_INT_STAT_BF_MSK (0x00000010)
#define CAR_HIGH_INT_STAT_S2C_ERR0_INT_STAT_BF_DEF (0x00000000)

///< This register contains the VEX High Priority Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_HIGH1_INT_STAT_BF_OFF ( 8)
#define CAR_HIGH_INT_STAT_VEX_HIGH1_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_HIGH1_INT_STAT_BF_MSK (0x00000100)
#define CAR_HIGH_INT_STAT_VEX_HIGH1_INT_STAT_BF_DEF (0x00000000)

///< This register contains the VEX Watchdog Timer Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_WDT1_INT_STAT_BF_OFF ( 9)
#define CAR_HIGH_INT_STAT_VEX_WDT1_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_WDT1_INT_STAT_BF_MSK (0x00000200)
#define CAR_HIGH_INT_STAT_VEX_WDT1_INT_STAT_BF_DEF (0x00000000)

///< This register contains the AXI2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_A2C_ERR1_INT_STAT_BF_OFF (10)
#define CAR_HIGH_INT_STAT_A2C_ERR1_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_A2C_ERR1_INT_STAT_BF_MSK (0x00000400)
#define CAR_HIGH_INT_STAT_A2C_ERR1_INT_STAT_BF_DEF (0x00000000)

///< This register contains the CIO2STRM Error Interrupt Status.
#define CAR_HIGH_INT_STAT_C2S_ERR1_INT_STAT_BF_OFF (11)
#define CAR_HIGH_INT_STAT_C2S_ERR1_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_C2S_ERR1_INT_STAT_BF_MSK (0x00000800)
#define CAR_HIGH_INT_STAT_C2S_ERR1_INT_STAT_BF_DEF (0x00000000)

///< This register contains the STRM2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_S2C_ERR1_INT_STAT_BF_OFF (12)
#define CAR_HIGH_INT_STAT_S2C_ERR1_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_S2C_ERR1_INT_STAT_BF_MSK (0x00001000)
#define CAR_HIGH_INT_STAT_S2C_ERR1_INT_STAT_BF_DEF (0x00000000)

///< This register contains the VEX High Priority Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_HIGH2_INT_STAT_BF_OFF (16)
#define CAR_HIGH_INT_STAT_VEX_HIGH2_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_HIGH2_INT_STAT_BF_MSK (0x00010000)
#define CAR_HIGH_INT_STAT_VEX_HIGH2_INT_STAT_BF_DEF (0x00000000)

///< This register contains the VEX Watchdog Timer Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_WDT2_INT_STAT_BF_OFF (17)
#define CAR_HIGH_INT_STAT_VEX_WDT2_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_WDT2_INT_STAT_BF_MSK (0x00020000)
#define CAR_HIGH_INT_STAT_VEX_WDT2_INT_STAT_BF_DEF (0x00000000)

///< This register contains the AXI2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_A2C_ERR2_INT_STAT_BF_OFF (18)
#define CAR_HIGH_INT_STAT_A2C_ERR2_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_A2C_ERR2_INT_STAT_BF_MSK (0x00040000)
#define CAR_HIGH_INT_STAT_A2C_ERR2_INT_STAT_BF_DEF (0x00000000)

///< This register contains the CIO2STRM Error Interrupt Status.
#define CAR_HIGH_INT_STAT_C2S_ERR2_INT_STAT_BF_OFF (19)
#define CAR_HIGH_INT_STAT_C2S_ERR2_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_C2S_ERR2_INT_STAT_BF_MSK (0x00080000)
#define CAR_HIGH_INT_STAT_C2S_ERR2_INT_STAT_BF_DEF (0x00000000)

///< This register contains the STRM2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_S2C_ERR2_INT_STAT_BF_OFF (20)
#define CAR_HIGH_INT_STAT_S2C_ERR2_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_S2C_ERR2_INT_STAT_BF_MSK (0x00100000)
#define CAR_HIGH_INT_STAT_S2C_ERR2_INT_STAT_BF_DEF (0x00000000)

///< This register contains the VEX High Priority Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_HIGH3_INT_STAT_BF_OFF (24)
#define CAR_HIGH_INT_STAT_VEX_HIGH3_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_HIGH3_INT_STAT_BF_MSK (0x01000000)
#define CAR_HIGH_INT_STAT_VEX_HIGH3_INT_STAT_BF_DEF (0x00000000)

///< This register contains the VEX Watchdog Timer Interrupt Status.
#define CAR_HIGH_INT_STAT_VEX_WDT3_INT_STAT_BF_OFF (25)
#define CAR_HIGH_INT_STAT_VEX_WDT3_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_VEX_WDT3_INT_STAT_BF_MSK (0x02000000)
#define CAR_HIGH_INT_STAT_VEX_WDT3_INT_STAT_BF_DEF (0x00000000)

///< This register contains the AXI2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_A2C_ERR3_INT_STAT_BF_OFF (26)
#define CAR_HIGH_INT_STAT_A2C_ERR3_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_A2C_ERR3_INT_STAT_BF_MSK (0x04000000)
#define CAR_HIGH_INT_STAT_A2C_ERR3_INT_STAT_BF_DEF (0x00000000)

///< This register contains the CIO2STRM Error Interrupt Status.
#define CAR_HIGH_INT_STAT_C2S_ERR3_INT_STAT_BF_OFF (27)
#define CAR_HIGH_INT_STAT_C2S_ERR3_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_C2S_ERR3_INT_STAT_BF_MSK (0x08000000)
#define CAR_HIGH_INT_STAT_C2S_ERR3_INT_STAT_BF_DEF (0x00000000)

///< This register contains the STRM2CIO Error Interrupt Status.
#define CAR_HIGH_INT_STAT_S2C_ERR3_INT_STAT_BF_OFF (28)
#define CAR_HIGH_INT_STAT_S2C_ERR3_INT_STAT_BF_WID ( 1)
#define CAR_HIGH_INT_STAT_S2C_ERR3_INT_STAT_BF_MSK (0x10000000)
#define CAR_HIGH_INT_STAT_S2C_ERR3_INT_STAT_BF_DEF (0x00000000)
#define CAR_HIGH_INT_STAT_ARR_SZ0 (10)
#define CAR_HIGH_INT_STAT_ARRAY_STRIDE0 (0x0004)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_VEX_RESET_RELEASE0 register description at address offset 0x80
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_vex_reset_release0
  * car_vex_reset_release0
  */

typedef union {
  struct {
    uint32_t VEX_RESET_RELEASE00 : 1;
    ///< This register contains the Reset Release Status for VEX Core 00 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE01 : 1;
    ///< This register contains the Reset Release Status for VEX Core 01 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE02 : 1;
    ///< This register contains the Reset Release Status for VEX Core 02 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE03 : 1;
    ///< This register contains the Reset Release Status for VEX Core 03 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE04 : 1;
    ///< This register contains the Reset Release Status for VEX Core 04 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE05 : 1;
    ///< This register contains the Reset Release Status for VEX Core 05 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE06 : 1;
    ///< This register contains the Reset Release Status for VEX Core 06 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE07 : 1;
    ///< This register contains the Reset Release Status for VEX Core 07 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE10 : 1;
    ///< This register contains the Reset Release Status for VEX Core 10 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE11 : 1;
    ///< This register contains the Reset Release Status for VEX Core 11 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE12 : 1;
    ///< This register contains the Reset Release Status for VEX Core 12 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE13 : 1;
    ///< This register contains the Reset Release Status for VEX Core 13 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE14 : 1;
    ///< This register contains the Reset Release Status for VEX Core 14 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE15 : 1;
    ///< This register contains the Reset Release Status for VEX Core 15 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE16 : 1;
    ///< This register contains the Reset Release Status for VEX Core 16 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE17 : 1;
    ///< This register contains the Reset Release Status for VEX Core 17 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE20 : 1;
    ///< This register contains the Reset Release Status for VEX Core 20 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE21 : 1;
    ///< This register contains the Reset Release Status for VEX Core 21 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE22 : 1;
    ///< This register contains the Reset Release Status for VEX Core 22 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE23 : 1;
    ///< This register contains the Reset Release Status for VEX Core 23 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE24 : 1;
    ///< This register contains the Reset Release Status for VEX Core 24 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE25 : 1;
    ///< This register contains the Reset Release Status for VEX Core 25 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE26 : 1;
    ///< This register contains the Reset Release Status for VEX Core 26 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE27 : 1;
    ///< This register contains the Reset Release Status for VEX Core 27 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE30 : 1;
    ///< This register contains the Reset Release Status for VEX Core 30 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE31 : 1;
    ///< This register contains the Reset Release Status for VEX Core 31 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE32 : 1;
    ///< This register contains the Reset Release Status for VEX Core 32 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE33 : 1;
    ///< This register contains the Reset Release Status for VEX Core 33 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE34 : 1;
    ///< This register contains the Reset Release Status for VEX Core 34 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE35 : 1;
    ///< This register contains the Reset Release Status for VEX Core 35 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE36 : 1;
    ///< This register contains the Reset Release Status for VEX Core 36 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE37 : 1;
    ///< This register contains the Reset Release Status for VEX Core 37 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_rst_release0_reg_t;

#define CAR_VEX_RST_RELEASE0_DEFAULT (0x00000000U)
#define CAR_VEX_RST_RELEASE0_RD_MASK (0xffffffffU)
#define CAR_VEX_RST_RELEASE0_WR_MASK (0x00000000U)


///< This register contains the Reset Release Status for VEX Core 00 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE00_BF_OFF ( 0)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE00_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE00_BF_MSK (0x00000001)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE00_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 01 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE01_BF_OFF ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE01_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE01_BF_MSK (0x00000002)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE01_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 02 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE02_BF_OFF ( 2)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE02_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE02_BF_MSK (0x00000004)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE02_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 03 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE03_BF_OFF ( 3)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE03_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE03_BF_MSK (0x00000008)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE03_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 04 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE04_BF_OFF ( 4)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE04_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE04_BF_MSK (0x00000010)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE04_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 05 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE05_BF_OFF ( 5)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE05_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE05_BF_MSK (0x00000020)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE05_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 06 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE06_BF_OFF ( 6)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE06_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE06_BF_MSK (0x00000040)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE06_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 07 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE07_BF_OFF ( 7)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE07_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE07_BF_MSK (0x00000080)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE07_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 10 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE10_BF_OFF ( 8)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE10_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE10_BF_MSK (0x00000100)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE10_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 11 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE11_BF_OFF ( 9)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE11_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE11_BF_MSK (0x00000200)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE11_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 12 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE12_BF_OFF (10)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE12_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE12_BF_MSK (0x00000400)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE12_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 13 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE13_BF_OFF (11)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE13_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE13_BF_MSK (0x00000800)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE13_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 14 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE14_BF_OFF (12)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE14_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE14_BF_MSK (0x00001000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE14_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 15 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE15_BF_OFF (13)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE15_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE15_BF_MSK (0x00002000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE15_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 16 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE16_BF_OFF (14)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE16_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE16_BF_MSK (0x00004000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE16_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 17 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE17_BF_OFF (15)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE17_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE17_BF_MSK (0x00008000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE17_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 20 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE20_BF_OFF (16)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE20_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE20_BF_MSK (0x00010000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE20_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 21 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE21_BF_OFF (17)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE21_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE21_BF_MSK (0x00020000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE21_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 22 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE22_BF_OFF (18)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE22_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE22_BF_MSK (0x00040000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE22_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 23 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE23_BF_OFF (19)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE23_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE23_BF_MSK (0x00080000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE23_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 24 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE24_BF_OFF (20)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE24_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE24_BF_MSK (0x00100000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE24_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 25 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE25_BF_OFF (21)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE25_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE25_BF_MSK (0x00200000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE25_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 26 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE26_BF_OFF (22)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE26_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE26_BF_MSK (0x00400000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE26_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 27 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE27_BF_OFF (23)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE27_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE27_BF_MSK (0x00800000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE27_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 30 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE30_BF_OFF (24)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE30_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE30_BF_MSK (0x01000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE30_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 31 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE31_BF_OFF (25)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE31_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE31_BF_MSK (0x02000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE31_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 32 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE32_BF_OFF (26)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE32_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE32_BF_MSK (0x04000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE32_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 33 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE33_BF_OFF (27)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE33_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE33_BF_MSK (0x08000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE33_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 34 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE34_BF_OFF (28)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE34_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE34_BF_MSK (0x10000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE34_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 35 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE35_BF_OFF (29)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE35_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE35_BF_MSK (0x20000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE35_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 36 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE36_BF_OFF (30)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE36_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE36_BF_MSK (0x40000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE36_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 37 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE37_BF_OFF (31)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE37_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE37_BF_MSK (0x80000000)
#define CAR_VEX_RST_RELEASE0_VEX_RST_RELEASE37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_VEX_RESET_RELEASE1 register description at address offset 0x84
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_vex_reset_release1
  * car_vex_reset_release1
  */

typedef union {
  struct {
    uint32_t VEX_RESET_RELEASE40 : 1;
    ///< This register contains the Reset Release Status for VEX Core 40 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE41 : 1;
    ///< This register contains the Reset Release Status for VEX Core 41 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE42 : 1;
    ///< This register contains the Reset Release Status for VEX Core 42 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE43 : 1;
    ///< This register contains the Reset Release Status for VEX Core 43 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE44 : 1;
    ///< This register contains the Reset Release Status for VEX Core 44 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE45 : 1;
    ///< This register contains the Reset Release Status for VEX Core 45 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE46 : 1;
    ///< This register contains the Reset Release Status for VEX Core 46 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_RESET_RELEASE47 : 1;
    ///< This register contains the Reset Release Status for VEX Core 47 (1
    ///< = VEX Core out of reset, 0 = VEX core in reset).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_rst_release1_reg_t;

#define CAR_VEX_RST_RELEASE1_DEFAULT (0x00000000U)
#define CAR_VEX_RST_RELEASE1_RD_MASK (0x000000ffU)
#define CAR_VEX_RST_RELEASE1_WR_MASK (0x00000000U)


///< This register contains the Reset Release Status for VEX Core 40 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE40_BF_OFF ( 0)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE40_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE40_BF_MSK (0x00000001)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE40_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 41 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE41_BF_OFF ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE41_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE41_BF_MSK (0x00000002)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE41_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 42 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE42_BF_OFF ( 2)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE42_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE42_BF_MSK (0x00000004)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE42_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 43 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE43_BF_OFF ( 3)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE43_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE43_BF_MSK (0x00000008)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE43_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 44 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE44_BF_OFF ( 4)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE44_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE44_BF_MSK (0x00000010)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE44_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 45 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE45_BF_OFF ( 5)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE45_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE45_BF_MSK (0x00000020)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE45_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 46 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE46_BF_OFF ( 6)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE46_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE46_BF_MSK (0x00000040)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE46_BF_DEF (0x00000000)

///< This register contains the Reset Release Status for VEX Core 47 (1
///< = VEX Core out of reset, 0 = VEX core in reset).
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE47_BF_OFF ( 7)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE47_BF_WID ( 1)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE47_BF_MSK (0x00000080)
#define CAR_VEX_RST_RELEASE1_VEX_RST_RELEASE47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_NOC_RESET_RELEASE register description at address offset 0x90
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_noc_reset_release
  * abc_noc_reset_release
  */

typedef union {
  struct {
    uint32_t NOC_RESET_RELEASE : 1;
    ///< This register contains the NOC Reset Release Status (1 = NOC is out
    ///< of reset, 0 = NOC in reset).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} car_noc_rst_release_reg_t;

#define CAR_NOC_RST_RELEASE_DEFAULT (0x00000000U)
#define CAR_NOC_RST_RELEASE_RD_MASK (0x00000001U)
#define CAR_NOC_RST_RELEASE_WR_MASK (0x00000000U)


///< This register contains the NOC Reset Release Status (1 = NOC is out
///< of reset, 0 = NOC in reset).
#define CAR_NOC_RST_RELEASE_NOC_RST_RELEASE_BF_OFF ( 0)
#define CAR_NOC_RST_RELEASE_NOC_RST_RELEASE_BF_WID ( 1)
#define CAR_NOC_RST_RELEASE_NOC_RST_RELEASE_BF_MSK (0x00000001)
#define CAR_NOC_RST_RELEASE_NOC_RST_RELEASE_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_NOC_CLOCK_GATE register description at address offset 0x94
  *
  * Register default value:        0x00000001
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_noc_clock_gate
  * abc_noc_clock_gate
  */

typedef union {
  struct {
    uint32_t NOC_RESET_RELEASE : 1;
    ///< This register contains the NOC Clock Gating (1 = NOC clock is gated
    ///< OFF, 0 = NOC Clock is ON).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} car_noc_clk_gate_reg_t;

#define CAR_NOC_CLK_GATE_DEFAULT (0x00000001U)
#define CAR_NOC_CLK_GATE_RD_MASK (0x00000001U)
#define CAR_NOC_CLK_GATE_WR_MASK (0x00000001U)


///< This register contains the NOC Clock Gating (1 = NOC clock is gated
///< OFF, 0 = NOC Clock is ON).
#define CAR_NOC_CLK_GATE_NOC_RST_RELEASE_BF_OFF ( 0)
#define CAR_NOC_CLK_GATE_NOC_RST_RELEASE_BF_WID ( 1)
#define CAR_NOC_CLK_GATE_NOC_RST_RELEASE_BF_MSK (0x00000001)
#define CAR_NOC_CLK_GATE_NOC_RST_RELEASE_BF_DEF (0x00000001)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_NOC_SOFT_RESET register description at address offset 0x98
  *
  * Register default value:        0x00000001
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_noc_soft_reset
  * abc_noc_soft_reset
  */

typedef union {
  struct {
    uint32_t NOC_RESET_RELEASE : 1;
    ///< This register contains the NOC Soft Reset (1 = reset NOC, 0 = don't
    ///< reset NOC).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} car_noc_soft_rst_reg_t;

#define CAR_NOC_SOFT_RST_DEFAULT (0x00000001U)
#define CAR_NOC_SOFT_RST_RD_MASK (0x00000001U)
#define CAR_NOC_SOFT_RST_WR_MASK (0x00000001U)


///< This register contains the NOC Soft Reset (1 = reset NOC, 0 = don't
///< reset NOC).
#define CAR_NOC_SOFT_RST_NOC_RST_RELEASE_BF_OFF ( 0)
#define CAR_NOC_SOFT_RST_NOC_RST_RELEASE_BF_WID ( 1)
#define CAR_NOC_SOFT_RST_NOC_RST_RELEASE_BF_MSK (0x00000001)
#define CAR_NOC_SOFT_RST_NOC_RST_RELEASE_BF_DEF (0x00000001)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_TIMER_START0 register description at address offset 0xa0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_timer_start0
  * car_timer_start0
  */

typedef union {
  struct {
    uint32_t TIMER_START00 : 1;
    ///< This register contains the force Timer Start for VEX Core 00.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t TIMER_START01 : 1;
    ///< This register contains the force Timer Start for VEX Core 01.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t TIMER_START02 : 1;
    ///< This register contains the force Timer Start for VEX Core 02.
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t TIMER_START03 : 1;
    ///< This register contains the force Timer Start for VEX Core 03.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t TIMER_START04 : 1;
    ///< This register contains the force Timer Start for VEX Core 04.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t TIMER_START05 : 1;
    ///< This register contains the force Timer Start for VEX Core 05.
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t TIMER_START06 : 1;
    ///< This register contains the force Timer Start for VEX Core 06.
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t TIMER_START07 : 1;
    ///< This register contains the force Timer Start for VEX Core 07.
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t TIMER_START10 : 1;
    ///< This register contains the force Timer Start for VEX Core 10.
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t TIMER_START11 : 1;
    ///< This register contains the force Timer Start for VEX Core 11.
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t TIMER_START12 : 1;
    ///< This register contains the force Timer Start for VEX Core 12.
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t TIMER_START13 : 1;
    ///< This register contains the force Timer Start for VEX Core 13.
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t TIMER_START14 : 1;
    ///< This register contains the force Timer Start for VEX Core 14.
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t TIMER_START15 : 1;
    ///< This register contains the force Timer Start for VEX Core 15.
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t TIMER_START16 : 1;
    ///< This register contains the force Timer Start for VEX Core 16.
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t TIMER_START17 : 1;
    ///< This register contains the force Timer Start for VEX Core 17.
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t TIMER_START20 : 1;
    ///< This register contains the force Timer Start for VEX Core 20.
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t TIMER_START21 : 1;
    ///< This register contains the force Timer Start for VEX Core 21.
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t TIMER_START22 : 1;
    ///< This register contains the force Timer Start for VEX Core 22.
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t TIMER_START23 : 1;
    ///< This register contains the force Timer Start for VEX Core 23.
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t TIMER_START24 : 1;
    ///< This register contains the force Timer Start for VEX Core 24.
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t TIMER_START25 : 1;
    ///< This register contains the force Timer Start for VEX Core 25.
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t TIMER_START26 : 1;
    ///< This register contains the force Timer Start for VEX Core 26.
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t TIMER_START27 : 1;
    ///< This register contains the force Timer Start for VEX Core 27.
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t TIMER_START30 : 1;
    ///< This register contains the force Timer Start for VEX Core 30.
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t TIMER_START31 : 1;
    ///< This register contains the force Timer Start for VEX Core 31.
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t TIMER_START32 : 1;
    ///< This register contains the force Timer Start for VEX Core 32.
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t TIMER_START33 : 1;
    ///< This register contains the force Timer Start for VEX Core 33.
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t TIMER_START34 : 1;
    ///< This register contains the force Timer Start for VEX Core 34.
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t TIMER_START35 : 1;
    ///< This register contains the force Timer Start for VEX Core 35.
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t TIMER_START36 : 1;
    ///< This register contains the force Timer Start for VEX Core 36.
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t TIMER_START37 : 1;
    ///< This register contains the force Timer Start for VEX Core 37.
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_timer_start0_reg_t;

#define CAR_TIMER_START0_DEFAULT (0x00000000U)
#define CAR_TIMER_START0_RD_MASK (0xffffffffU)
#define CAR_TIMER_START0_WR_MASK (0xffffffffU)


///< This register contains the force Timer Start for VEX Core 00.
#define CAR_TIMER_START0_TIMER_START00_BF_OFF ( 0)
#define CAR_TIMER_START0_TIMER_START00_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START00_BF_MSK (0x00000001)
#define CAR_TIMER_START0_TIMER_START00_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 01.
#define CAR_TIMER_START0_TIMER_START01_BF_OFF ( 1)
#define CAR_TIMER_START0_TIMER_START01_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START01_BF_MSK (0x00000002)
#define CAR_TIMER_START0_TIMER_START01_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 02.
#define CAR_TIMER_START0_TIMER_START02_BF_OFF ( 2)
#define CAR_TIMER_START0_TIMER_START02_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START02_BF_MSK (0x00000004)
#define CAR_TIMER_START0_TIMER_START02_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 03.
#define CAR_TIMER_START0_TIMER_START03_BF_OFF ( 3)
#define CAR_TIMER_START0_TIMER_START03_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START03_BF_MSK (0x00000008)
#define CAR_TIMER_START0_TIMER_START03_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 04.
#define CAR_TIMER_START0_TIMER_START04_BF_OFF ( 4)
#define CAR_TIMER_START0_TIMER_START04_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START04_BF_MSK (0x00000010)
#define CAR_TIMER_START0_TIMER_START04_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 05.
#define CAR_TIMER_START0_TIMER_START05_BF_OFF ( 5)
#define CAR_TIMER_START0_TIMER_START05_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START05_BF_MSK (0x00000020)
#define CAR_TIMER_START0_TIMER_START05_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 06.
#define CAR_TIMER_START0_TIMER_START06_BF_OFF ( 6)
#define CAR_TIMER_START0_TIMER_START06_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START06_BF_MSK (0x00000040)
#define CAR_TIMER_START0_TIMER_START06_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 07.
#define CAR_TIMER_START0_TIMER_START07_BF_OFF ( 7)
#define CAR_TIMER_START0_TIMER_START07_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START07_BF_MSK (0x00000080)
#define CAR_TIMER_START0_TIMER_START07_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 10.
#define CAR_TIMER_START0_TIMER_START10_BF_OFF ( 8)
#define CAR_TIMER_START0_TIMER_START10_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START10_BF_MSK (0x00000100)
#define CAR_TIMER_START0_TIMER_START10_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 11.
#define CAR_TIMER_START0_TIMER_START11_BF_OFF ( 9)
#define CAR_TIMER_START0_TIMER_START11_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START11_BF_MSK (0x00000200)
#define CAR_TIMER_START0_TIMER_START11_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 12.
#define CAR_TIMER_START0_TIMER_START12_BF_OFF (10)
#define CAR_TIMER_START0_TIMER_START12_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START12_BF_MSK (0x00000400)
#define CAR_TIMER_START0_TIMER_START12_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 13.
#define CAR_TIMER_START0_TIMER_START13_BF_OFF (11)
#define CAR_TIMER_START0_TIMER_START13_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START13_BF_MSK (0x00000800)
#define CAR_TIMER_START0_TIMER_START13_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 14.
#define CAR_TIMER_START0_TIMER_START14_BF_OFF (12)
#define CAR_TIMER_START0_TIMER_START14_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START14_BF_MSK (0x00001000)
#define CAR_TIMER_START0_TIMER_START14_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 15.
#define CAR_TIMER_START0_TIMER_START15_BF_OFF (13)
#define CAR_TIMER_START0_TIMER_START15_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START15_BF_MSK (0x00002000)
#define CAR_TIMER_START0_TIMER_START15_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 16.
#define CAR_TIMER_START0_TIMER_START16_BF_OFF (14)
#define CAR_TIMER_START0_TIMER_START16_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START16_BF_MSK (0x00004000)
#define CAR_TIMER_START0_TIMER_START16_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 17.
#define CAR_TIMER_START0_TIMER_START17_BF_OFF (15)
#define CAR_TIMER_START0_TIMER_START17_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START17_BF_MSK (0x00008000)
#define CAR_TIMER_START0_TIMER_START17_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 20.
#define CAR_TIMER_START0_TIMER_START20_BF_OFF (16)
#define CAR_TIMER_START0_TIMER_START20_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START20_BF_MSK (0x00010000)
#define CAR_TIMER_START0_TIMER_START20_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 21.
#define CAR_TIMER_START0_TIMER_START21_BF_OFF (17)
#define CAR_TIMER_START0_TIMER_START21_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START21_BF_MSK (0x00020000)
#define CAR_TIMER_START0_TIMER_START21_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 22.
#define CAR_TIMER_START0_TIMER_START22_BF_OFF (18)
#define CAR_TIMER_START0_TIMER_START22_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START22_BF_MSK (0x00040000)
#define CAR_TIMER_START0_TIMER_START22_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 23.
#define CAR_TIMER_START0_TIMER_START23_BF_OFF (19)
#define CAR_TIMER_START0_TIMER_START23_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START23_BF_MSK (0x00080000)
#define CAR_TIMER_START0_TIMER_START23_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 24.
#define CAR_TIMER_START0_TIMER_START24_BF_OFF (20)
#define CAR_TIMER_START0_TIMER_START24_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START24_BF_MSK (0x00100000)
#define CAR_TIMER_START0_TIMER_START24_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 25.
#define CAR_TIMER_START0_TIMER_START25_BF_OFF (21)
#define CAR_TIMER_START0_TIMER_START25_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START25_BF_MSK (0x00200000)
#define CAR_TIMER_START0_TIMER_START25_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 26.
#define CAR_TIMER_START0_TIMER_START26_BF_OFF (22)
#define CAR_TIMER_START0_TIMER_START26_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START26_BF_MSK (0x00400000)
#define CAR_TIMER_START0_TIMER_START26_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 27.
#define CAR_TIMER_START0_TIMER_START27_BF_OFF (23)
#define CAR_TIMER_START0_TIMER_START27_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START27_BF_MSK (0x00800000)
#define CAR_TIMER_START0_TIMER_START27_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 30.
#define CAR_TIMER_START0_TIMER_START30_BF_OFF (24)
#define CAR_TIMER_START0_TIMER_START30_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START30_BF_MSK (0x01000000)
#define CAR_TIMER_START0_TIMER_START30_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 31.
#define CAR_TIMER_START0_TIMER_START31_BF_OFF (25)
#define CAR_TIMER_START0_TIMER_START31_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START31_BF_MSK (0x02000000)
#define CAR_TIMER_START0_TIMER_START31_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 32.
#define CAR_TIMER_START0_TIMER_START32_BF_OFF (26)
#define CAR_TIMER_START0_TIMER_START32_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START32_BF_MSK (0x04000000)
#define CAR_TIMER_START0_TIMER_START32_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 33.
#define CAR_TIMER_START0_TIMER_START33_BF_OFF (27)
#define CAR_TIMER_START0_TIMER_START33_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START33_BF_MSK (0x08000000)
#define CAR_TIMER_START0_TIMER_START33_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 34.
#define CAR_TIMER_START0_TIMER_START34_BF_OFF (28)
#define CAR_TIMER_START0_TIMER_START34_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START34_BF_MSK (0x10000000)
#define CAR_TIMER_START0_TIMER_START34_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 35.
#define CAR_TIMER_START0_TIMER_START35_BF_OFF (29)
#define CAR_TIMER_START0_TIMER_START35_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START35_BF_MSK (0x20000000)
#define CAR_TIMER_START0_TIMER_START35_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 36.
#define CAR_TIMER_START0_TIMER_START36_BF_OFF (30)
#define CAR_TIMER_START0_TIMER_START36_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START36_BF_MSK (0x40000000)
#define CAR_TIMER_START0_TIMER_START36_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 37.
#define CAR_TIMER_START0_TIMER_START37_BF_OFF (31)
#define CAR_TIMER_START0_TIMER_START37_BF_WID ( 1)
#define CAR_TIMER_START0_TIMER_START37_BF_MSK (0x80000000)
#define CAR_TIMER_START0_TIMER_START37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_CAR_TIMER_START1 register description at address offset 0xa4
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/car_timer_start1
  * car_timer_start1
  */

typedef union {
  struct {
    uint32_t TIMER_START40 : 1;
    ///< This register contains the force Timer Start for VEX Core 40.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t TIMER_START41 : 1;
    ///< This register contains the force Timer Start for VEX Core 41.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t TIMER_START42 : 1;
    ///< This register contains the force Timer Start for VEX Core 42.
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t TIMER_START43 : 1;
    ///< This register contains the force Timer Start for VEX Core 43.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t TIMER_START44 : 1;
    ///< This register contains the force Timer Start for VEX Core 44.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t TIMER_START45 : 1;
    ///< This register contains the force Timer Start for VEX Core 45.
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t TIMER_START46 : 1;
    ///< This register contains the force Timer Start for VEX Core 46.
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t TIMER_START47 : 1;
    ///< This register contains the force Timer Start for VEX Core 47.
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_timer_start1_reg_t;

#define CAR_TIMER_START1_DEFAULT (0x00000000U)
#define CAR_TIMER_START1_RD_MASK (0x000000ffU)
#define CAR_TIMER_START1_WR_MASK (0x000000ffU)


///< This register contains the force Timer Start for VEX Core 40.
#define CAR_TIMER_START1_TIMER_START40_BF_OFF ( 0)
#define CAR_TIMER_START1_TIMER_START40_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START40_BF_MSK (0x00000001)
#define CAR_TIMER_START1_TIMER_START40_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 41.
#define CAR_TIMER_START1_TIMER_START41_BF_OFF ( 1)
#define CAR_TIMER_START1_TIMER_START41_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START41_BF_MSK (0x00000002)
#define CAR_TIMER_START1_TIMER_START41_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 42.
#define CAR_TIMER_START1_TIMER_START42_BF_OFF ( 2)
#define CAR_TIMER_START1_TIMER_START42_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START42_BF_MSK (0x00000004)
#define CAR_TIMER_START1_TIMER_START42_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 43.
#define CAR_TIMER_START1_TIMER_START43_BF_OFF ( 3)
#define CAR_TIMER_START1_TIMER_START43_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START43_BF_MSK (0x00000008)
#define CAR_TIMER_START1_TIMER_START43_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 44.
#define CAR_TIMER_START1_TIMER_START44_BF_OFF ( 4)
#define CAR_TIMER_START1_TIMER_START44_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START44_BF_MSK (0x00000010)
#define CAR_TIMER_START1_TIMER_START44_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 45.
#define CAR_TIMER_START1_TIMER_START45_BF_OFF ( 5)
#define CAR_TIMER_START1_TIMER_START45_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START45_BF_MSK (0x00000020)
#define CAR_TIMER_START1_TIMER_START45_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 46.
#define CAR_TIMER_START1_TIMER_START46_BF_OFF ( 6)
#define CAR_TIMER_START1_TIMER_START46_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START46_BF_MSK (0x00000040)
#define CAR_TIMER_START1_TIMER_START46_BF_DEF (0x00000000)

///< This register contains the force Timer Start for VEX Core 47.
#define CAR_TIMER_START1_TIMER_START47_BF_OFF ( 7)
#define CAR_TIMER_START1_TIMER_START47_BF_WID ( 1)
#define CAR_TIMER_START1_TIMER_START47_BF_MSK (0x00000080)
#define CAR_TIMER_START1_TIMER_START47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_VEX_WDT_SEL0 register description at address offset 0xb0
  *
  * Register default value:        0xFFFFFFFF
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_vex_wdt_sel0
  * abc_vex_wdt_sel0
  */

typedef union {
  struct {
    uint32_t VEX_WDT_SEL00 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 00 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t VEX_WDT_SEL01 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 01 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t VEX_WDT_SEL02 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 02 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t VEX_WDT_SEL03 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 03 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t VEX_WDT_SEL04 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 04 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x1"
    uint32_t VEX_WDT_SEL05 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 05 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t VEX_WDT_SEL06 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 06 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t VEX_WDT_SEL07 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 07 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t VEX_WDT_SEL10 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 10 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x1"
    uint32_t VEX_WDT_SEL11 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 11 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x1"
    uint32_t VEX_WDT_SEL12 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 12 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x1"
    uint32_t VEX_WDT_SEL13 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 13 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x1"
    uint32_t VEX_WDT_SEL14 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 14 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x1"
    uint32_t VEX_WDT_SEL15 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 15 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x1"
    uint32_t VEX_WDT_SEL16 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 16 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x1"
    uint32_t VEX_WDT_SEL17 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 17 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x1"
    uint32_t VEX_WDT_SEL20 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 20 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x1"
    uint32_t VEX_WDT_SEL21 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 21 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x1"
    uint32_t VEX_WDT_SEL22 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 22 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x1"
    uint32_t VEX_WDT_SEL23 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 23 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x1"
    uint32_t VEX_WDT_SEL24 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 24 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x1"
    uint32_t VEX_WDT_SEL25 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 25 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x1"
    uint32_t VEX_WDT_SEL26 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 26 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x1"
    uint32_t VEX_WDT_SEL27 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 27 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x1"
    uint32_t VEX_WDT_SEL30 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 30 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x1"
    uint32_t VEX_WDT_SEL31 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 31 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x1"
    uint32_t VEX_WDT_SEL32 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 32 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x1"
    uint32_t VEX_WDT_SEL33 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 33 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x1"
    uint32_t VEX_WDT_SEL34 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 34 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x1"
    uint32_t VEX_WDT_SEL35 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 35 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x1"
    uint32_t VEX_WDT_SEL36 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 36 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x1"
    uint32_t VEX_WDT_SEL37 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 37 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x1"
  } ;
  uint32_t value;
} car_vex_wdt_sel0_reg_t;

#define CAR_VEX_WDT_SEL0_DEFAULT (0xffffffffU)
#define CAR_VEX_WDT_SEL0_RD_MASK (0xffffffffU)
#define CAR_VEX_WDT_SEL0_WR_MASK (0xffffffffU)


///< This register contains the Watchdog Timer Select for VEX Core 00 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL00_BF_OFF ( 0)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL00_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL00_BF_MSK (0x00000001)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL00_BF_DEF (0x00000001)

///< This register contains the Watchdog Timer Select for VEX Core 01 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL01_BF_OFF ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL01_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL01_BF_MSK (0x00000002)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL01_BF_DEF (0x00000002)

///< This register contains the Watchdog Timer Select for VEX Core 02 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL02_BF_OFF ( 2)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL02_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL02_BF_MSK (0x00000004)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL02_BF_DEF (0x00000004)

///< This register contains the Watchdog Timer Select for VEX Core 03 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL03_BF_OFF ( 3)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL03_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL03_BF_MSK (0x00000008)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL03_BF_DEF (0x00000008)

///< This register contains the Watchdog Timer Select for VEX Core 04 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL04_BF_OFF ( 4)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL04_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL04_BF_MSK (0x00000010)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL04_BF_DEF (0x00000010)

///< This register contains the Watchdog Timer Select for VEX Core 05 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL05_BF_OFF ( 5)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL05_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL05_BF_MSK (0x00000020)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL05_BF_DEF (0x00000020)

///< This register contains the Watchdog Timer Select for VEX Core 06 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL06_BF_OFF ( 6)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL06_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL06_BF_MSK (0x00000040)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL06_BF_DEF (0x00000040)

///< This register contains the Watchdog Timer Select for VEX Core 07 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL07_BF_OFF ( 7)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL07_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL07_BF_MSK (0x00000080)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL07_BF_DEF (0x00000080)

///< This register contains the Watchdog Timer Select for VEX Core 10 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL10_BF_OFF ( 8)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL10_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL10_BF_MSK (0x00000100)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL10_BF_DEF (0x00000100)

///< This register contains the Watchdog Timer Select for VEX Core 11 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL11_BF_OFF ( 9)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL11_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL11_BF_MSK (0x00000200)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL11_BF_DEF (0x00000200)

///< This register contains the Watchdog Timer Select for VEX Core 12 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL12_BF_OFF (10)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL12_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL12_BF_MSK (0x00000400)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL12_BF_DEF (0x00000400)

///< This register contains the Watchdog Timer Select for VEX Core 13 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL13_BF_OFF (11)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL13_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL13_BF_MSK (0x00000800)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL13_BF_DEF (0x00000800)

///< This register contains the Watchdog Timer Select for VEX Core 14 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL14_BF_OFF (12)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL14_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL14_BF_MSK (0x00001000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL14_BF_DEF (0x00001000)

///< This register contains the Watchdog Timer Select for VEX Core 15 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL15_BF_OFF (13)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL15_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL15_BF_MSK (0x00002000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL15_BF_DEF (0x00002000)

///< This register contains the Watchdog Timer Select for VEX Core 16 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL16_BF_OFF (14)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL16_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL16_BF_MSK (0x00004000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL16_BF_DEF (0x00004000)

///< This register contains the Watchdog Timer Select for VEX Core 17 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL17_BF_OFF (15)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL17_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL17_BF_MSK (0x00008000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL17_BF_DEF (0x00008000)

///< This register contains the Watchdog Timer Select for VEX Core 20 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL20_BF_OFF (16)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL20_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL20_BF_MSK (0x00010000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL20_BF_DEF (0x00010000)

///< This register contains the Watchdog Timer Select for VEX Core 21 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL21_BF_OFF (17)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL21_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL21_BF_MSK (0x00020000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL21_BF_DEF (0x00020000)

///< This register contains the Watchdog Timer Select for VEX Core 22 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL22_BF_OFF (18)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL22_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL22_BF_MSK (0x00040000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL22_BF_DEF (0x00040000)

///< This register contains the Watchdog Timer Select for VEX Core 23 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL23_BF_OFF (19)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL23_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL23_BF_MSK (0x00080000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL23_BF_DEF (0x00080000)

///< This register contains the Watchdog Timer Select for VEX Core 24 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL24_BF_OFF (20)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL24_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL24_BF_MSK (0x00100000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL24_BF_DEF (0x00100000)

///< This register contains the Watchdog Timer Select for VEX Core 25 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL25_BF_OFF (21)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL25_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL25_BF_MSK (0x00200000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL25_BF_DEF (0x00200000)

///< This register contains the Watchdog Timer Select for VEX Core 26 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL26_BF_OFF (22)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL26_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL26_BF_MSK (0x00400000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL26_BF_DEF (0x00400000)

///< This register contains the Watchdog Timer Select for VEX Core 27 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL27_BF_OFF (23)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL27_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL27_BF_MSK (0x00800000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL27_BF_DEF (0x00800000)

///< This register contains the Watchdog Timer Select for VEX Core 30 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL30_BF_OFF (24)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL30_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL30_BF_MSK (0x01000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL30_BF_DEF (0x01000000)

///< This register contains the Watchdog Timer Select for VEX Core 31 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL31_BF_OFF (25)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL31_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL31_BF_MSK (0x02000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL31_BF_DEF (0x02000000)

///< This register contains the Watchdog Timer Select for VEX Core 32 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL32_BF_OFF (26)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL32_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL32_BF_MSK (0x04000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL32_BF_DEF (0x04000000)

///< This register contains the Watchdog Timer Select for VEX Core 33 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL33_BF_OFF (27)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL33_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL33_BF_MSK (0x08000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL33_BF_DEF (0x08000000)

///< This register contains the Watchdog Timer Select for VEX Core 34 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL34_BF_OFF (28)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL34_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL34_BF_MSK (0x10000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL34_BF_DEF (0x10000000)

///< This register contains the Watchdog Timer Select for VEX Core 35 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL35_BF_OFF (29)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL35_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL35_BF_MSK (0x20000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL35_BF_DEF (0x20000000)

///< This register contains the Watchdog Timer Select for VEX Core 36 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL36_BF_OFF (30)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL36_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL36_BF_MSK (0x40000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL36_BF_DEF (0x40000000)

///< This register contains the Watchdog Timer Select for VEX Core 37 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL37_BF_OFF (31)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL37_BF_WID ( 1)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL37_BF_MSK (0x80000000)
#define CAR_VEX_WDT_SEL0_VEX_WDT_SEL37_BF_DEF (0x80000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_VEX_WDT_SEL1 register description at address offset 0xb4
  *
  * Register default value:        0x000000FF
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_vex_wdt_sel1
  * abc_vex_wdt_sel1
  */

typedef union {
  struct {
    uint32_t VEX_WDT_SEL40 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 40 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t VEX_WDT_SEL41 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 41 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t VEX_WDT_SEL42 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 42 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t VEX_WDT_SEL43 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 43 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t VEX_WDT_SEL44 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 44 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x1"
    uint32_t VEX_WDT_SEL45 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 45 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t VEX_WDT_SEL46 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 46 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t VEX_WDT_SEL47 : 1;
    ///< This register contains the Watchdog Timer Select for VEX Core 47 (1
    ///< = high priority, 0 = low priority).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_wdt_sel1_reg_t;

#define CAR_VEX_WDT_SEL1_DEFAULT (0x000000ffU)
#define CAR_VEX_WDT_SEL1_RD_MASK (0x000000ffU)
#define CAR_VEX_WDT_SEL1_WR_MASK (0x000000ffU)


///< This register contains the Watchdog Timer Select for VEX Core 40 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL40_BF_OFF ( 0)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL40_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL40_BF_MSK (0x00000001)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL40_BF_DEF (0x00000001)

///< This register contains the Watchdog Timer Select for VEX Core 41 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL41_BF_OFF ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL41_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL41_BF_MSK (0x00000002)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL41_BF_DEF (0x00000002)

///< This register contains the Watchdog Timer Select for VEX Core 42 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL42_BF_OFF ( 2)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL42_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL42_BF_MSK (0x00000004)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL42_BF_DEF (0x00000004)

///< This register contains the Watchdog Timer Select for VEX Core 43 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL43_BF_OFF ( 3)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL43_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL43_BF_MSK (0x00000008)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL43_BF_DEF (0x00000008)

///< This register contains the Watchdog Timer Select for VEX Core 44 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL44_BF_OFF ( 4)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL44_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL44_BF_MSK (0x00000010)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL44_BF_DEF (0x00000010)

///< This register contains the Watchdog Timer Select for VEX Core 45 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL45_BF_OFF ( 5)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL45_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL45_BF_MSK (0x00000020)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL45_BF_DEF (0x00000020)

///< This register contains the Watchdog Timer Select for VEX Core 46 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL46_BF_OFF ( 6)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL46_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL46_BF_MSK (0x00000040)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL46_BF_DEF (0x00000040)

///< This register contains the Watchdog Timer Select for VEX Core 47 (1
///< = high priority, 0 = low priority).
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL47_BF_OFF ( 7)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL47_BF_WID ( 1)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL47_BF_MSK (0x00000080)
#define CAR_VEX_WDT_SEL1_VEX_WDT_SEL47_BF_DEF (0x00000080)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_VEX_INT_SEL register description at address offset 0xb8
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_vex_int_sel
  * abc_vex_int_sel
  */

typedef union {
  struct {
    uint32_t AXI2CIO_INT_SEL : 1;
    ///< This register contains the AXI2CIO Interrupt Select (1 = high priority,
    ///< 0 = low priority).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t CIO2STRM_INT_SEL : 1;
    ///< This register contains the CIO2STRM Interrupt Select (1 = high priority,
    ///< 0 = low priority).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t STRM2CIO_INT_SEL : 1;
    ///< This register contains the STRM2CIO Interrupt Select (1 = high priority,
    ///< 0 = low priority).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t  : 29;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_int_sel_reg_t;

#define CAR_VEX_INT_SEL_DEFAULT (0x00000000U)
#define CAR_VEX_INT_SEL_RD_MASK (0x00000007U)
#define CAR_VEX_INT_SEL_WR_MASK (0x00000007U)


///< This register contains the AXI2CIO Interrupt Select (1 = high priority,
///< 0 = low priority).
#define CAR_VEX_INT_SEL_AXI2CIO_INT_SEL_BF_OFF ( 0)
#define CAR_VEX_INT_SEL_AXI2CIO_INT_SEL_BF_WID ( 1)
#define CAR_VEX_INT_SEL_AXI2CIO_INT_SEL_BF_MSK (0x00000001)
#define CAR_VEX_INT_SEL_AXI2CIO_INT_SEL_BF_DEF (0x00000000)

///< This register contains the CIO2STRM Interrupt Select (1 = high priority,
///< 0 = low priority).
#define CAR_VEX_INT_SEL_CIO2STRM_INT_SEL_BF_OFF ( 1)
#define CAR_VEX_INT_SEL_CIO2STRM_INT_SEL_BF_WID ( 1)
#define CAR_VEX_INT_SEL_CIO2STRM_INT_SEL_BF_MSK (0x00000002)
#define CAR_VEX_INT_SEL_CIO2STRM_INT_SEL_BF_DEF (0x00000000)

///< This register contains the STRM2CIO Interrupt Select (1 = high priority,
///< 0 = low priority).
#define CAR_VEX_INT_SEL_STRM2CIO_INT_SEL_BF_OFF ( 2)
#define CAR_VEX_INT_SEL_STRM2CIO_INT_SEL_BF_WID ( 1)
#define CAR_VEX_INT_SEL_STRM2CIO_INT_SEL_BF_MSK (0x00000004)
#define CAR_VEX_INT_SEL_STRM2CIO_INT_SEL_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_STATUS0 register description at address offset 0xc0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_status0
  * vex_high_int_status0
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_STATUS00 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 00 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS01 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 01 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS02 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 02 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS03 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 03 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS04 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 04 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS05 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 05 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS06 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 06 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS07 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 07 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS10 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 10 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS11 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 11 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS12 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 12 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS13 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 13 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS14 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 14 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS15 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 15 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS16 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 16 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS17 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 17 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS20 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 20 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS21 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 21 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS22 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 22 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS23 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 23 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS24 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 24 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS25 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 25 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS26 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 26 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS27 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 27 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS30 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 30 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS31 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 31 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS32 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 32 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS33 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 33 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS34 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 34 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS35 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 35 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS36 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 36 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS37 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 37 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_high_int_stat0_reg_t;

#define CAR_VEX_HIGH_INT_STAT0_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_STAT0_RD_MASK (0xffffffffU)
#define CAR_VEX_HIGH_INT_STAT0_WR_MASK (0x00000000U)


///< This register contains the High Priority Interrupt Status for VEX
///< Core 00 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT00_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT00_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT00_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT00_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 01 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT01_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT01_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT01_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT01_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 02 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT02_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT02_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT02_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT02_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 03 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT03_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT03_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT03_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT03_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 04 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT04_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT04_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT04_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT04_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 05 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT05_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT05_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT05_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT05_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 06 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT06_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT06_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT06_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT06_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 07 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT07_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT07_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT07_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT07_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 10 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT10_BF_OFF ( 8)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT10_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT10_BF_MSK (0x00000100)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT10_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 11 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT11_BF_OFF ( 9)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT11_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT11_BF_MSK (0x00000200)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT11_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 12 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT12_BF_OFF (10)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT12_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT12_BF_MSK (0x00000400)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT12_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 13 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT13_BF_OFF (11)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT13_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT13_BF_MSK (0x00000800)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT13_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 14 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT14_BF_OFF (12)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT14_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT14_BF_MSK (0x00001000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT14_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 15 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT15_BF_OFF (13)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT15_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT15_BF_MSK (0x00002000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT15_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 16 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT16_BF_OFF (14)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT16_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT16_BF_MSK (0x00004000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT16_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 17 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT17_BF_OFF (15)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT17_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT17_BF_MSK (0x00008000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT17_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 20 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT20_BF_OFF (16)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT20_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT20_BF_MSK (0x00010000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT20_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 21 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT21_BF_OFF (17)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT21_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT21_BF_MSK (0x00020000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT21_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 22 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT22_BF_OFF (18)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT22_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT22_BF_MSK (0x00040000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT22_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 23 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT23_BF_OFF (19)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT23_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT23_BF_MSK (0x00080000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT23_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 24 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT24_BF_OFF (20)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT24_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT24_BF_MSK (0x00100000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT24_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 25 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT25_BF_OFF (21)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT25_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT25_BF_MSK (0x00200000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT25_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 26 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT26_BF_OFF (22)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT26_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT26_BF_MSK (0x00400000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT26_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 27 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT27_BF_OFF (23)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT27_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT27_BF_MSK (0x00800000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT27_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 30 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT30_BF_OFF (24)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT30_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT30_BF_MSK (0x01000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT30_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 31 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT31_BF_OFF (25)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT31_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT31_BF_MSK (0x02000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT31_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 32 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT32_BF_OFF (26)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT32_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT32_BF_MSK (0x04000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT32_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 33 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT33_BF_OFF (27)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT33_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT33_BF_MSK (0x08000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT33_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 34 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT34_BF_OFF (28)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT34_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT34_BF_MSK (0x10000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT34_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 35 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT35_BF_OFF (29)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT35_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT35_BF_MSK (0x20000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT35_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 36 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT36_BF_OFF (30)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT36_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT36_BF_MSK (0x40000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT36_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 37 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT37_BF_OFF (31)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT37_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT37_BF_MSK (0x80000000)
#define CAR_VEX_HIGH_INT_STAT0_VEX_HIGH_INT_STAT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_ENABLE0 register description at address offset 0xc4
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_enable0
  * vex_high_int_enable0
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_ENABLE00 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 00 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE01 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 01 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE02 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 02 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE03 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 03 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE04 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 04 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE05 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 05 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE06 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 06 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE07 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 07 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE10 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 10 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE11 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 11 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE12 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 12 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE13 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 13 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE14 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 14 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE15 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 15 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE16 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 16 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE17 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 17 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE20 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 20 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE21 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 21 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE22 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 22 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE23 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 23 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE24 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 24 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE25 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 25 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE26 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 26 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE27 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 27 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE30 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 30 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE31 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 31 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE32 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 32 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE33 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 33 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE34 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 34 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE35 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 35 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE36 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 36 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE37 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 37 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_high_int_en0_reg_t;

#define CAR_VEX_HIGH_INT_EN0_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_EN0_RD_MASK (0xffffffffU)
#define CAR_VEX_HIGH_INT_EN0_WR_MASK (0xffffffffU)


///< This register contains the High Priority Interrupt Enable for VEX
///< Core 00 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN00_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN00_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN00_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN00_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 01 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN01_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN01_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN01_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN01_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 02 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN02_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN02_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN02_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN02_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 03 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN03_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN03_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN03_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN03_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 04 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN04_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN04_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN04_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN04_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 05 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN05_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN05_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN05_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN05_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 06 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN06_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN06_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN06_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN06_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 07 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN07_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN07_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN07_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN07_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 10 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN10_BF_OFF ( 8)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN10_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN10_BF_MSK (0x00000100)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN10_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 11 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN11_BF_OFF ( 9)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN11_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN11_BF_MSK (0x00000200)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN11_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 12 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN12_BF_OFF (10)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN12_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN12_BF_MSK (0x00000400)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN12_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 13 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN13_BF_OFF (11)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN13_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN13_BF_MSK (0x00000800)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN13_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 14 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN14_BF_OFF (12)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN14_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN14_BF_MSK (0x00001000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN14_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 15 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN15_BF_OFF (13)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN15_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN15_BF_MSK (0x00002000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN15_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 16 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN16_BF_OFF (14)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN16_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN16_BF_MSK (0x00004000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN16_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 17 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN17_BF_OFF (15)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN17_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN17_BF_MSK (0x00008000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN17_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 20 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN20_BF_OFF (16)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN20_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN20_BF_MSK (0x00010000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN20_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 21 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN21_BF_OFF (17)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN21_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN21_BF_MSK (0x00020000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN21_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 22 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN22_BF_OFF (18)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN22_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN22_BF_MSK (0x00040000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN22_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 23 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN23_BF_OFF (19)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN23_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN23_BF_MSK (0x00080000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN23_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 24 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN24_BF_OFF (20)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN24_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN24_BF_MSK (0x00100000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN24_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 25 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN25_BF_OFF (21)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN25_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN25_BF_MSK (0x00200000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN25_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 26 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN26_BF_OFF (22)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN26_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN26_BF_MSK (0x00400000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN26_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 27 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN27_BF_OFF (23)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN27_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN27_BF_MSK (0x00800000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN27_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 30 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN30_BF_OFF (24)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN30_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN30_BF_MSK (0x01000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN30_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 31 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN31_BF_OFF (25)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN31_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN31_BF_MSK (0x02000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN31_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 32 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN32_BF_OFF (26)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN32_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN32_BF_MSK (0x04000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN32_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 33 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN33_BF_OFF (27)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN33_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN33_BF_MSK (0x08000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN33_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 34 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN34_BF_OFF (28)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN34_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN34_BF_MSK (0x10000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN34_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 35 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN35_BF_OFF (29)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN35_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN35_BF_MSK (0x20000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN35_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 36 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN36_BF_OFF (30)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN36_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN36_BF_MSK (0x40000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN36_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 37 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN37_BF_OFF (31)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN37_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN37_BF_MSK (0x80000000)
#define CAR_VEX_HIGH_INT_EN0_VEX_HIGH_INT_EN37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_CLEAR0 register description at address offset 0xc8
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_clear0
  * vex_high_int_clear0
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_CLEAR00 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 00 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR01 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 01 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR02 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 02 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR03 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 03 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR04 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 04 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR05 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 05 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR06 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 06 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR07 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 07 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR10 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 10 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR11 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 11 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR12 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 12 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR13 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 13 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR14 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 14 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR15 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 15 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR16 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 16 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR17 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 17 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR20 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 20 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR21 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 21 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR22 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 22 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR23 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 23 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR24 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 24 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR25 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 25 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR26 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 26 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR27 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 27 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR30 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 30 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR31 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 31 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR32 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 32 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR33 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 33 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR34 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 34 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR35 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 35 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR36 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 36 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR37 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 37 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_high_int_clr0_reg_t;

#define CAR_VEX_HIGH_INT_CLR0_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_CLR0_RD_MASK (0xffffffffU)
#define CAR_VEX_HIGH_INT_CLR0_WR_MASK (0xffffffffU)


///< This register contains the High Priority Interrupt Clear for VEX Core
///< 00 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR00_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR00_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR00_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR00_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 01 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR01_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR01_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR01_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR01_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 02 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR02_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR02_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR02_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR02_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 03 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR03_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR03_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR03_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR03_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 04 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR04_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR04_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR04_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR04_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 05 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR05_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR05_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR05_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR05_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 06 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR06_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR06_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR06_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR06_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 07 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR07_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR07_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR07_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR07_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 10 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR10_BF_OFF ( 8)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR10_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR10_BF_MSK (0x00000100)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR10_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 11 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR11_BF_OFF ( 9)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR11_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR11_BF_MSK (0x00000200)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR11_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 12 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR12_BF_OFF (10)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR12_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR12_BF_MSK (0x00000400)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR12_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 13 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR13_BF_OFF (11)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR13_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR13_BF_MSK (0x00000800)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR13_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 14 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR14_BF_OFF (12)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR14_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR14_BF_MSK (0x00001000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR14_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 15 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR15_BF_OFF (13)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR15_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR15_BF_MSK (0x00002000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR15_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 16 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR16_BF_OFF (14)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR16_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR16_BF_MSK (0x00004000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR16_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 17 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR17_BF_OFF (15)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR17_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR17_BF_MSK (0x00008000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR17_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 20 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR20_BF_OFF (16)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR20_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR20_BF_MSK (0x00010000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR20_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 21 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR21_BF_OFF (17)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR21_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR21_BF_MSK (0x00020000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR21_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 22 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR22_BF_OFF (18)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR22_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR22_BF_MSK (0x00040000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR22_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 23 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR23_BF_OFF (19)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR23_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR23_BF_MSK (0x00080000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR23_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 24 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR24_BF_OFF (20)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR24_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR24_BF_MSK (0x00100000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR24_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 25 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR25_BF_OFF (21)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR25_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR25_BF_MSK (0x00200000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR25_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 26 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR26_BF_OFF (22)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR26_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR26_BF_MSK (0x00400000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR26_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 27 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR27_BF_OFF (23)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR27_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR27_BF_MSK (0x00800000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR27_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 30 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR30_BF_OFF (24)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR30_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR30_BF_MSK (0x01000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR30_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 31 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR31_BF_OFF (25)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR31_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR31_BF_MSK (0x02000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR31_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 32 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR32_BF_OFF (26)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR32_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR32_BF_MSK (0x04000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR32_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 33 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR33_BF_OFF (27)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR33_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR33_BF_MSK (0x08000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR33_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 34 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR34_BF_OFF (28)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR34_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR34_BF_MSK (0x10000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR34_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 35 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR35_BF_OFF (29)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR35_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR35_BF_MSK (0x20000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR35_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 36 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR36_BF_OFF (30)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR36_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR36_BF_MSK (0x40000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR36_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 37 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR37_BF_OFF (31)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR37_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR37_BF_MSK (0x80000000)
#define CAR_VEX_HIGH_INT_CLR0_VEX_HIGH_INT_CLR37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_FORCE0 register description at address offset 0xcc
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_force0
  * vex_high_int_force0
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_FORCE00 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 00 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE01 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 01 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE02 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 02 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE03 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 03 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE04 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 04 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE05 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 05 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE06 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 06 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE07 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 07 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE10 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 10 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE11 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 11 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE12 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 12 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE13 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 13 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE14 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 14 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE15 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 15 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE16 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 16 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE17 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 17 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE20 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 20 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE21 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 21 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE22 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 22 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE23 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 23 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE24 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 24 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE25 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 25 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE26 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 26 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE27 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 27 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE30 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 30 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE31 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 31 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE32 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 32 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE33 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 33 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE34 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 34 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE35 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 35 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE36 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 36 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE37 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 37 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_high_int_force0_reg_t;

#define CAR_VEX_HIGH_INT_FORCE0_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_FORCE0_RD_MASK (0xffffffffU)
#define CAR_VEX_HIGH_INT_FORCE0_WR_MASK (0xffffffffU)


///< This register contains the High Priority Interrupt Force for VEX Core
///< 00 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE00_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE00_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE00_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE00_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 01 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE01_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE01_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE01_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE01_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 02 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE02_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE02_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE02_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE02_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 03 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE03_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE03_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE03_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE03_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 04 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE04_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE04_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE04_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE04_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 05 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE05_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE05_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE05_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE05_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 06 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE06_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE06_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE06_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE06_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 07 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE07_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE07_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE07_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE07_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 10 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE10_BF_OFF ( 8)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE10_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE10_BF_MSK (0x00000100)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE10_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 11 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE11_BF_OFF ( 9)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE11_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE11_BF_MSK (0x00000200)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE11_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 12 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE12_BF_OFF (10)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE12_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE12_BF_MSK (0x00000400)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE12_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 13 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE13_BF_OFF (11)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE13_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE13_BF_MSK (0x00000800)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE13_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 14 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE14_BF_OFF (12)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE14_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE14_BF_MSK (0x00001000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE14_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 15 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE15_BF_OFF (13)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE15_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE15_BF_MSK (0x00002000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE15_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 16 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE16_BF_OFF (14)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE16_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE16_BF_MSK (0x00004000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE16_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 17 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE17_BF_OFF (15)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE17_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE17_BF_MSK (0x00008000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE17_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 20 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE20_BF_OFF (16)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE20_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE20_BF_MSK (0x00010000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE20_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 21 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE21_BF_OFF (17)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE21_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE21_BF_MSK (0x00020000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE21_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 22 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE22_BF_OFF (18)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE22_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE22_BF_MSK (0x00040000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE22_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 23 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE23_BF_OFF (19)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE23_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE23_BF_MSK (0x00080000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE23_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 24 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE24_BF_OFF (20)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE24_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE24_BF_MSK (0x00100000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE24_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 25 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE25_BF_OFF (21)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE25_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE25_BF_MSK (0x00200000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE25_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 26 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE26_BF_OFF (22)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE26_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE26_BF_MSK (0x00400000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE26_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 27 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE27_BF_OFF (23)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE27_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE27_BF_MSK (0x00800000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE27_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 30 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE30_BF_OFF (24)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE30_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE30_BF_MSK (0x01000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE30_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 31 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE31_BF_OFF (25)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE31_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE31_BF_MSK (0x02000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE31_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 32 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE32_BF_OFF (26)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE32_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE32_BF_MSK (0x04000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE32_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 33 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE33_BF_OFF (27)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE33_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE33_BF_MSK (0x08000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE33_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 34 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE34_BF_OFF (28)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE34_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE34_BF_MSK (0x10000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE34_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 35 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE35_BF_OFF (29)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE35_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE35_BF_MSK (0x20000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE35_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 36 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE36_BF_OFF (30)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE36_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE36_BF_MSK (0x40000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE36_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 37 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE37_BF_OFF (31)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE37_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE37_BF_MSK (0x80000000)
#define CAR_VEX_HIGH_INT_FORCE0_VEX_HIGH_INT_FORCE37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_MASKED_STAT0 register description at address offset 0xd0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_masked_stat0
  * vex_high_int_masked_stat0
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_MASKED_STAT00 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 00 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT01 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 01 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT02 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 02 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT03 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 03 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT04 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 04 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT05 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 05 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT06 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 06 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT07 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 07 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT10 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 10 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT11 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 11 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT12 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 12 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT13 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 13 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT14 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 14 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT15 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 15 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT16 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 16 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT17 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 17 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT20 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 20 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT21 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 21 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT22 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 22 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT23 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 23 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT24 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 24 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT25 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 25 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT26 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 26 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT27 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 27 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT30 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 30 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT31 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 31 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT32 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 32 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT33 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 33 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT34 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 34 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT35 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 35 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT36 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 36 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT37 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 37 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_high_int_masked_stat0_reg_t;

#define CAR_VEX_HIGH_INT_MASKED_STAT0_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_RD_MASK (0xffffffffU)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_WR_MASK (0x00000000U)


///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 00 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT00_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT00_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT00_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT00_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 01 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT01_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT01_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT01_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT01_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 02 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT02_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT02_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT02_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT02_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 03 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT03_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT03_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT03_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT03_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 04 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT04_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT04_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT04_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT04_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 05 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT05_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT05_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT05_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT05_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 06 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT06_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT06_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT06_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT06_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 07 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT07_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT07_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT07_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT07_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 10 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT10_BF_OFF ( 8)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT10_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT10_BF_MSK (0x00000100)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT10_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 11 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT11_BF_OFF ( 9)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT11_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT11_BF_MSK (0x00000200)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT11_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 12 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT12_BF_OFF (10)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT12_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT12_BF_MSK (0x00000400)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT12_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 13 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT13_BF_OFF (11)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT13_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT13_BF_MSK (0x00000800)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT13_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 14 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT14_BF_OFF (12)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT14_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT14_BF_MSK (0x00001000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT14_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 15 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT15_BF_OFF (13)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT15_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT15_BF_MSK (0x00002000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT15_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 16 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT16_BF_OFF (14)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT16_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT16_BF_MSK (0x00004000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT16_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 17 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT17_BF_OFF (15)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT17_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT17_BF_MSK (0x00008000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT17_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 20 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT20_BF_OFF (16)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT20_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT20_BF_MSK (0x00010000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT20_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 21 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT21_BF_OFF (17)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT21_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT21_BF_MSK (0x00020000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT21_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 22 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT22_BF_OFF (18)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT22_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT22_BF_MSK (0x00040000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT22_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 23 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT23_BF_OFF (19)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT23_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT23_BF_MSK (0x00080000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT23_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 24 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT24_BF_OFF (20)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT24_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT24_BF_MSK (0x00100000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT24_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 25 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT25_BF_OFF (21)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT25_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT25_BF_MSK (0x00200000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT25_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 26 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT26_BF_OFF (22)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT26_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT26_BF_MSK (0x00400000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT26_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 27 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT27_BF_OFF (23)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT27_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT27_BF_MSK (0x00800000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT27_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 30 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT30_BF_OFF (24)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT30_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT30_BF_MSK (0x01000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT30_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 31 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT31_BF_OFF (25)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT31_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT31_BF_MSK (0x02000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT31_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 32 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT32_BF_OFF (26)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT32_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT32_BF_MSK (0x04000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT32_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 33 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT33_BF_OFF (27)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT33_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT33_BF_MSK (0x08000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT33_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 34 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT34_BF_OFF (28)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT34_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT34_BF_MSK (0x10000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT34_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 35 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT35_BF_OFF (29)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT35_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT35_BF_MSK (0x20000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT35_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 36 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT36_BF_OFF (30)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT36_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT36_BF_MSK (0x40000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT36_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 37 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT37_BF_OFF (31)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT37_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT37_BF_MSK (0x80000000)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_VEX_HIGH_INT_MASKED_STAT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_STATUS1 register description at address offset 0xe0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_status1
  * vex_high_int_status1
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_STATUS40 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 40 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS41 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 41 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS42 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 42 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS43 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 43 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS44 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 44 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS45 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 45 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS46 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 46 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_STATUS47 : 1;
    ///< This register contains the High Priority Interrupt Status for VEX
    ///< Core 47 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_high_int_stat1_reg_t;

#define CAR_VEX_HIGH_INT_STAT1_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_STAT1_RD_MASK (0x000000ffU)
#define CAR_VEX_HIGH_INT_STAT1_WR_MASK (0x00000000U)


///< This register contains the High Priority Interrupt Status for VEX
///< Core 40 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT40_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT40_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT40_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT40_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 41 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT41_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT41_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT41_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT41_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 42 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT42_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT42_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT42_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT42_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 43 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT43_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT43_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT43_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT43_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 44 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT44_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT44_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT44_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT44_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 45 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT45_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT45_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT45_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT45_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 46 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT46_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT46_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT46_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT46_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Status for VEX
///< Core 47 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT47_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT47_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT47_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_STAT1_VEX_HIGH_INT_STAT47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_ENABLE1 register description at address offset 0xe4
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_enable1
  * vex_high_int_enable1
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_ENABLE40 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 40 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE41 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 41 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE42 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 42 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE43 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 43 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE44 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 44 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE45 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 45 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE46 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 46 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_ENABLE47 : 1;
    ///< This register contains the High Priority Interrupt Enable for VEX
    ///< Core 47 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_high_int_en1_reg_t;

#define CAR_VEX_HIGH_INT_EN1_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_EN1_RD_MASK (0x000000ffU)
#define CAR_VEX_HIGH_INT_EN1_WR_MASK (0x000000ffU)


///< This register contains the High Priority Interrupt Enable for VEX
///< Core 40 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN40_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN40_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN40_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN40_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 41 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN41_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN41_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN41_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN41_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 42 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN42_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN42_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN42_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN42_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 43 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN43_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN43_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN43_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN43_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 44 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN44_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN44_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN44_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN44_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 45 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN45_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN45_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN45_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN45_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 46 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN46_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN46_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN46_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN46_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Enable for VEX
///< Core 47 (1 = enable, 0 = disable).
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN47_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN47_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN47_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_EN1_VEX_HIGH_INT_EN47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_CLEAR1 register description at address offset 0xe8
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_clear1
  * vex_high_int_clear1
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_CLEAR40 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 40 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR41 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 41 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR42 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 42 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR43 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 43 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR44 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 44 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR45 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 45 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR46 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 46 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_CLEAR47 : 1;
    ///< This register contains the High Priority Interrupt Clear for VEX Core
    ///< 47 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_high_int_clr1_reg_t;

#define CAR_VEX_HIGH_INT_CLR1_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_CLR1_RD_MASK (0x000000ffU)
#define CAR_VEX_HIGH_INT_CLR1_WR_MASK (0x000000ffU)


///< This register contains the High Priority Interrupt Clear for VEX Core
///< 40 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR40_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR40_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR40_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR40_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 41 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR41_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR41_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR41_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR41_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 42 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR42_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR42_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR42_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR42_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 43 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR43_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR43_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR43_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR43_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 44 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR44_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR44_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR44_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR44_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 45 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR45_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR45_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR45_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR45_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 46 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR46_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR46_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR46_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR46_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Clear for VEX Core
///< 47 (1 = clear, 0 = no clear).
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR47_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR47_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR47_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_CLR1_VEX_HIGH_INT_CLR47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_FORCE1 register description at address offset 0xec
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_force1
  * vex_high_int_force1
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_FORCE40 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 40 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE41 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 41 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE42 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 42 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE43 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 43 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE44 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 44 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE45 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 45 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE46 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 46 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_FORCE47 : 1;
    ///< This register contains the High Priority Interrupt Force for VEX Core
    ///< 47 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_high_int_force1_reg_t;

#define CAR_VEX_HIGH_INT_FORCE1_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_FORCE1_RD_MASK (0x000000ffU)
#define CAR_VEX_HIGH_INT_FORCE1_WR_MASK (0x000000ffU)


///< This register contains the High Priority Interrupt Force for VEX Core
///< 40 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE40_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE40_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE40_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE40_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 41 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE41_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE41_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE41_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE41_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 42 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE42_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE42_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE42_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE42_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 43 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE43_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE43_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE43_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE43_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 44 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE44_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE44_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE44_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE44_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 45 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE45_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE45_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE45_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE45_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 46 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE46_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE46_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE46_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE46_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Force for VEX Core
///< 47 (1 = force, 0 = no force).
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE47_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE47_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE47_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_FORCE1_VEX_HIGH_INT_FORCE47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_HIGH_INT_MASKED_STAT1 register description at address offset 0xf0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_high_int_masked_stat1
  * vex_high_int_masked_stat1
  */

typedef union {
  struct {
    uint32_t VEX_HIGH_INT_MASKED_STAT40 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 40 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT41 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 41 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT42 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 42 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT43 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 43 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT44 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 44 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT45 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 45 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT46 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 46 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_HIGH_INT_MASKED_STAT47 : 1;
    ///< This register contains the High Priority Interrupt Masked Status for
    ///< VEX Core 47 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_high_int_masked_stat1_reg_t;

#define CAR_VEX_HIGH_INT_MASKED_STAT1_DEFAULT (0x00000000U)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_RD_MASK (0x000000ffU)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_WR_MASK (0x00000000U)


///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 40 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT40_BF_OFF ( 0)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT40_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT40_BF_MSK (0x00000001)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT40_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 41 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT41_BF_OFF ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT41_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT41_BF_MSK (0x00000002)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT41_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 42 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT42_BF_OFF ( 2)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT42_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT42_BF_MSK (0x00000004)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT42_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 43 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT43_BF_OFF ( 3)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT43_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT43_BF_MSK (0x00000008)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT43_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 44 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT44_BF_OFF ( 4)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT44_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT44_BF_MSK (0x00000010)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT44_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 45 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT45_BF_OFF ( 5)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT45_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT45_BF_MSK (0x00000020)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT45_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 46 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT46_BF_OFF ( 6)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT46_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT46_BF_MSK (0x00000040)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT46_BF_DEF (0x00000000)

///< This register contains the High Priority Interrupt Masked Status for
///< VEX Core 47 (1 = active, 0 = inactive).
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT47_BF_OFF ( 7)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT47_BF_WID ( 1)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT47_BF_MSK (0x00000080)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_VEX_HIGH_INT_MASKED_STAT47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_STATUS0 register description at address offset 0x100
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_status0
  * vex_wdt_int_status0
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_STATUS00 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 00 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS01 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 01 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS02 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 02 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS03 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 03 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS04 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 04 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS05 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 05 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS06 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 06 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS07 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 07 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS10 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 10 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS11 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 11 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS12 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 12 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS13 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 13 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS14 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 14 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS15 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 15 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS16 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 16 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS17 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 17 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS20 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 20 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS21 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 21 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS22 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 22 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS23 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 23 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS24 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 24 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS25 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 25 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS26 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 26 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS27 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 27 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS30 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 30 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS31 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 31 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS32 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 32 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS33 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 33 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS34 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 34 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS35 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 35 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS36 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 36 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS37 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 37 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_wdt_int_stat0_reg_t;

#define CAR_VEX_WDT_INT_STAT0_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_STAT0_RD_MASK (0xffffffffU)
#define CAR_VEX_WDT_INT_STAT0_WR_MASK (0x00000000U)


///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 00 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT00_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT00_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT00_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT00_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 01 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT01_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT01_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT01_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT01_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 02 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT02_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT02_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT02_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT02_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 03 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT03_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT03_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT03_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT03_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 04 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT04_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT04_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT04_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT04_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 05 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT05_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT05_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT05_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT05_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 06 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT06_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT06_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT06_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT06_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 07 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT07_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT07_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT07_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT07_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 10 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT10_BF_OFF ( 8)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT10_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT10_BF_MSK (0x00000100)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT10_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 11 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT11_BF_OFF ( 9)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT11_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT11_BF_MSK (0x00000200)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT11_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 12 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT12_BF_OFF (10)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT12_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT12_BF_MSK (0x00000400)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT12_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 13 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT13_BF_OFF (11)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT13_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT13_BF_MSK (0x00000800)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT13_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 14 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT14_BF_OFF (12)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT14_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT14_BF_MSK (0x00001000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT14_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 15 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT15_BF_OFF (13)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT15_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT15_BF_MSK (0x00002000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT15_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 16 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT16_BF_OFF (14)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT16_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT16_BF_MSK (0x00004000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT16_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 17 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT17_BF_OFF (15)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT17_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT17_BF_MSK (0x00008000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT17_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 20 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT20_BF_OFF (16)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT20_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT20_BF_MSK (0x00010000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT20_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 21 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT21_BF_OFF (17)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT21_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT21_BF_MSK (0x00020000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT21_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 22 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT22_BF_OFF (18)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT22_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT22_BF_MSK (0x00040000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT22_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 23 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT23_BF_OFF (19)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT23_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT23_BF_MSK (0x00080000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT23_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 24 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT24_BF_OFF (20)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT24_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT24_BF_MSK (0x00100000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT24_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 25 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT25_BF_OFF (21)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT25_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT25_BF_MSK (0x00200000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT25_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 26 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT26_BF_OFF (22)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT26_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT26_BF_MSK (0x00400000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT26_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 27 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT27_BF_OFF (23)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT27_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT27_BF_MSK (0x00800000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT27_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 30 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT30_BF_OFF (24)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT30_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT30_BF_MSK (0x01000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT30_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 31 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT31_BF_OFF (25)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT31_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT31_BF_MSK (0x02000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT31_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 32 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT32_BF_OFF (26)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT32_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT32_BF_MSK (0x04000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT32_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 33 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT33_BF_OFF (27)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT33_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT33_BF_MSK (0x08000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT33_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 34 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT34_BF_OFF (28)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT34_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT34_BF_MSK (0x10000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT34_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 35 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT35_BF_OFF (29)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT35_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT35_BF_MSK (0x20000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT35_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 36 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT36_BF_OFF (30)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT36_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT36_BF_MSK (0x40000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT36_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 37 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT37_BF_OFF (31)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT37_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT37_BF_MSK (0x80000000)
#define CAR_VEX_WDT_INT_STAT0_VEX_WDT_INT_STAT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_ENABLE0 register description at address offset 0x104
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_enable0
  * vex_wdt_int_enable0
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_ENABLE00 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 00 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE01 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 01 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE02 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 02 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE03 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 03 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE04 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 04 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE05 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 05 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE06 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 06 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE07 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 07 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE10 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 10 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE11 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 11 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE12 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 12 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE13 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 13 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE14 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 14 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE15 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 15 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE16 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 16 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE17 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 17 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE20 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 20 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE21 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 21 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE22 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 22 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE23 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 23 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE24 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 24 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE25 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 25 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE26 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 26 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE27 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 27 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE30 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 30 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE31 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 31 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE32 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 32 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE33 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 33 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE34 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 34 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE35 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 35 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE36 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 36 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE37 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 37 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_wdt_int_en0_reg_t;

#define CAR_VEX_WDT_INT_EN0_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_EN0_RD_MASK (0xffffffffU)
#define CAR_VEX_WDT_INT_EN0_WR_MASK (0xffffffffU)


///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 00 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN00_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN00_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN00_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN00_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 01 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN01_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN01_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN01_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN01_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 02 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN02_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN02_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN02_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN02_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 03 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN03_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN03_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN03_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN03_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 04 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN04_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN04_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN04_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN04_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 05 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN05_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN05_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN05_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN05_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 06 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN06_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN06_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN06_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN06_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 07 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN07_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN07_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN07_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN07_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 10 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN10_BF_OFF ( 8)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN10_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN10_BF_MSK (0x00000100)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN10_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 11 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN11_BF_OFF ( 9)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN11_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN11_BF_MSK (0x00000200)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN11_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 12 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN12_BF_OFF (10)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN12_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN12_BF_MSK (0x00000400)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN12_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 13 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN13_BF_OFF (11)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN13_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN13_BF_MSK (0x00000800)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN13_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 14 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN14_BF_OFF (12)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN14_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN14_BF_MSK (0x00001000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN14_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 15 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN15_BF_OFF (13)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN15_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN15_BF_MSK (0x00002000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN15_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 16 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN16_BF_OFF (14)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN16_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN16_BF_MSK (0x00004000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN16_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 17 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN17_BF_OFF (15)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN17_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN17_BF_MSK (0x00008000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN17_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 20 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN20_BF_OFF (16)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN20_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN20_BF_MSK (0x00010000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN20_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 21 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN21_BF_OFF (17)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN21_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN21_BF_MSK (0x00020000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN21_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 22 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN22_BF_OFF (18)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN22_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN22_BF_MSK (0x00040000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN22_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 23 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN23_BF_OFF (19)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN23_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN23_BF_MSK (0x00080000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN23_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 24 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN24_BF_OFF (20)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN24_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN24_BF_MSK (0x00100000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN24_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 25 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN25_BF_OFF (21)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN25_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN25_BF_MSK (0x00200000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN25_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 26 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN26_BF_OFF (22)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN26_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN26_BF_MSK (0x00400000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN26_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 27 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN27_BF_OFF (23)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN27_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN27_BF_MSK (0x00800000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN27_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 30 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN30_BF_OFF (24)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN30_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN30_BF_MSK (0x01000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN30_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 31 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN31_BF_OFF (25)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN31_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN31_BF_MSK (0x02000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN31_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 32 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN32_BF_OFF (26)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN32_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN32_BF_MSK (0x04000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN32_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 33 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN33_BF_OFF (27)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN33_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN33_BF_MSK (0x08000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN33_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 34 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN34_BF_OFF (28)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN34_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN34_BF_MSK (0x10000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN34_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 35 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN35_BF_OFF (29)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN35_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN35_BF_MSK (0x20000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN35_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 36 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN36_BF_OFF (30)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN36_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN36_BF_MSK (0x40000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN36_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 37 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN37_BF_OFF (31)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN37_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN37_BF_MSK (0x80000000)
#define CAR_VEX_WDT_INT_EN0_VEX_WDT_INT_EN37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_CLEAR0 register description at address offset 0x108
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_clear0
  * vex_wdt_int_clear0
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_CLEAR00 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 00 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR01 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 01 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR02 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 02 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR03 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 03 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR04 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 04 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR05 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 05 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR06 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 06 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR07 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 07 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR10 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 10 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR11 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 11 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR12 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 12 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR13 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 13 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR14 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 14 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR15 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 15 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR16 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 16 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR17 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 17 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR20 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 20 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR21 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 21 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR22 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 22 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR23 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 23 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR24 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 24 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR25 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 25 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR26 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 26 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR27 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 27 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR30 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 30 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR31 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 31 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR32 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 32 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR33 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 33 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR34 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 34 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR35 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 35 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR36 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 36 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR37 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 37 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_wdt_int_clr0_reg_t;

#define CAR_VEX_WDT_INT_CLR0_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_CLR0_RD_MASK (0xffffffffU)
#define CAR_VEX_WDT_INT_CLR0_WR_MASK (0xffffffffU)


///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 00 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR00_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR00_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR00_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR00_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 01 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR01_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR01_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR01_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR01_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 02 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR02_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR02_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR02_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR02_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 03 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR03_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR03_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR03_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR03_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 04 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR04_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR04_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR04_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR04_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 05 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR05_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR05_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR05_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR05_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 06 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR06_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR06_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR06_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR06_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 07 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR07_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR07_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR07_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR07_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 10 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR10_BF_OFF ( 8)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR10_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR10_BF_MSK (0x00000100)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR10_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 11 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR11_BF_OFF ( 9)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR11_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR11_BF_MSK (0x00000200)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR11_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 12 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR12_BF_OFF (10)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR12_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR12_BF_MSK (0x00000400)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR12_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 13 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR13_BF_OFF (11)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR13_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR13_BF_MSK (0x00000800)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR13_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 14 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR14_BF_OFF (12)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR14_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR14_BF_MSK (0x00001000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR14_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 15 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR15_BF_OFF (13)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR15_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR15_BF_MSK (0x00002000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR15_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 16 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR16_BF_OFF (14)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR16_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR16_BF_MSK (0x00004000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR16_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 17 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR17_BF_OFF (15)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR17_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR17_BF_MSK (0x00008000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR17_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 20 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR20_BF_OFF (16)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR20_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR20_BF_MSK (0x00010000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR20_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 21 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR21_BF_OFF (17)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR21_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR21_BF_MSK (0x00020000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR21_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 22 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR22_BF_OFF (18)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR22_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR22_BF_MSK (0x00040000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR22_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 23 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR23_BF_OFF (19)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR23_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR23_BF_MSK (0x00080000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR23_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 24 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR24_BF_OFF (20)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR24_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR24_BF_MSK (0x00100000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR24_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 25 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR25_BF_OFF (21)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR25_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR25_BF_MSK (0x00200000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR25_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 26 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR26_BF_OFF (22)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR26_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR26_BF_MSK (0x00400000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR26_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 27 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR27_BF_OFF (23)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR27_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR27_BF_MSK (0x00800000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR27_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 30 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR30_BF_OFF (24)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR30_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR30_BF_MSK (0x01000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR30_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 31 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR31_BF_OFF (25)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR31_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR31_BF_MSK (0x02000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR31_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 32 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR32_BF_OFF (26)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR32_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR32_BF_MSK (0x04000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR32_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 33 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR33_BF_OFF (27)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR33_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR33_BF_MSK (0x08000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR33_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 34 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR34_BF_OFF (28)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR34_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR34_BF_MSK (0x10000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR34_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 35 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR35_BF_OFF (29)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR35_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR35_BF_MSK (0x20000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR35_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 36 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR36_BF_OFF (30)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR36_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR36_BF_MSK (0x40000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR36_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 37 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR37_BF_OFF (31)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR37_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR37_BF_MSK (0x80000000)
#define CAR_VEX_WDT_INT_CLR0_VEX_WDT_INT_CLR37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_FORCE0 register description at address offset 0x10c
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_force0
  * vex_wdt_int_force0
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_FORCE00 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 00 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE01 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 01 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE02 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 02 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE03 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 03 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE04 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 04 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE05 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 05 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE06 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 06 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE07 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 07 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE10 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 10 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE11 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 11 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE12 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 12 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE13 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 13 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE14 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 14 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE15 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 15 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE16 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 16 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE17 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 17 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE20 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 20 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE21 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 21 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE22 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 22 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE23 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 23 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE24 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 24 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE25 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 25 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE26 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 26 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE27 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 27 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE30 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 30 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE31 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 31 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE32 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 32 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE33 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 33 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE34 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 34 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE35 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 35 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE36 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 36 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE37 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 37 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_wdt_int_force0_reg_t;

#define CAR_VEX_WDT_INT_FORCE0_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_FORCE0_RD_MASK (0xffffffffU)
#define CAR_VEX_WDT_INT_FORCE0_WR_MASK (0xffffffffU)


///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 00 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE00_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE00_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE00_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE00_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 01 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE01_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE01_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE01_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE01_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 02 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE02_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE02_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE02_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE02_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 03 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE03_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE03_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE03_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE03_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 04 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE04_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE04_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE04_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE04_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 05 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE05_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE05_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE05_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE05_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 06 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE06_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE06_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE06_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE06_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 07 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE07_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE07_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE07_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE07_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 10 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE10_BF_OFF ( 8)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE10_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE10_BF_MSK (0x00000100)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE10_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 11 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE11_BF_OFF ( 9)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE11_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE11_BF_MSK (0x00000200)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE11_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 12 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE12_BF_OFF (10)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE12_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE12_BF_MSK (0x00000400)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE12_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 13 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE13_BF_OFF (11)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE13_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE13_BF_MSK (0x00000800)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE13_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 14 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE14_BF_OFF (12)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE14_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE14_BF_MSK (0x00001000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE14_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 15 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE15_BF_OFF (13)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE15_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE15_BF_MSK (0x00002000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE15_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 16 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE16_BF_OFF (14)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE16_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE16_BF_MSK (0x00004000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE16_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 17 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE17_BF_OFF (15)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE17_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE17_BF_MSK (0x00008000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE17_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 20 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE20_BF_OFF (16)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE20_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE20_BF_MSK (0x00010000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE20_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 21 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE21_BF_OFF (17)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE21_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE21_BF_MSK (0x00020000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE21_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 22 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE22_BF_OFF (18)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE22_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE22_BF_MSK (0x00040000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE22_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 23 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE23_BF_OFF (19)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE23_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE23_BF_MSK (0x00080000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE23_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 24 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE24_BF_OFF (20)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE24_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE24_BF_MSK (0x00100000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE24_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 25 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE25_BF_OFF (21)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE25_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE25_BF_MSK (0x00200000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE25_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 26 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE26_BF_OFF (22)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE26_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE26_BF_MSK (0x00400000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE26_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 27 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE27_BF_OFF (23)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE27_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE27_BF_MSK (0x00800000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE27_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 30 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE30_BF_OFF (24)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE30_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE30_BF_MSK (0x01000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE30_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 31 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE31_BF_OFF (25)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE31_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE31_BF_MSK (0x02000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE31_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 32 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE32_BF_OFF (26)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE32_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE32_BF_MSK (0x04000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE32_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 33 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE33_BF_OFF (27)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE33_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE33_BF_MSK (0x08000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE33_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 34 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE34_BF_OFF (28)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE34_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE34_BF_MSK (0x10000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE34_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 35 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE35_BF_OFF (29)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE35_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE35_BF_MSK (0x20000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE35_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 36 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE36_BF_OFF (30)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE36_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE36_BF_MSK (0x40000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE36_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 37 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE37_BF_OFF (31)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE37_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE37_BF_MSK (0x80000000)
#define CAR_VEX_WDT_INT_FORCE0_VEX_WDT_INT_FORCE37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_MASKED_STAT0 register description at address offset 0x110
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_masked_stat0
  * vex_wdt_int_masked_stat0
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_MASKED_STAT00 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 00 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT01 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 01 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT02 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 02 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT03 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 03 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT04 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 04 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT05 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 05 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT06 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 06 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT07 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 07 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT10 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 10 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT11 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 11 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT12 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 12 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT13 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 13 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT14 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 14 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT15 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 15 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT16 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 16 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT17 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 17 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT20 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 20 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT21 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 21 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT22 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 22 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT23 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 23 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT24 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 24 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT25 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 25 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT26 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 26 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT27 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 27 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT30 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 30 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT31 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 31 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT32 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 32 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT33 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 33 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT34 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 34 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT35 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 35 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT36 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 36 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT37 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 37 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_wdt_int_masked_stat0_reg_t;

#define CAR_VEX_WDT_INT_MASKED_STAT0_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_MASKED_STAT0_RD_MASK (0xffffffffU)
#define CAR_VEX_WDT_INT_MASKED_STAT0_WR_MASK (0x00000000U)


///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 00 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT00_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT00_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT00_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT00_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 01 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT01_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT01_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT01_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT01_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 02 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT02_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT02_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT02_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT02_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 03 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT03_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT03_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT03_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT03_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 04 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT04_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT04_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT04_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT04_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 05 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT05_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT05_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT05_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT05_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 06 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT06_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT06_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT06_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT06_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 07 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT07_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT07_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT07_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT07_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 10 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT10_BF_OFF ( 8)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT10_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT10_BF_MSK (0x00000100)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT10_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 11 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT11_BF_OFF ( 9)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT11_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT11_BF_MSK (0x00000200)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT11_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 12 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT12_BF_OFF (10)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT12_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT12_BF_MSK (0x00000400)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT12_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 13 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT13_BF_OFF (11)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT13_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT13_BF_MSK (0x00000800)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT13_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 14 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT14_BF_OFF (12)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT14_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT14_BF_MSK (0x00001000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT14_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 15 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT15_BF_OFF (13)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT15_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT15_BF_MSK (0x00002000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT15_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 16 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT16_BF_OFF (14)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT16_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT16_BF_MSK (0x00004000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT16_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 17 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT17_BF_OFF (15)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT17_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT17_BF_MSK (0x00008000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT17_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 20 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT20_BF_OFF (16)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT20_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT20_BF_MSK (0x00010000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT20_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 21 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT21_BF_OFF (17)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT21_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT21_BF_MSK (0x00020000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT21_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 22 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT22_BF_OFF (18)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT22_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT22_BF_MSK (0x00040000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT22_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 23 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT23_BF_OFF (19)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT23_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT23_BF_MSK (0x00080000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT23_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 24 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT24_BF_OFF (20)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT24_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT24_BF_MSK (0x00100000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT24_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 25 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT25_BF_OFF (21)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT25_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT25_BF_MSK (0x00200000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT25_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 26 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT26_BF_OFF (22)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT26_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT26_BF_MSK (0x00400000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT26_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 27 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT27_BF_OFF (23)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT27_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT27_BF_MSK (0x00800000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT27_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 30 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT30_BF_OFF (24)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT30_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT30_BF_MSK (0x01000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT30_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 31 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT31_BF_OFF (25)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT31_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT31_BF_MSK (0x02000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT31_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 32 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT32_BF_OFF (26)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT32_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT32_BF_MSK (0x04000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT32_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 33 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT33_BF_OFF (27)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT33_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT33_BF_MSK (0x08000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT33_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 34 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT34_BF_OFF (28)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT34_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT34_BF_MSK (0x10000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT34_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 35 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT35_BF_OFF (29)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT35_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT35_BF_MSK (0x20000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT35_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 36 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT36_BF_OFF (30)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT36_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT36_BF_MSK (0x40000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT36_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 37 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT37_BF_OFF (31)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT37_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT37_BF_MSK (0x80000000)
#define CAR_VEX_WDT_INT_MASKED_STAT0_VEX_WDT_INT_MASKED_STAT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_STATUS1 register description at address offset 0x120
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_status1
  * vex_wdt_int_status1
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_STATUS40 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 40 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS41 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 41 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS42 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 42 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS43 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 43 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS44 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 44 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS45 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 45 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS46 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 46 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_STATUS47 : 1;
    ///< This register contains the Watchdog Timer Interrupt Status for VEX
    ///< Core 47 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_wdt_int_stat1_reg_t;

#define CAR_VEX_WDT_INT_STAT1_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_STAT1_RD_MASK (0x000000ffU)
#define CAR_VEX_WDT_INT_STAT1_WR_MASK (0x00000000U)


///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 40 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT40_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT40_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT40_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT40_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 41 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT41_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT41_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT41_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT41_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 42 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT42_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT42_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT42_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT42_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 43 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT43_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT43_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT43_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT43_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 44 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT44_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT44_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT44_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT44_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 45 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT45_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT45_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT45_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT45_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 46 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT46_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT46_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT46_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT46_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Status for VEX
///< Core 47 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT47_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT47_BF_WID ( 1)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT47_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_STAT1_VEX_WDT_INT_STAT47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_ENABLE1 register description at address offset 0x124
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_enable1
  * vex_wdt_int_enable1
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_ENABLE40 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 40 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE41 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 41 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE42 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 42 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE43 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 43 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE44 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 44 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE45 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 45 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE46 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 46 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_ENABLE47 : 1;
    ///< This register contains the Watchdog Timer Interrupt Enable for VEX
    ///< Core 47 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_wdt_int_en1_reg_t;

#define CAR_VEX_WDT_INT_EN1_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_EN1_RD_MASK (0x000000ffU)
#define CAR_VEX_WDT_INT_EN1_WR_MASK (0x000000ffU)


///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 40 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN40_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN40_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN40_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN40_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 41 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN41_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN41_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN41_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN41_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 42 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN42_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN42_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN42_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN42_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 43 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN43_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN43_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN43_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN43_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 44 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN44_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN44_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN44_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN44_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 45 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN45_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN45_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN45_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN45_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 46 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN46_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN46_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN46_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN46_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Enable for VEX
///< Core 47 (1 = enable, 0 = disable).
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN47_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN47_BF_WID ( 1)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN47_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_EN1_VEX_WDT_INT_EN47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_CLEAR1 register description at address offset 0x128
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_clear1
  * vex_wdt_int_clear1
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_CLEAR40 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 40 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR41 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 41 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR42 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 42 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR43 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 43 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR44 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 44 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR45 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 45 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR46 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 46 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_CLEAR47 : 1;
    ///< This register contains the Watchdog Timer Interrupt Clear for VEX
    ///< Core 47 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_wdt_int_clr1_reg_t;

#define CAR_VEX_WDT_INT_CLR1_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_CLR1_RD_MASK (0x000000ffU)
#define CAR_VEX_WDT_INT_CLR1_WR_MASK (0x000000ffU)


///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 40 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR40_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR40_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR40_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR40_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 41 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR41_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR41_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR41_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR41_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 42 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR42_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR42_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR42_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR42_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 43 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR43_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR43_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR43_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR43_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 44 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR44_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR44_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR44_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR44_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 45 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR45_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR45_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR45_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR45_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 46 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR46_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR46_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR46_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR46_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Clear for VEX
///< Core 47 (1 = clear, 0 = no clear).
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR47_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR47_BF_WID ( 1)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR47_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_CLR1_VEX_WDT_INT_CLR47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_FORCE1 register description at address offset 0x12c
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_force1
  * vex_wdt_int_force1
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_FORCE40 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 40 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE41 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 41 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE42 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 42 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE43 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 43 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE44 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 44 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE45 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 45 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE46 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 46 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_FORCE47 : 1;
    ///< This register contains the Watchdog Timer Interrupt Force for VEX
    ///< Core 47 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_wdt_int_force1_reg_t;

#define CAR_VEX_WDT_INT_FORCE1_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_FORCE1_RD_MASK (0x000000ffU)
#define CAR_VEX_WDT_INT_FORCE1_WR_MASK (0x000000ffU)


///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 40 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE40_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE40_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE40_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE40_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 41 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE41_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE41_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE41_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE41_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 42 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE42_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE42_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE42_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE42_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 43 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE43_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE43_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE43_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE43_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 44 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE44_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE44_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE44_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE44_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 45 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE45_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE45_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE45_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE45_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 46 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE46_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE46_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE46_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE46_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Force for VEX
///< Core 47 (1 = force, 0 = no force).
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE47_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE47_BF_WID ( 1)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE47_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_FORCE1_VEX_WDT_INT_FORCE47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_WDT_INT_MASKED_STAT1 register description at address offset 0x130
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_wdt_int_masked_stat1
  * vex_wdt_int_masked_stat1
  */

typedef union {
  struct {
    uint32_t VEX_WDT_INT_MASKED_STAT40 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 40 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT41 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 41 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT42 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 42 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT43 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 43 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT44 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 44 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT45 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 45 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT46 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 46 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_WDT_INT_MASKED_STAT47 : 1;
    ///< This register contains the Watchdog Timer Interrupt Masked Status
    ///< for VEX Core 47 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_wdt_int_masked_stat1_reg_t;

#define CAR_VEX_WDT_INT_MASKED_STAT1_DEFAULT (0x00000000U)
#define CAR_VEX_WDT_INT_MASKED_STAT1_RD_MASK (0x000000ffU)
#define CAR_VEX_WDT_INT_MASKED_STAT1_WR_MASK (0x00000000U)


///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 40 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT40_BF_OFF ( 0)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT40_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT40_BF_MSK (0x00000001)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT40_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 41 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT41_BF_OFF ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT41_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT41_BF_MSK (0x00000002)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT41_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 42 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT42_BF_OFF ( 2)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT42_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT42_BF_MSK (0x00000004)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT42_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 43 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT43_BF_OFF ( 3)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT43_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT43_BF_MSK (0x00000008)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT43_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 44 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT44_BF_OFF ( 4)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT44_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT44_BF_MSK (0x00000010)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT44_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 45 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT45_BF_OFF ( 5)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT45_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT45_BF_MSK (0x00000020)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT45_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 46 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT46_BF_OFF ( 6)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT46_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT46_BF_MSK (0x00000040)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT46_BF_DEF (0x00000000)

///< This register contains the Watchdog Timer Interrupt Masked Status
///< for VEX Core 47 (1 = active, 0 = inactive).
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT47_BF_OFF ( 7)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT47_BF_WID ( 1)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT47_BF_MSK (0x00000080)
#define CAR_VEX_WDT_INT_MASKED_STAT1_VEX_WDT_INT_MASKED_STAT47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_STATUS0 register description at address offset 0x140
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_status0
  * vex_low_int_status0
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_STATUS00 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 00 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS01 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 01 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS02 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 02 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS03 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 03 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS04 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 04 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS05 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 05 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS06 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 06 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS07 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 07 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS10 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 10 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS11 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 11 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS12 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 12 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS13 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 13 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS14 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 14 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS15 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 15 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS16 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 16 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS17 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 17 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS20 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 20 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS21 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 21 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS22 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 22 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS23 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 23 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS24 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 24 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS25 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 25 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS26 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 26 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS27 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 27 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS30 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 30 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS31 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 31 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS32 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 32 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS33 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 33 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS34 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 34 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS35 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 35 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS36 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 36 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS37 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 37 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_low_int_stat0_reg_t;

#define CAR_VEX_LOW_INT_STAT0_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_STAT0_RD_MASK (0xffffffffU)
#define CAR_VEX_LOW_INT_STAT0_WR_MASK (0x00000000U)


///< This register contains the Low Priority Interrupt Status for VEX Core
///< 00 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT00_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT00_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT00_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT00_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 01 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT01_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT01_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT01_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT01_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 02 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT02_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT02_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT02_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT02_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 03 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT03_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT03_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT03_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT03_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 04 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT04_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT04_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT04_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT04_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 05 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT05_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT05_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT05_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT05_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 06 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT06_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT06_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT06_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT06_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 07 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT07_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT07_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT07_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT07_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 10 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT10_BF_OFF ( 8)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT10_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT10_BF_MSK (0x00000100)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT10_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 11 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT11_BF_OFF ( 9)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT11_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT11_BF_MSK (0x00000200)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT11_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 12 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT12_BF_OFF (10)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT12_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT12_BF_MSK (0x00000400)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT12_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 13 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT13_BF_OFF (11)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT13_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT13_BF_MSK (0x00000800)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT13_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 14 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT14_BF_OFF (12)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT14_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT14_BF_MSK (0x00001000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT14_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 15 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT15_BF_OFF (13)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT15_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT15_BF_MSK (0x00002000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT15_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 16 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT16_BF_OFF (14)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT16_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT16_BF_MSK (0x00004000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT16_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 17 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT17_BF_OFF (15)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT17_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT17_BF_MSK (0x00008000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT17_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 20 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT20_BF_OFF (16)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT20_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT20_BF_MSK (0x00010000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT20_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 21 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT21_BF_OFF (17)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT21_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT21_BF_MSK (0x00020000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT21_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 22 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT22_BF_OFF (18)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT22_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT22_BF_MSK (0x00040000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT22_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 23 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT23_BF_OFF (19)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT23_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT23_BF_MSK (0x00080000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT23_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 24 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT24_BF_OFF (20)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT24_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT24_BF_MSK (0x00100000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT24_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 25 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT25_BF_OFF (21)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT25_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT25_BF_MSK (0x00200000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT25_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 26 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT26_BF_OFF (22)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT26_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT26_BF_MSK (0x00400000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT26_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 27 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT27_BF_OFF (23)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT27_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT27_BF_MSK (0x00800000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT27_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 30 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT30_BF_OFF (24)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT30_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT30_BF_MSK (0x01000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT30_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 31 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT31_BF_OFF (25)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT31_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT31_BF_MSK (0x02000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT31_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 32 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT32_BF_OFF (26)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT32_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT32_BF_MSK (0x04000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT32_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 33 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT33_BF_OFF (27)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT33_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT33_BF_MSK (0x08000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT33_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 34 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT34_BF_OFF (28)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT34_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT34_BF_MSK (0x10000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT34_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 35 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT35_BF_OFF (29)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT35_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT35_BF_MSK (0x20000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT35_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 36 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT36_BF_OFF (30)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT36_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT36_BF_MSK (0x40000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT36_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 37 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT37_BF_OFF (31)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT37_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT37_BF_MSK (0x80000000)
#define CAR_VEX_LOW_INT_STAT0_VEX_LOW_INT_STAT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_ENABLE0 register description at address offset 0x144
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_enable0
  * vex_low_int_enable0
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_ENABLE00 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 00 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE01 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 01 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE02 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 02 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE03 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 03 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE04 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 04 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE05 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 05 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE06 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 06 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE07 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 07 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE10 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 10 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE11 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 11 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE12 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 12 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE13 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 13 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE14 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 14 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE15 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 15 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE16 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 16 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE17 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 17 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE20 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 20 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE21 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 21 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE22 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 22 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE23 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 23 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE24 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 24 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE25 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 25 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE26 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 26 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE27 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 27 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE30 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 30 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE31 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 31 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE32 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 32 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE33 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 33 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE34 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 34 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE35 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 35 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE36 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 36 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE37 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 37 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_low_int_en0_reg_t;

#define CAR_VEX_LOW_INT_EN0_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_EN0_RD_MASK (0xffffffffU)
#define CAR_VEX_LOW_INT_EN0_WR_MASK (0xffffffffU)


///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 00 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN00_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN00_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN00_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN00_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 01 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN01_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN01_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN01_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN01_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 02 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN02_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN02_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN02_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN02_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 03 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN03_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN03_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN03_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN03_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 04 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN04_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN04_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN04_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN04_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 05 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN05_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN05_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN05_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN05_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 06 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN06_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN06_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN06_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN06_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 07 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN07_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN07_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN07_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN07_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 10 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN10_BF_OFF ( 8)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN10_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN10_BF_MSK (0x00000100)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN10_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 11 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN11_BF_OFF ( 9)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN11_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN11_BF_MSK (0x00000200)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN11_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 12 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN12_BF_OFF (10)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN12_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN12_BF_MSK (0x00000400)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN12_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 13 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN13_BF_OFF (11)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN13_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN13_BF_MSK (0x00000800)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN13_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 14 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN14_BF_OFF (12)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN14_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN14_BF_MSK (0x00001000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN14_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 15 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN15_BF_OFF (13)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN15_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN15_BF_MSK (0x00002000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN15_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 16 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN16_BF_OFF (14)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN16_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN16_BF_MSK (0x00004000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN16_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 17 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN17_BF_OFF (15)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN17_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN17_BF_MSK (0x00008000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN17_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 20 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN20_BF_OFF (16)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN20_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN20_BF_MSK (0x00010000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN20_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 21 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN21_BF_OFF (17)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN21_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN21_BF_MSK (0x00020000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN21_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 22 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN22_BF_OFF (18)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN22_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN22_BF_MSK (0x00040000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN22_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 23 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN23_BF_OFF (19)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN23_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN23_BF_MSK (0x00080000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN23_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 24 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN24_BF_OFF (20)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN24_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN24_BF_MSK (0x00100000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN24_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 25 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN25_BF_OFF (21)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN25_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN25_BF_MSK (0x00200000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN25_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 26 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN26_BF_OFF (22)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN26_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN26_BF_MSK (0x00400000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN26_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 27 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN27_BF_OFF (23)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN27_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN27_BF_MSK (0x00800000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN27_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 30 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN30_BF_OFF (24)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN30_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN30_BF_MSK (0x01000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN30_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 31 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN31_BF_OFF (25)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN31_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN31_BF_MSK (0x02000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN31_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 32 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN32_BF_OFF (26)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN32_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN32_BF_MSK (0x04000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN32_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 33 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN33_BF_OFF (27)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN33_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN33_BF_MSK (0x08000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN33_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 34 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN34_BF_OFF (28)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN34_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN34_BF_MSK (0x10000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN34_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 35 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN35_BF_OFF (29)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN35_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN35_BF_MSK (0x20000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN35_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 36 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN36_BF_OFF (30)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN36_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN36_BF_MSK (0x40000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN36_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 37 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN37_BF_OFF (31)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN37_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN37_BF_MSK (0x80000000)
#define CAR_VEX_LOW_INT_EN0_VEX_LOW_INT_EN37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_CLEAR0 register description at address offset 0x148
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_clear0
  * vex_low_int_clear0
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_CLEAR00 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 00 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR01 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 01 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR02 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 02 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR03 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 03 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR04 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 04 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR05 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 05 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR06 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 06 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR07 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 07 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR10 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 10 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR11 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 11 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR12 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 12 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR13 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 13 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR14 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 14 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR15 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 15 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR16 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 16 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR17 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 17 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR20 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 20 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR21 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 21 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR22 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 22 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR23 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 23 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR24 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 24 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR25 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 25 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR26 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 26 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR27 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 27 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR30 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 30 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR31 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 31 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR32 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 32 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR33 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 33 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR34 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 34 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR35 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 35 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR36 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 36 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR37 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 37 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_low_int_clr0_reg_t;

#define CAR_VEX_LOW_INT_CLR0_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_CLR0_RD_MASK (0xffffffffU)
#define CAR_VEX_LOW_INT_CLR0_WR_MASK (0xffffffffU)


///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 00 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR00_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR00_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR00_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR00_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 01 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR01_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR01_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR01_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR01_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 02 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR02_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR02_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR02_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR02_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 03 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR03_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR03_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR03_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR03_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 04 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR04_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR04_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR04_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR04_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 05 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR05_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR05_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR05_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR05_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 06 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR06_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR06_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR06_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR06_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 07 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR07_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR07_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR07_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR07_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 10 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR10_BF_OFF ( 8)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR10_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR10_BF_MSK (0x00000100)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR10_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 11 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR11_BF_OFF ( 9)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR11_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR11_BF_MSK (0x00000200)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR11_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 12 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR12_BF_OFF (10)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR12_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR12_BF_MSK (0x00000400)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR12_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 13 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR13_BF_OFF (11)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR13_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR13_BF_MSK (0x00000800)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR13_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 14 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR14_BF_OFF (12)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR14_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR14_BF_MSK (0x00001000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR14_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 15 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR15_BF_OFF (13)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR15_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR15_BF_MSK (0x00002000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR15_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 16 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR16_BF_OFF (14)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR16_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR16_BF_MSK (0x00004000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR16_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 17 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR17_BF_OFF (15)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR17_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR17_BF_MSK (0x00008000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR17_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 20 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR20_BF_OFF (16)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR20_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR20_BF_MSK (0x00010000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR20_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 21 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR21_BF_OFF (17)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR21_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR21_BF_MSK (0x00020000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR21_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 22 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR22_BF_OFF (18)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR22_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR22_BF_MSK (0x00040000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR22_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 23 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR23_BF_OFF (19)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR23_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR23_BF_MSK (0x00080000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR23_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 24 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR24_BF_OFF (20)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR24_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR24_BF_MSK (0x00100000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR24_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 25 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR25_BF_OFF (21)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR25_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR25_BF_MSK (0x00200000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR25_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 26 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR26_BF_OFF (22)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR26_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR26_BF_MSK (0x00400000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR26_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 27 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR27_BF_OFF (23)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR27_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR27_BF_MSK (0x00800000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR27_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 30 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR30_BF_OFF (24)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR30_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR30_BF_MSK (0x01000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR30_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 31 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR31_BF_OFF (25)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR31_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR31_BF_MSK (0x02000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR31_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 32 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR32_BF_OFF (26)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR32_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR32_BF_MSK (0x04000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR32_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 33 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR33_BF_OFF (27)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR33_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR33_BF_MSK (0x08000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR33_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 34 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR34_BF_OFF (28)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR34_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR34_BF_MSK (0x10000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR34_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 35 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR35_BF_OFF (29)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR35_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR35_BF_MSK (0x20000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR35_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 36 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR36_BF_OFF (30)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR36_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR36_BF_MSK (0x40000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR36_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 37 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR37_BF_OFF (31)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR37_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR37_BF_MSK (0x80000000)
#define CAR_VEX_LOW_INT_CLR0_VEX_LOW_INT_CLR37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_FORCE0 register description at address offset 0x14c
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_force0
  * vex_low_int_force0
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_FORCE00 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 00 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE01 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 01 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE02 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 02 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE03 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 03 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE04 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 04 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE05 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 05 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE06 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 06 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE07 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 07 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE10 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 10 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE11 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 11 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE12 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 12 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE13 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 13 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE14 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 14 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE15 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 15 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE16 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 16 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE17 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 17 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE20 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 20 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE21 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 21 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE22 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 22 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE23 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 23 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE24 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 24 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE25 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 25 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE26 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 26 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE27 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 27 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE30 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 30 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE31 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 31 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE32 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 32 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE33 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 33 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE34 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 34 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE35 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 35 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE36 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 36 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE37 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 37 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_low_int_force0_reg_t;

#define CAR_VEX_LOW_INT_FORCE0_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_FORCE0_RD_MASK (0xffffffffU)
#define CAR_VEX_LOW_INT_FORCE0_WR_MASK (0xffffffffU)


///< This register contains the Low Priority Interrupt Force for VEX Core
///< 00 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE00_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE00_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE00_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE00_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 01 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE01_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE01_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE01_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE01_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 02 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE02_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE02_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE02_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE02_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 03 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE03_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE03_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE03_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE03_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 04 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE04_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE04_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE04_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE04_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 05 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE05_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE05_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE05_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE05_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 06 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE06_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE06_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE06_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE06_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 07 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE07_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE07_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE07_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE07_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 10 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE10_BF_OFF ( 8)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE10_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE10_BF_MSK (0x00000100)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE10_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 11 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE11_BF_OFF ( 9)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE11_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE11_BF_MSK (0x00000200)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE11_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 12 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE12_BF_OFF (10)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE12_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE12_BF_MSK (0x00000400)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE12_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 13 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE13_BF_OFF (11)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE13_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE13_BF_MSK (0x00000800)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE13_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 14 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE14_BF_OFF (12)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE14_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE14_BF_MSK (0x00001000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE14_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 15 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE15_BF_OFF (13)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE15_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE15_BF_MSK (0x00002000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE15_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 16 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE16_BF_OFF (14)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE16_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE16_BF_MSK (0x00004000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE16_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 17 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE17_BF_OFF (15)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE17_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE17_BF_MSK (0x00008000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE17_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 20 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE20_BF_OFF (16)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE20_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE20_BF_MSK (0x00010000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE20_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 21 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE21_BF_OFF (17)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE21_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE21_BF_MSK (0x00020000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE21_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 22 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE22_BF_OFF (18)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE22_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE22_BF_MSK (0x00040000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE22_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 23 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE23_BF_OFF (19)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE23_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE23_BF_MSK (0x00080000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE23_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 24 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE24_BF_OFF (20)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE24_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE24_BF_MSK (0x00100000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE24_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 25 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE25_BF_OFF (21)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE25_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE25_BF_MSK (0x00200000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE25_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 26 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE26_BF_OFF (22)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE26_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE26_BF_MSK (0x00400000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE26_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 27 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE27_BF_OFF (23)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE27_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE27_BF_MSK (0x00800000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE27_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 30 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE30_BF_OFF (24)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE30_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE30_BF_MSK (0x01000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE30_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 31 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE31_BF_OFF (25)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE31_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE31_BF_MSK (0x02000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE31_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 32 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE32_BF_OFF (26)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE32_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE32_BF_MSK (0x04000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE32_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 33 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE33_BF_OFF (27)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE33_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE33_BF_MSK (0x08000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE33_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 34 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE34_BF_OFF (28)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE34_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE34_BF_MSK (0x10000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE34_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 35 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE35_BF_OFF (29)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE35_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE35_BF_MSK (0x20000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE35_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 36 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE36_BF_OFF (30)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE36_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE36_BF_MSK (0x40000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE36_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 37 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE37_BF_OFF (31)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE37_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE37_BF_MSK (0x80000000)
#define CAR_VEX_LOW_INT_FORCE0_VEX_LOW_INT_FORCE37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_MASKED_STAT0 register description at address offset 0x150
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_masked_stat0
  * vex_low_int_masked_stat0
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_MASKED_STAT00 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 00 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT01 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 01 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT02 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 02 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT03 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 03 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT04 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 04 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT05 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 05 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT06 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 06 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT07 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 07 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT10 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 10 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT11 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 11 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT12 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 12 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT13 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 13 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT14 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 14 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT15 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 15 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT16 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 16 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT17 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 17 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT20 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 20 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT21 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 21 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT22 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 22 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT23 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 23 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT24 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 24 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT25 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 25 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT26 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 26 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT27 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 27 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT30 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 30 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT31 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 31 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT32 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 32 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT33 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 33 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT34 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 34 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT35 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 35 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT36 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 36 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT37 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 37 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_vex_low_int_masked_stat0_reg_t;

#define CAR_VEX_LOW_INT_MASKED_STAT0_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_MASKED_STAT0_RD_MASK (0xffffffffU)
#define CAR_VEX_LOW_INT_MASKED_STAT0_WR_MASK (0x00000000U)


///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 00 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT00_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT00_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT00_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT00_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 01 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT01_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT01_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT01_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT01_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 02 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT02_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT02_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT02_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT02_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 03 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT03_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT03_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT03_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT03_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 04 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT04_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT04_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT04_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT04_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 05 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT05_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT05_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT05_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT05_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 06 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT06_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT06_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT06_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT06_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 07 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT07_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT07_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT07_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT07_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 10 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT10_BF_OFF ( 8)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT10_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT10_BF_MSK (0x00000100)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT10_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 11 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT11_BF_OFF ( 9)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT11_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT11_BF_MSK (0x00000200)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT11_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 12 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT12_BF_OFF (10)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT12_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT12_BF_MSK (0x00000400)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT12_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 13 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT13_BF_OFF (11)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT13_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT13_BF_MSK (0x00000800)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT13_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 14 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT14_BF_OFF (12)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT14_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT14_BF_MSK (0x00001000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT14_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 15 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT15_BF_OFF (13)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT15_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT15_BF_MSK (0x00002000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT15_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 16 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT16_BF_OFF (14)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT16_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT16_BF_MSK (0x00004000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT16_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 17 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT17_BF_OFF (15)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT17_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT17_BF_MSK (0x00008000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT17_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 20 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT20_BF_OFF (16)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT20_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT20_BF_MSK (0x00010000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT20_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 21 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT21_BF_OFF (17)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT21_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT21_BF_MSK (0x00020000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT21_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 22 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT22_BF_OFF (18)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT22_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT22_BF_MSK (0x00040000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT22_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 23 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT23_BF_OFF (19)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT23_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT23_BF_MSK (0x00080000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT23_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 24 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT24_BF_OFF (20)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT24_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT24_BF_MSK (0x00100000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT24_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 25 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT25_BF_OFF (21)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT25_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT25_BF_MSK (0x00200000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT25_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 26 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT26_BF_OFF (22)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT26_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT26_BF_MSK (0x00400000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT26_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 27 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT27_BF_OFF (23)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT27_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT27_BF_MSK (0x00800000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT27_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 30 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT30_BF_OFF (24)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT30_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT30_BF_MSK (0x01000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT30_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 31 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT31_BF_OFF (25)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT31_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT31_BF_MSK (0x02000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT31_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 32 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT32_BF_OFF (26)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT32_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT32_BF_MSK (0x04000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT32_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 33 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT33_BF_OFF (27)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT33_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT33_BF_MSK (0x08000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT33_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 34 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT34_BF_OFF (28)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT34_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT34_BF_MSK (0x10000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT34_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 35 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT35_BF_OFF (29)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT35_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT35_BF_MSK (0x20000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT35_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 36 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT36_BF_OFF (30)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT36_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT36_BF_MSK (0x40000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT36_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 37 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT37_BF_OFF (31)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT37_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT37_BF_MSK (0x80000000)
#define CAR_VEX_LOW_INT_MASKED_STAT0_VEX_LOW_INT_MASKED_STAT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_STATUS1 register description at address offset 0x160
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_status1
  * vex_low_int_status1
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_STATUS40 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 40 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS41 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 41 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS42 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 42 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS43 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 43 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS44 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 44 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS45 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 45 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS46 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 46 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_STATUS47 : 1;
    ///< This register contains the Low Priority Interrupt Status for VEX Core
    ///< 47 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_low_int_stat1_reg_t;

#define CAR_VEX_LOW_INT_STAT1_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_STAT1_RD_MASK (0x000000ffU)
#define CAR_VEX_LOW_INT_STAT1_WR_MASK (0x00000000U)


///< This register contains the Low Priority Interrupt Status for VEX Core
///< 40 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT40_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT40_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT40_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT40_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 41 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT41_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT41_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT41_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT41_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 42 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT42_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT42_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT42_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT42_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 43 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT43_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT43_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT43_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT43_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 44 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT44_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT44_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT44_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT44_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 45 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT45_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT45_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT45_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT45_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 46 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT46_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT46_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT46_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT46_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Status for VEX Core
///< 47 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT47_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT47_BF_WID ( 1)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT47_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_STAT1_VEX_LOW_INT_STAT47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_ENABLE1 register description at address offset 0x164
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_enable1
  * vex_low_int_enable1
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_ENABLE40 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 40 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE41 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 41 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE42 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 42 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE43 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 43 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE44 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 44 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE45 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 45 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE46 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 46 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_ENABLE47 : 1;
    ///< This register contains the Low Priority Interrupt Enable for VEX Core
    ///< 47 (1 = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_low_int_en1_reg_t;

#define CAR_VEX_LOW_INT_EN1_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_EN1_RD_MASK (0x000000ffU)
#define CAR_VEX_LOW_INT_EN1_WR_MASK (0x000000ffU)


///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 40 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN40_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN40_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN40_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN40_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 41 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN41_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN41_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN41_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN41_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 42 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN42_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN42_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN42_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN42_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 43 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN43_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN43_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN43_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN43_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 44 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN44_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN44_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN44_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN44_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 45 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN45_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN45_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN45_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN45_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 46 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN46_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN46_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN46_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN46_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Enable for VEX Core
///< 47 (1 = enable, 0 = disable).
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN47_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN47_BF_WID ( 1)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN47_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_EN1_VEX_LOW_INT_EN47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_CLEAR1 register description at address offset 0x168
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_clear1
  * vex_low_int_clear1
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_CLEAR40 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 40 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR41 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 41 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR42 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 42 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR43 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 43 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR44 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 44 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR45 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 45 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR46 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 46 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_CLEAR47 : 1;
    ///< This register contains the Low Priority Interrupt Clear for VEX Core
    ///< 47 (1 = clear, 0 = no clear).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_low_int_clr1_reg_t;

#define CAR_VEX_LOW_INT_CLR1_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_CLR1_RD_MASK (0x000000ffU)
#define CAR_VEX_LOW_INT_CLR1_WR_MASK (0x000000ffU)


///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 40 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR40_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR40_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR40_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR40_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 41 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR41_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR41_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR41_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR41_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 42 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR42_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR42_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR42_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR42_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 43 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR43_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR43_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR43_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR43_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 44 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR44_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR44_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR44_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR44_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 45 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR45_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR45_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR45_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR45_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 46 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR46_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR46_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR46_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR46_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Clear for VEX Core
///< 47 (1 = clear, 0 = no clear).
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR47_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR47_BF_WID ( 1)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR47_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_CLR1_VEX_LOW_INT_CLR47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_FORCE1 register description at address offset 0x16c
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_force1
  * vex_low_int_force1
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_FORCE40 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 40 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE41 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 41 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE42 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 42 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE43 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 43 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE44 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 44 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE45 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 45 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE46 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 46 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_FORCE47 : 1;
    ///< This register contains the Low Priority Interrupt Force for VEX Core
    ///< 47 (1 = force, 0 = no force).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_low_int_force1_reg_t;

#define CAR_VEX_LOW_INT_FORCE1_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_FORCE1_RD_MASK (0x000000ffU)
#define CAR_VEX_LOW_INT_FORCE1_WR_MASK (0x000000ffU)


///< This register contains the Low Priority Interrupt Force for VEX Core
///< 40 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE40_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE40_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE40_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE40_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 41 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE41_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE41_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE41_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE41_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 42 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE42_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE42_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE42_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE42_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 43 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE43_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE43_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE43_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE43_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 44 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE44_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE44_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE44_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE44_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 45 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE45_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE45_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE45_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE45_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 46 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE46_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE46_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE46_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE46_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Force for VEX Core
///< 47 (1 = force, 0 = no force).
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE47_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE47_BF_WID ( 1)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE47_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_FORCE1_VEX_LOW_INT_FORCE47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_VEX_LOW_INT_MASKED_STAT1 register description at address offset 0x170
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/vex_low_int_masked_stat1
  * vex_low_int_masked_stat1
  */

typedef union {
  struct {
    uint32_t VEX_LOW_INT_MASKED_STAT40 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 40 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT41 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 41 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT42 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 42 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT43 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 43 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT44 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 44 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT45 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 45 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT46 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 46 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t VEX_LOW_INT_MASKED_STAT47 : 1;
    ///< This register contains the Low Priority Interrupt Masked Status for
    ///< VEX Core 47 (1 = active, 0 = inactive).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_vex_low_int_masked_stat1_reg_t;

#define CAR_VEX_LOW_INT_MASKED_STAT1_DEFAULT (0x00000000U)
#define CAR_VEX_LOW_INT_MASKED_STAT1_RD_MASK (0x000000ffU)
#define CAR_VEX_LOW_INT_MASKED_STAT1_WR_MASK (0x00000000U)


///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 40 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT40_BF_OFF ( 0)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT40_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT40_BF_MSK (0x00000001)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT40_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 41 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT41_BF_OFF ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT41_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT41_BF_MSK (0x00000002)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT41_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 42 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT42_BF_OFF ( 2)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT42_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT42_BF_MSK (0x00000004)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT42_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 43 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT43_BF_OFF ( 3)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT43_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT43_BF_MSK (0x00000008)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT43_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 44 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT44_BF_OFF ( 4)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT44_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT44_BF_MSK (0x00000010)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT44_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 45 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT45_BF_OFF ( 5)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT45_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT45_BF_MSK (0x00000020)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT45_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 46 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT46_BF_OFF ( 6)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT46_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT46_BF_MSK (0x00000040)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT46_BF_DEF (0x00000000)

///< This register contains the Low Priority Interrupt Masked Status for
///< VEX Core 47 (1 = active, 0 = inactive).
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT47_BF_OFF ( 7)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT47_BF_WID ( 1)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT47_BF_MSK (0x00000080)
#define CAR_VEX_LOW_INT_MASKED_STAT1_VEX_LOW_INT_MASKED_STAT47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_TX_ALARM_EN0 register description at address offset 0x1a0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_tx_alarm_en0
  * abc_tx_alarm_en0
  */

typedef union {
  struct {
    uint32_t TX_ALARM_EN00 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 00 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t TX_ALARM_EN01 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 01 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t TX_ALARM_EN02 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 02 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t TX_ALARM_EN03 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 03 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t TX_ALARM_EN04 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 04 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t TX_ALARM_EN05 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 05 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t TX_ALARM_EN06 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 06 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t TX_ALARM_EN07 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 07 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t TX_ALARM_EN10 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 10 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t TX_ALARM_EN11 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 11 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t TX_ALARM_EN12 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 12 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t TX_ALARM_EN13 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 13 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t TX_ALARM_EN14 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 14 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t TX_ALARM_EN15 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 15 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t TX_ALARM_EN16 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 16 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t TX_ALARM_EN17 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 17 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t TX_ALARM_EN20 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 20 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t TX_ALARM_EN21 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 21 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t TX_ALARM_EN22 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 22 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t TX_ALARM_EN23 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 23 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t TX_ALARM_EN24 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 24 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t TX_ALARM_EN25 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 25 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t TX_ALARM_EN26 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 26 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t TX_ALARM_EN27 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 27 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t TX_ALARM_EN30 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 30 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t TX_ALARM_EN31 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 31 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t TX_ALARM_EN32 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 32 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t TX_ALARM_EN33 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 33 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t TX_ALARM_EN34 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 34 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t TX_ALARM_EN35 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 35 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t TX_ALARM_EN36 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 36 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t TX_ALARM_EN37 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 37 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_tx_alarm_en0_reg_t;

#define CAR_TX_ALARM_EN0_DEFAULT (0x00000000U)
#define CAR_TX_ALARM_EN0_RD_MASK (0xffffffffU)
#define CAR_TX_ALARM_EN0_WR_MASK (0xffffffffU)


///< This register contains the TX Alarm Enable for VEX Core 00 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN00_BF_OFF ( 0)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN00_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN00_BF_MSK (0x00000001)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN00_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 01 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN01_BF_OFF ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN01_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN01_BF_MSK (0x00000002)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN01_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 02 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN02_BF_OFF ( 2)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN02_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN02_BF_MSK (0x00000004)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN02_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 03 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN03_BF_OFF ( 3)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN03_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN03_BF_MSK (0x00000008)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN03_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 04 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN04_BF_OFF ( 4)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN04_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN04_BF_MSK (0x00000010)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN04_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 05 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN05_BF_OFF ( 5)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN05_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN05_BF_MSK (0x00000020)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN05_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 06 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN06_BF_OFF ( 6)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN06_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN06_BF_MSK (0x00000040)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN06_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 07 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN07_BF_OFF ( 7)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN07_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN07_BF_MSK (0x00000080)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN07_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 10 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN10_BF_OFF ( 8)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN10_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN10_BF_MSK (0x00000100)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN10_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 11 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN11_BF_OFF ( 9)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN11_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN11_BF_MSK (0x00000200)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN11_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 12 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN12_BF_OFF (10)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN12_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN12_BF_MSK (0x00000400)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN12_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 13 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN13_BF_OFF (11)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN13_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN13_BF_MSK (0x00000800)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN13_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 14 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN14_BF_OFF (12)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN14_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN14_BF_MSK (0x00001000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN14_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 15 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN15_BF_OFF (13)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN15_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN15_BF_MSK (0x00002000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN15_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 16 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN16_BF_OFF (14)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN16_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN16_BF_MSK (0x00004000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN16_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 17 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN17_BF_OFF (15)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN17_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN17_BF_MSK (0x00008000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN17_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 20 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN20_BF_OFF (16)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN20_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN20_BF_MSK (0x00010000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN20_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 21 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN21_BF_OFF (17)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN21_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN21_BF_MSK (0x00020000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN21_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 22 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN22_BF_OFF (18)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN22_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN22_BF_MSK (0x00040000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN22_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 23 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN23_BF_OFF (19)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN23_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN23_BF_MSK (0x00080000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN23_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 24 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN24_BF_OFF (20)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN24_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN24_BF_MSK (0x00100000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN24_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 25 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN25_BF_OFF (21)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN25_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN25_BF_MSK (0x00200000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN25_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 26 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN26_BF_OFF (22)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN26_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN26_BF_MSK (0x00400000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN26_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 27 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN27_BF_OFF (23)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN27_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN27_BF_MSK (0x00800000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN27_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 30 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN30_BF_OFF (24)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN30_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN30_BF_MSK (0x01000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN30_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 31 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN31_BF_OFF (25)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN31_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN31_BF_MSK (0x02000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN31_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 32 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN32_BF_OFF (26)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN32_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN32_BF_MSK (0x04000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN32_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 33 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN33_BF_OFF (27)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN33_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN33_BF_MSK (0x08000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN33_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 34 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN34_BF_OFF (28)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN34_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN34_BF_MSK (0x10000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN34_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 35 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN35_BF_OFF (29)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN35_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN35_BF_MSK (0x20000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN35_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 36 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN36_BF_OFF (30)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN36_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN36_BF_MSK (0x40000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN36_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 37 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN0_TX_ALARM_EN37_BF_OFF (31)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN37_BF_WID ( 1)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN37_BF_MSK (0x80000000)
#define CAR_TX_ALARM_EN0_TX_ALARM_EN37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_TX_ALARM_EN1 register description at address offset 0x1a4
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_tx_alarm_en1
  * abc_tx_alarm_en1
  */

typedef union {
  struct {
    uint32_t TX_ALARM_EN40 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 40 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t TX_ALARM_EN41 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 41 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t TX_ALARM_EN42 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 42 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t TX_ALARM_EN43 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 43 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t TX_ALARM_EN44 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 44 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t TX_ALARM_EN45 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 45 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t TX_ALARM_EN46 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 46 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t TX_ALARM_EN47 : 1;
    ///< This register contains the TX Alarm Enable for VEX Core 47 (1 = enable,
    ///< 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_tx_alarm_en1_reg_t;

#define CAR_TX_ALARM_EN1_DEFAULT (0x00000000U)
#define CAR_TX_ALARM_EN1_RD_MASK (0x000000ffU)
#define CAR_TX_ALARM_EN1_WR_MASK (0x000000ffU)


///< This register contains the TX Alarm Enable for VEX Core 40 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN40_BF_OFF ( 0)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN40_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN40_BF_MSK (0x00000001)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN40_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 41 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN41_BF_OFF ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN41_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN41_BF_MSK (0x00000002)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN41_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 42 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN42_BF_OFF ( 2)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN42_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN42_BF_MSK (0x00000004)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN42_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 43 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN43_BF_OFF ( 3)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN43_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN43_BF_MSK (0x00000008)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN43_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 44 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN44_BF_OFF ( 4)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN44_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN44_BF_MSK (0x00000010)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN44_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 45 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN45_BF_OFF ( 5)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN45_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN45_BF_MSK (0x00000020)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN45_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 46 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN46_BF_OFF ( 6)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN46_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN46_BF_MSK (0x00000040)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN46_BF_DEF (0x00000000)

///< This register contains the TX Alarm Enable for VEX Core 47 (1 = enable,
///< 0 = disable).
#define CAR_TX_ALARM_EN1_TX_ALARM_EN47_BF_OFF ( 7)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN47_BF_WID ( 1)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN47_BF_MSK (0x00000080)
#define CAR_TX_ALARM_EN1_TX_ALARM_EN47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_TX_ALARM_MAP[5] register description at address offset 0x1b0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_tx_alarm_map
  * abc_tx_alarm_map
  */

typedef union {
  struct {
    uint32_t TX_ALARM_MAP_0 : 2;
    ///< This register contains the VEX Core 00 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
    uint32_t TX_ALARM_MAP_1 : 2;
    ///< This register contains the VEX Core 01 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
    uint32_t TX_ALARM_MAP_2 : 2;
    ///< This register contains the VEX Core 02 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t TX_ALARM_MAP_3 : 2;
    ///< This register contains the VEX Core 03 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="14" ResetValue="None"
    uint32_t TX_ALARM_MAP_4 : 2;
    ///< This register contains the VEX Core 04 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
    uint32_t TX_ALARM_MAP_5 : 2;
    ///< This register contains the VEX Core 05 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="22" ResetValue="None"
    uint32_t TX_ALARM_MAP_6 : 2;
    ///< This register contains the VEX Core 06 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
    uint32_t TX_ALARM_MAP_7 : 2;
    ///< This register contains the VEX Core 07 of the Row TX Alarm Mapping.
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="30" ResetValue="None"
  } ;
  uint32_t value;
} car_tx_alarm_reg_t;

#define CAR_TX_ALARM_DEFAULT (0x00000000U)
#define CAR_TX_ALARM_RD_MASK (0x33333333U)
#define CAR_TX_ALARM_WR_MASK (0x33333333U)


///< This register contains the VEX Core 00 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_0_BF_OFF ( 0)
#define CAR_TX_ALARM_TX_ALARM_0_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_0_BF_MSK (0x00000003)
#define CAR_TX_ALARM_TX_ALARM_0_BF_DEF (0x00000000)

///< This register contains the VEX Core 01 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_1_BF_OFF ( 4)
#define CAR_TX_ALARM_TX_ALARM_1_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_1_BF_MSK (0x00000030)
#define CAR_TX_ALARM_TX_ALARM_1_BF_DEF (0x00000000)

///< This register contains the VEX Core 02 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_2_BF_OFF ( 8)
#define CAR_TX_ALARM_TX_ALARM_2_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_2_BF_MSK (0x00000300)
#define CAR_TX_ALARM_TX_ALARM_2_BF_DEF (0x00000000)

///< This register contains the VEX Core 03 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_3_BF_OFF (12)
#define CAR_TX_ALARM_TX_ALARM_3_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_3_BF_MSK (0x00003000)
#define CAR_TX_ALARM_TX_ALARM_3_BF_DEF (0x00000000)

///< This register contains the VEX Core 04 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_4_BF_OFF (16)
#define CAR_TX_ALARM_TX_ALARM_4_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_4_BF_MSK (0x00030000)
#define CAR_TX_ALARM_TX_ALARM_4_BF_DEF (0x00000000)

///< This register contains the VEX Core 05 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_5_BF_OFF (20)
#define CAR_TX_ALARM_TX_ALARM_5_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_5_BF_MSK (0x00300000)
#define CAR_TX_ALARM_TX_ALARM_5_BF_DEF (0x00000000)

///< This register contains the VEX Core 06 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_6_BF_OFF (24)
#define CAR_TX_ALARM_TX_ALARM_6_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_6_BF_MSK (0x03000000)
#define CAR_TX_ALARM_TX_ALARM_6_BF_DEF (0x00000000)

///< This register contains the VEX Core 07 of the Row TX Alarm Mapping.
#define CAR_TX_ALARM_TX_ALARM_7_BF_OFF (28)
#define CAR_TX_ALARM_TX_ALARM_7_BF_WID ( 2)
#define CAR_TX_ALARM_TX_ALARM_7_BF_MSK (0x30000000)
#define CAR_TX_ALARM_TX_ALARM_7_BF_DEF (0x00000000)
#define CAR_TX_ALARM_ARR_SZ0 (5)
#define CAR_TX_ALARM_ARRAY_STRIDE0 (0x0004)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_GPIO_TX_ALM_EN0 register description at address offset 0x1d0
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_gpio_tx_alm_en0
  * abc_gpio_tx_alm_en0
  */

typedef union {
  struct {
    uint32_t GPIO_TX_ALM_EN00 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 00 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN01 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 01 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN02 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 02 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN03 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 03 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN04 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 04 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN05 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 05 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN06 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 06 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN07 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 07 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN10 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 10 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN11 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 11 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN12 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 12 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN13 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 13 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN14 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 14 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN15 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 15 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN16 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 16 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN17 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 17 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN20 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 20 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN21 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 21 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN22 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 22 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="18" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN23 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 23 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN24 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 24 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN25 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 25 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN26 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 26 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN27 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 27 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN30 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 30 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN31 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 31 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN32 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 32 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN33 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 33 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN34 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 34 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN35 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 35 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN36 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 36 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN37 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 37 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_gpio_tx_alm_en0_reg_t;

#define CAR_GPIO_TX_ALM_EN0_DEFAULT (0x00000000U)
#define CAR_GPIO_TX_ALM_EN0_RD_MASK (0xffffffffU)
#define CAR_GPIO_TX_ALM_EN0_WR_MASK (0xffffffffU)


///< This register contains the GPIO TX Alarm Enable for VEX Core 00 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN00_BF_OFF ( 0)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN00_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN00_BF_MSK (0x00000001)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN00_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 01 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN01_BF_OFF ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN01_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN01_BF_MSK (0x00000002)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN01_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 02 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN02_BF_OFF ( 2)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN02_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN02_BF_MSK (0x00000004)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN02_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 03 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN03_BF_OFF ( 3)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN03_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN03_BF_MSK (0x00000008)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN03_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 04 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN04_BF_OFF ( 4)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN04_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN04_BF_MSK (0x00000010)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN04_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 05 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN05_BF_OFF ( 5)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN05_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN05_BF_MSK (0x00000020)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN05_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 06 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN06_BF_OFF ( 6)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN06_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN06_BF_MSK (0x00000040)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN06_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 07 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN07_BF_OFF ( 7)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN07_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN07_BF_MSK (0x00000080)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN07_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 10 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN10_BF_OFF ( 8)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN10_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN10_BF_MSK (0x00000100)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN10_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 11 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN11_BF_OFF ( 9)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN11_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN11_BF_MSK (0x00000200)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN11_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 12 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN12_BF_OFF (10)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN12_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN12_BF_MSK (0x00000400)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN12_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 13 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN13_BF_OFF (11)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN13_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN13_BF_MSK (0x00000800)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN13_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 14 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN14_BF_OFF (12)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN14_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN14_BF_MSK (0x00001000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN14_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 15 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN15_BF_OFF (13)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN15_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN15_BF_MSK (0x00002000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN15_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 16 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN16_BF_OFF (14)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN16_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN16_BF_MSK (0x00004000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN16_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 17 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN17_BF_OFF (15)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN17_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN17_BF_MSK (0x00008000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN17_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 20 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN20_BF_OFF (16)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN20_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN20_BF_MSK (0x00010000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN20_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 21 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN21_BF_OFF (17)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN21_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN21_BF_MSK (0x00020000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN21_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 22 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN22_BF_OFF (18)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN22_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN22_BF_MSK (0x00040000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN22_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 23 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN23_BF_OFF (19)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN23_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN23_BF_MSK (0x00080000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN23_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 24 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN24_BF_OFF (20)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN24_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN24_BF_MSK (0x00100000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN24_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 25 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN25_BF_OFF (21)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN25_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN25_BF_MSK (0x00200000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN25_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 26 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN26_BF_OFF (22)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN26_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN26_BF_MSK (0x00400000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN26_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 27 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN27_BF_OFF (23)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN27_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN27_BF_MSK (0x00800000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN27_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 30 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN30_BF_OFF (24)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN30_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN30_BF_MSK (0x01000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN30_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 31 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN31_BF_OFF (25)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN31_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN31_BF_MSK (0x02000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN31_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 32 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN32_BF_OFF (26)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN32_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN32_BF_MSK (0x04000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN32_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 33 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN33_BF_OFF (27)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN33_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN33_BF_MSK (0x08000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN33_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 34 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN34_BF_OFF (28)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN34_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN34_BF_MSK (0x10000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN34_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 35 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN35_BF_OFF (29)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN35_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN35_BF_MSK (0x20000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN35_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 36 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN36_BF_OFF (30)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN36_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN36_BF_MSK (0x40000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN36_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 37 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN37_BF_OFF (31)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN37_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN37_BF_MSK (0x80000000)
#define CAR_GPIO_TX_ALM_EN0_GPIO_TX_ALM_EN37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_GPIO_TX_ALM_EN1 register description at address offset 0x1d4
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_gpio_tx_alm_en1
  * abc_gpio_tx_alm_en1
  */

typedef union {
  struct {
    uint32_t GPIO_TX_ALM_EN40 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 40 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN41 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 41 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN42 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 42 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN43 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 43 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN44 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 44 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN45 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 45 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN46 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 46 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t GPIO_TX_ALM_EN47 : 1;
    ///< This register contains the GPIO TX Alarm Enable for VEX Core 47 (1
    ///< = enable, 0 = disable).
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_gpio_tx_alm_en1_reg_t;

#define CAR_GPIO_TX_ALM_EN1_DEFAULT (0x00000000U)
#define CAR_GPIO_TX_ALM_EN1_RD_MASK (0x000000ffU)
#define CAR_GPIO_TX_ALM_EN1_WR_MASK (0x000000ffU)


///< This register contains the GPIO TX Alarm Enable for VEX Core 40 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN40_BF_OFF ( 0)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN40_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN40_BF_MSK (0x00000001)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN40_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 41 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN41_BF_OFF ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN41_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN41_BF_MSK (0x00000002)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN41_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 42 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN42_BF_OFF ( 2)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN42_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN42_BF_MSK (0x00000004)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN42_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 43 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN43_BF_OFF ( 3)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN43_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN43_BF_MSK (0x00000008)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN43_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 44 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN44_BF_OFF ( 4)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN44_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN44_BF_MSK (0x00000010)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN44_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 45 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN45_BF_OFF ( 5)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN45_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN45_BF_MSK (0x00000020)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN45_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 46 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN46_BF_OFF ( 6)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN46_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN46_BF_MSK (0x00000040)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN46_BF_DEF (0x00000000)

///< This register contains the GPIO TX Alarm Enable for VEX Core 47 (1
///< = enable, 0 = disable).
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN47_BF_OFF ( 7)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN47_BF_WID ( 1)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN47_BF_MSK (0x00000080)
#define CAR_GPIO_TX_ALM_EN1_GPIO_TX_ALM_EN47_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_GPIO_STAT0 register description at address offset 0x1d8
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_gpio_stat0
  * abc_gpio_stat0
  */

typedef union {
  struct {
    uint32_t ABC_GPIO_STAT00 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 00 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT01 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 01 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT02 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 02 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT03 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 03 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT04 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 04 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT05 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 05 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT06 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 06 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT07 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 07 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT10 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 10 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT11 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 11 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="9" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT12 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 12 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="10" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT13 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 13 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT14 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 14 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT15 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 15 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT16 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 16 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="14" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT17 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 17 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="15" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT20 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 20 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT21 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 21 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="17" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT22 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 22 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT23 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 23 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="19" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT24 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 24 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT25 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 25 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="21" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT26 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 26 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="22" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT27 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 27 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="23" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT30 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 30 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT31 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 31 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="25" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT32 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 32 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="26" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT33 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 33 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="27" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT34 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 34 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="28" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT35 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 35 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT36 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 36 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT37 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 37 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} car_gpio_stat0_reg_t;

#define CAR_GPIO_STAT0_DEFAULT (0x00000000U)
#define CAR_GPIO_STAT0_RD_MASK (0xffffffffU)
#define CAR_GPIO_STAT0_WR_MASK (0x00000000U)


///< This register contains the GPIO 0 Status for VEX Core 00 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT00_BF_OFF ( 0)
#define CAR_GPIO_STAT0_GPIO_STAT00_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT00_BF_MSK (0x00000001)
#define CAR_GPIO_STAT0_GPIO_STAT00_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 01 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT01_BF_OFF ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT01_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT01_BF_MSK (0x00000002)
#define CAR_GPIO_STAT0_GPIO_STAT01_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 02 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT02_BF_OFF ( 2)
#define CAR_GPIO_STAT0_GPIO_STAT02_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT02_BF_MSK (0x00000004)
#define CAR_GPIO_STAT0_GPIO_STAT02_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 03 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT03_BF_OFF ( 3)
#define CAR_GPIO_STAT0_GPIO_STAT03_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT03_BF_MSK (0x00000008)
#define CAR_GPIO_STAT0_GPIO_STAT03_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 04 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT04_BF_OFF ( 4)
#define CAR_GPIO_STAT0_GPIO_STAT04_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT04_BF_MSK (0x00000010)
#define CAR_GPIO_STAT0_GPIO_STAT04_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 05 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT05_BF_OFF ( 5)
#define CAR_GPIO_STAT0_GPIO_STAT05_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT05_BF_MSK (0x00000020)
#define CAR_GPIO_STAT0_GPIO_STAT05_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 06 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT06_BF_OFF ( 6)
#define CAR_GPIO_STAT0_GPIO_STAT06_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT06_BF_MSK (0x00000040)
#define CAR_GPIO_STAT0_GPIO_STAT06_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 07 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT07_BF_OFF ( 7)
#define CAR_GPIO_STAT0_GPIO_STAT07_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT07_BF_MSK (0x00000080)
#define CAR_GPIO_STAT0_GPIO_STAT07_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 10 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT10_BF_OFF ( 8)
#define CAR_GPIO_STAT0_GPIO_STAT10_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT10_BF_MSK (0x00000100)
#define CAR_GPIO_STAT0_GPIO_STAT10_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 11 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT11_BF_OFF ( 9)
#define CAR_GPIO_STAT0_GPIO_STAT11_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT11_BF_MSK (0x00000200)
#define CAR_GPIO_STAT0_GPIO_STAT11_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 12 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT12_BF_OFF (10)
#define CAR_GPIO_STAT0_GPIO_STAT12_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT12_BF_MSK (0x00000400)
#define CAR_GPIO_STAT0_GPIO_STAT12_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 13 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT13_BF_OFF (11)
#define CAR_GPIO_STAT0_GPIO_STAT13_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT13_BF_MSK (0x00000800)
#define CAR_GPIO_STAT0_GPIO_STAT13_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 14 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT14_BF_OFF (12)
#define CAR_GPIO_STAT0_GPIO_STAT14_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT14_BF_MSK (0x00001000)
#define CAR_GPIO_STAT0_GPIO_STAT14_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 15 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT15_BF_OFF (13)
#define CAR_GPIO_STAT0_GPIO_STAT15_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT15_BF_MSK (0x00002000)
#define CAR_GPIO_STAT0_GPIO_STAT15_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 16 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT16_BF_OFF (14)
#define CAR_GPIO_STAT0_GPIO_STAT16_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT16_BF_MSK (0x00004000)
#define CAR_GPIO_STAT0_GPIO_STAT16_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 17 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT17_BF_OFF (15)
#define CAR_GPIO_STAT0_GPIO_STAT17_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT17_BF_MSK (0x00008000)
#define CAR_GPIO_STAT0_GPIO_STAT17_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 20 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT20_BF_OFF (16)
#define CAR_GPIO_STAT0_GPIO_STAT20_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT20_BF_MSK (0x00010000)
#define CAR_GPIO_STAT0_GPIO_STAT20_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 21 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT21_BF_OFF (17)
#define CAR_GPIO_STAT0_GPIO_STAT21_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT21_BF_MSK (0x00020000)
#define CAR_GPIO_STAT0_GPIO_STAT21_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 22 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT22_BF_OFF (18)
#define CAR_GPIO_STAT0_GPIO_STAT22_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT22_BF_MSK (0x00040000)
#define CAR_GPIO_STAT0_GPIO_STAT22_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 23 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT23_BF_OFF (19)
#define CAR_GPIO_STAT0_GPIO_STAT23_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT23_BF_MSK (0x00080000)
#define CAR_GPIO_STAT0_GPIO_STAT23_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 24 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT24_BF_OFF (20)
#define CAR_GPIO_STAT0_GPIO_STAT24_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT24_BF_MSK (0x00100000)
#define CAR_GPIO_STAT0_GPIO_STAT24_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 25 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT25_BF_OFF (21)
#define CAR_GPIO_STAT0_GPIO_STAT25_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT25_BF_MSK (0x00200000)
#define CAR_GPIO_STAT0_GPIO_STAT25_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 26 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT26_BF_OFF (22)
#define CAR_GPIO_STAT0_GPIO_STAT26_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT26_BF_MSK (0x00400000)
#define CAR_GPIO_STAT0_GPIO_STAT26_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 27 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT27_BF_OFF (23)
#define CAR_GPIO_STAT0_GPIO_STAT27_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT27_BF_MSK (0x00800000)
#define CAR_GPIO_STAT0_GPIO_STAT27_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 30 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT30_BF_OFF (24)
#define CAR_GPIO_STAT0_GPIO_STAT30_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT30_BF_MSK (0x01000000)
#define CAR_GPIO_STAT0_GPIO_STAT30_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 31 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT31_BF_OFF (25)
#define CAR_GPIO_STAT0_GPIO_STAT31_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT31_BF_MSK (0x02000000)
#define CAR_GPIO_STAT0_GPIO_STAT31_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 32 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT32_BF_OFF (26)
#define CAR_GPIO_STAT0_GPIO_STAT32_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT32_BF_MSK (0x04000000)
#define CAR_GPIO_STAT0_GPIO_STAT32_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 33 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT33_BF_OFF (27)
#define CAR_GPIO_STAT0_GPIO_STAT33_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT33_BF_MSK (0x08000000)
#define CAR_GPIO_STAT0_GPIO_STAT33_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 34 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT34_BF_OFF (28)
#define CAR_GPIO_STAT0_GPIO_STAT34_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT34_BF_MSK (0x10000000)
#define CAR_GPIO_STAT0_GPIO_STAT34_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 35 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT35_BF_OFF (29)
#define CAR_GPIO_STAT0_GPIO_STAT35_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT35_BF_MSK (0x20000000)
#define CAR_GPIO_STAT0_GPIO_STAT35_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 36 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT36_BF_OFF (30)
#define CAR_GPIO_STAT0_GPIO_STAT36_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT36_BF_MSK (0x40000000)
#define CAR_GPIO_STAT0_GPIO_STAT36_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 37 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT0_GPIO_STAT37_BF_OFF (31)
#define CAR_GPIO_STAT0_GPIO_STAT37_BF_WID ( 1)
#define CAR_GPIO_STAT0_GPIO_STAT37_BF_MSK (0x80000000)
#define CAR_GPIO_STAT0_GPIO_STAT37_BF_DEF (0x00000000)


/** @brief CAR_REG_MAP_MEM_CAR_REG_MAP_ABC_GPIO_STAT1 register description at address offset 0x1dc
  *
  * Register default value:        0x00000000
  * Register full path in IP: car_reg_map_MEM/car_reg_map/abc_gpio_stat1
  * abc_gpio_stat1
  */

typedef union {
  struct {
    uint32_t ABC_GPIO_STAT40 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 40 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT41 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 41 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT42 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 42 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT43 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 43 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT44 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 44 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT45 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 45 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT46 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 46 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t ABC_GPIO_STAT47 : 1;
    ///< This register contains the GPIO 0 Status for VEX Core 47 (1 = on,
    ///< 0 = off).
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} car_gpio_stat1_reg_t;

#define CAR_GPIO_STAT1_DEFAULT (0x00000000U)
#define CAR_GPIO_STAT1_RD_MASK (0x000000ffU)
#define CAR_GPIO_STAT1_WR_MASK (0x00000000U)


///< This register contains the GPIO 0 Status for VEX Core 40 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT40_BF_OFF ( 0)
#define CAR_GPIO_STAT1_GPIO_STAT40_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT40_BF_MSK (0x00000001)
#define CAR_GPIO_STAT1_GPIO_STAT40_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 41 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT41_BF_OFF ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT41_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT41_BF_MSK (0x00000002)
#define CAR_GPIO_STAT1_GPIO_STAT41_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 42 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT42_BF_OFF ( 2)
#define CAR_GPIO_STAT1_GPIO_STAT42_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT42_BF_MSK (0x00000004)
#define CAR_GPIO_STAT1_GPIO_STAT42_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 43 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT43_BF_OFF ( 3)
#define CAR_GPIO_STAT1_GPIO_STAT43_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT43_BF_MSK (0x00000008)
#define CAR_GPIO_STAT1_GPIO_STAT43_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 44 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT44_BF_OFF ( 4)
#define CAR_GPIO_STAT1_GPIO_STAT44_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT44_BF_MSK (0x00000010)
#define CAR_GPIO_STAT1_GPIO_STAT44_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 45 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT45_BF_OFF ( 5)
#define CAR_GPIO_STAT1_GPIO_STAT45_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT45_BF_MSK (0x00000020)
#define CAR_GPIO_STAT1_GPIO_STAT45_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 46 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT46_BF_OFF ( 6)
#define CAR_GPIO_STAT1_GPIO_STAT46_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT46_BF_MSK (0x00000040)
#define CAR_GPIO_STAT1_GPIO_STAT46_BF_DEF (0x00000000)

///< This register contains the GPIO 0 Status for VEX Core 47 (1 = on,
///< 0 = off).
#define CAR_GPIO_STAT1_GPIO_STAT47_BF_OFF ( 7)
#define CAR_GPIO_STAT1_GPIO_STAT47_BF_WID ( 1)
#define CAR_GPIO_STAT1_GPIO_STAT47_BF_MSK (0x00000080)
#define CAR_GPIO_STAT1_GPIO_STAT47_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define CAR_CLK_DIS0_REG ((car_clk_dis0_reg_t*) CAR_CLK_DIS0_ADR)
#define CAR_CLK_DIS1_REG ((car_clk_dis1_reg_t*) CAR_CLK_DIS1_ADR)
#define CAR_SOFT_RST0_REG ((car_soft_rst0_reg_t*) CAR_SOFT_RST0_ADR)
#define CAR_SOFT_RST1_REG ((car_soft_rst1_reg_t*) CAR_SOFT_RST1_ADR)
#define CAR_HALT0_REG ((car_halt0_reg_t*) CAR_HALT0_ADR)
#define CAR_HALT1_REG ((car_halt1_reg_t*) CAR_HALT1_ADR)
#define CAR_PD0_REG ((car_pd0_reg_t*) CAR_PD0_ADR)
#define CAR_PD1_REG ((car_pd1_reg_t*) CAR_PD1_ADR)
#define CAR_ROW_DIS_REG ((car_row_dis_reg_t*) CAR_ROW_DIS_ADR)
#define CAR_HIGH_INT_STAT0_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT0_ADR)
#define CAR_HIGH_INT_STAT1_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT1_ADR)
#define CAR_HIGH_INT_STAT2_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT2_ADR)
#define CAR_HIGH_INT_STAT3_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT3_ADR)
#define CAR_HIGH_INT_STAT4_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT4_ADR)
#define CAR_HIGH_INT_STAT5_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT5_ADR)
#define CAR_HIGH_INT_STAT6_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT6_ADR)
#define CAR_HIGH_INT_STAT7_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT7_ADR)
#define CAR_HIGH_INT_STAT8_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT8_ADR)
#define CAR_HIGH_INT_STAT9_REG ((car_high_int_stat_reg_t*) CAR_HIGH_INT_STAT9_ADR)
#define CAR_VEX_RST_RELEASE0_REG ((car_vex_rst_release0_reg_t*) CAR_VEX_RST_RELEASE0_ADR)
#define CAR_VEX_RST_RELEASE1_REG ((car_vex_rst_release1_reg_t*) CAR_VEX_RST_RELEASE1_ADR)
#define CAR_NOC_RST_RELEASE_REG ((car_noc_rst_release_reg_t*) CAR_NOC_RST_RELEASE_ADR)
#define CAR_NOC_CLK_GATE_REG ((car_noc_clk_gate_reg_t*) CAR_NOC_CLK_GATE_ADR)
#define CAR_NOC_SOFT_RST_REG ((car_noc_soft_rst_reg_t*) CAR_NOC_SOFT_RST_ADR)
#define CAR_TIMER_START0_REG ((car_timer_start0_reg_t*) CAR_TIMER_START0_ADR)
#define CAR_TIMER_START1_REG ((car_timer_start1_reg_t*) CAR_TIMER_START1_ADR)
#define CAR_VEX_WDT_SEL0_REG ((car_vex_wdt_sel0_reg_t*) CAR_VEX_WDT_SEL0_ADR)
#define CAR_VEX_WDT_SEL1_REG ((car_vex_wdt_sel1_reg_t*) CAR_VEX_WDT_SEL1_ADR)
#define CAR_VEX_INT_SEL_REG ((car_vex_int_sel_reg_t*) CAR_VEX_INT_SEL_ADR)
#define CAR_VEX_HIGH_INT_STAT0_REG ((car_vex_high_int_stat0_reg_t*) CAR_VEX_HIGH_INT_STAT0_ADR)
#define CAR_VEX_HIGH_INT_EN0_REG ((car_vex_high_int_en0_reg_t*) CAR_VEX_HIGH_INT_EN0_ADR)
#define CAR_VEX_HIGH_INT_CLR0_REG ((car_vex_high_int_clr0_reg_t*) CAR_VEX_HIGH_INT_CLR0_ADR)
#define CAR_VEX_HIGH_INT_FORCE0_REG ((car_vex_high_int_force0_reg_t*) CAR_VEX_HIGH_INT_FORCE0_ADR)
#define CAR_VEX_HIGH_INT_MASKED_STAT0_REG ((car_vex_high_int_masked_stat0_reg_t*) CAR_VEX_HIGH_INT_MASKED_STAT0_ADR)
#define CAR_VEX_HIGH_INT_STAT1_REG ((car_vex_high_int_stat1_reg_t*) CAR_VEX_HIGH_INT_STAT1_ADR)
#define CAR_VEX_HIGH_INT_EN1_REG ((car_vex_high_int_en1_reg_t*) CAR_VEX_HIGH_INT_EN1_ADR)
#define CAR_VEX_HIGH_INT_CLR1_REG ((car_vex_high_int_clr1_reg_t*) CAR_VEX_HIGH_INT_CLR1_ADR)
#define CAR_VEX_HIGH_INT_FORCE1_REG ((car_vex_high_int_force1_reg_t*) CAR_VEX_HIGH_INT_FORCE1_ADR)
#define CAR_VEX_HIGH_INT_MASKED_STAT1_REG ((car_vex_high_int_masked_stat1_reg_t*) CAR_VEX_HIGH_INT_MASKED_STAT1_ADR)
#define CAR_VEX_WDT_INT_STAT0_REG ((car_vex_wdt_int_stat0_reg_t*) CAR_VEX_WDT_INT_STAT0_ADR)
#define CAR_VEX_WDT_INT_EN0_REG ((car_vex_wdt_int_en0_reg_t*) CAR_VEX_WDT_INT_EN0_ADR)
#define CAR_VEX_WDT_INT_CLR0_REG ((car_vex_wdt_int_clr0_reg_t*) CAR_VEX_WDT_INT_CLR0_ADR)
#define CAR_VEX_WDT_INT_FORCE0_REG ((car_vex_wdt_int_force0_reg_t*) CAR_VEX_WDT_INT_FORCE0_ADR)
#define CAR_VEX_WDT_INT_MASKED_STAT0_REG ((car_vex_wdt_int_masked_stat0_reg_t*) CAR_VEX_WDT_INT_MASKED_STAT0_ADR)
#define CAR_VEX_WDT_INT_STAT1_REG ((car_vex_wdt_int_stat1_reg_t*) CAR_VEX_WDT_INT_STAT1_ADR)
#define CAR_VEX_WDT_INT_EN1_REG ((car_vex_wdt_int_en1_reg_t*) CAR_VEX_WDT_INT_EN1_ADR)
#define CAR_VEX_WDT_INT_CLR1_REG ((car_vex_wdt_int_clr1_reg_t*) CAR_VEX_WDT_INT_CLR1_ADR)
#define CAR_VEX_WDT_INT_FORCE1_REG ((car_vex_wdt_int_force1_reg_t*) CAR_VEX_WDT_INT_FORCE1_ADR)
#define CAR_VEX_WDT_INT_MASKED_STAT1_REG ((car_vex_wdt_int_masked_stat1_reg_t*) CAR_VEX_WDT_INT_MASKED_STAT1_ADR)
#define CAR_VEX_LOW_INT_STAT0_REG ((car_vex_low_int_stat0_reg_t*) CAR_VEX_LOW_INT_STAT0_ADR)
#define CAR_VEX_LOW_INT_EN0_REG ((car_vex_low_int_en0_reg_t*) CAR_VEX_LOW_INT_EN0_ADR)
#define CAR_VEX_LOW_INT_CLR0_REG ((car_vex_low_int_clr0_reg_t*) CAR_VEX_LOW_INT_CLR0_ADR)
#define CAR_VEX_LOW_INT_FORCE0_REG ((car_vex_low_int_force0_reg_t*) CAR_VEX_LOW_INT_FORCE0_ADR)
#define CAR_VEX_LOW_INT_MASKED_STAT0_REG ((car_vex_low_int_masked_stat0_reg_t*) CAR_VEX_LOW_INT_MASKED_STAT0_ADR)
#define CAR_VEX_LOW_INT_STAT1_REG ((car_vex_low_int_stat1_reg_t*) CAR_VEX_LOW_INT_STAT1_ADR)
#define CAR_VEX_LOW_INT_EN1_REG ((car_vex_low_int_en1_reg_t*) CAR_VEX_LOW_INT_EN1_ADR)
#define CAR_VEX_LOW_INT_CLR1_REG ((car_vex_low_int_clr1_reg_t*) CAR_VEX_LOW_INT_CLR1_ADR)
#define CAR_VEX_LOW_INT_FORCE1_REG ((car_vex_low_int_force1_reg_t*) CAR_VEX_LOW_INT_FORCE1_ADR)
#define CAR_VEX_LOW_INT_MASKED_STAT1_REG ((car_vex_low_int_masked_stat1_reg_t*) CAR_VEX_LOW_INT_MASKED_STAT1_ADR)
#define CAR_TX_ALARM_EN0_REG ((car_tx_alarm_en0_reg_t*) CAR_TX_ALARM_EN0_ADR)
#define CAR_TX_ALARM_EN1_REG ((car_tx_alarm_en1_reg_t*) CAR_TX_ALARM_EN1_ADR)
#define CAR_TX_ALARM_MAP0_REG ((car_tx_alarm_reg_t*) CAR_TX_ALARM_MAP0_ADR)
#define CAR_TX_ALARM_MAP1_REG ((car_tx_alarm_reg_t*) CAR_TX_ALARM_MAP1_ADR)
#define CAR_TX_ALARM_MAP2_REG ((car_tx_alarm_reg_t*) CAR_TX_ALARM_MAP2_ADR)
#define CAR_TX_ALARM_MAP3_REG ((car_tx_alarm_reg_t*) CAR_TX_ALARM_MAP3_ADR)
#define CAR_TX_ALARM_MAP4_REG ((car_tx_alarm_reg_t*) CAR_TX_ALARM_MAP4_ADR)
#define CAR_GPIO_TX_ALM_EN0_REG ((car_gpio_tx_alm_en0_reg_t*) CAR_GPIO_TX_ALM_EN0_ADR)
#define CAR_GPIO_TX_ALM_EN1_REG ((car_gpio_tx_alm_en1_reg_t*) CAR_GPIO_TX_ALM_EN1_ADR)
#define CAR_GPIO_STAT0_REG ((car_gpio_stat0_reg_t*) CAR_GPIO_STAT0_ADR)
#define CAR_GPIO_STAT1_REG ((car_gpio_stat1_reg_t*) CAR_GPIO_STAT1_ADR)

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    car_clk_dis0_reg_t CAR_CLK_DIS0; /*< Address offset = 0x0 */
    car_clk_dis1_reg_t CAR_CLK_DIS1; /*< Address offset = 0x4 */
    car_soft_rst0_reg_t CAR_SOFT_RST0; /*< Address offset = 0x8 */
    car_soft_rst1_reg_t CAR_SOFT_RST1; /*< Address offset = 0xc */
    car_halt0_reg_t CAR_HALT0; /*< Address offset = 0x10 */
    car_halt1_reg_t CAR_HALT1; /*< Address offset = 0x14 */
    car_pd0_reg_t CAR_PD0; /*< Address offset = 0x18 */
    car_pd1_reg_t CAR_PD1; /*< Address offset = 0x1c */
    car_row_dis_reg_t CAR_ROW_DIS; /*< Address offset = 0x20 */
    const uint8_t        reservedArea0 [28];  /*< Address offset = 0x24 */
    car_high_int_stat_reg_t CAR_HIGH_INT_STAT[10]; /*< Address offset = 0x40 */
    const uint8_t        reservedArea1 [24];  /*< Address offset = 0x68 */
    car_vex_rst_release0_reg_t CAR_VEX_RST_RELEASE0; /*< Address offset = 0x80 */
    car_vex_rst_release1_reg_t CAR_VEX_RST_RELEASE1; /*< Address offset = 0x84 */
    const uint8_t        reservedArea2 [8];   /*< Address offset = 0x88 */
    car_noc_rst_release_reg_t NOC_RST_RELEASE; /*< Address offset = 0x90 */
    car_noc_clk_gate_reg_t NOC_CLK_GATE; /*< Address offset = 0x94 */
    car_noc_soft_rst_reg_t NOC_SOFT_RST; /*< Address offset = 0x98 */
    const uint8_t        reservedArea3 [4];   /*< Address offset = 0x9c */
    car_timer_start0_reg_t CAR_TIMER_START0; /*< Address offset = 0xa0 */
    car_timer_start1_reg_t CAR_TIMER_START1; /*< Address offset = 0xa4 */
    const uint8_t        reservedArea4 [8];   /*< Address offset = 0xa8 */
    car_vex_wdt_sel0_reg_t VEX_WDT_SEL0; /*< Address offset = 0xb0 */
    car_vex_wdt_sel1_reg_t VEX_WDT_SEL1; /*< Address offset = 0xb4 */
    car_vex_int_sel_reg_t VEX_INT_SEL; /*< Address offset = 0xb8 */
    const uint8_t        reservedArea5 [4];   /*< Address offset = 0xbc */
    car_vex_high_int_stat0_reg_t VEX_HIGH_INT_STAT0; /*< Address offset = 0xc0 */
    car_vex_high_int_en0_reg_t VEX_HIGH_INT_EN0; /*< Address offset = 0xc4 */
    car_vex_high_int_clr0_reg_t VEX_HIGH_INT_CLR0; /*< Address offset = 0xc8 */
    car_vex_high_int_force0_reg_t VEX_HIGH_INT_FORCE0; /*< Address offset = 0xcc */
    car_vex_high_int_masked_stat0_reg_t VEX_HIGH_INT_MASKED_STAT0; /*< Address offset = 0xd0 */
    const uint8_t        reservedArea6 [12];  /*< Address offset = 0xd4 */
    car_vex_high_int_stat1_reg_t VEX_HIGH_INT_STAT1; /*< Address offset = 0xe0 */
    car_vex_high_int_en1_reg_t VEX_HIGH_INT_EN1; /*< Address offset = 0xe4 */
    car_vex_high_int_clr1_reg_t VEX_HIGH_INT_CLR1; /*< Address offset = 0xe8 */
    car_vex_high_int_force1_reg_t VEX_HIGH_INT_FORCE1; /*< Address offset = 0xec */
    car_vex_high_int_masked_stat1_reg_t VEX_HIGH_INT_MASKED_STAT1; /*< Address offset = 0xf0 */
    const uint8_t        reservedArea7 [12];  /*< Address offset = 0xf4 */
    car_vex_wdt_int_stat0_reg_t VEX_WDT_INT_STAT0; /*< Address offset = 0x100 */
    car_vex_wdt_int_en0_reg_t VEX_WDT_INT_EN0; /*< Address offset = 0x104 */
    car_vex_wdt_int_clr0_reg_t VEX_WDT_INT_CLR0; /*< Address offset = 0x108 */
    car_vex_wdt_int_force0_reg_t VEX_WDT_INT_FORCE0; /*< Address offset = 0x10c */
    car_vex_wdt_int_masked_stat0_reg_t VEX_WDT_INT_MASKED_STAT0; /*< Address offset = 0x110 */
    const uint8_t        reservedArea8 [12];  /*< Address offset = 0x114 */
    car_vex_wdt_int_stat1_reg_t VEX_WDT_INT_STAT1; /*< Address offset = 0x120 */
    car_vex_wdt_int_en1_reg_t VEX_WDT_INT_EN1; /*< Address offset = 0x124 */
    car_vex_wdt_int_clr1_reg_t VEX_WDT_INT_CLR1; /*< Address offset = 0x128 */
    car_vex_wdt_int_force1_reg_t VEX_WDT_INT_FORCE1; /*< Address offset = 0x12c */
    car_vex_wdt_int_masked_stat1_reg_t VEX_WDT_INT_MASKED_STAT1; /*< Address offset = 0x130 */
    const uint8_t        reservedArea9 [12];  /*< Address offset = 0x134 */
    car_vex_low_int_stat0_reg_t VEX_LOW_INT_STAT0; /*< Address offset = 0x140 */
    car_vex_low_int_en0_reg_t VEX_LOW_INT_EN0; /*< Address offset = 0x144 */
    car_vex_low_int_clr0_reg_t VEX_LOW_INT_CLR0; /*< Address offset = 0x148 */
    car_vex_low_int_force0_reg_t VEX_LOW_INT_FORCE0; /*< Address offset = 0x14c */
    car_vex_low_int_masked_stat0_reg_t VEX_LOW_INT_MASKED_STAT0; /*< Address offset = 0x150 */
    const uint8_t        reservedArea10 [12]; /*< Address offset = 0x154 */
    car_vex_low_int_stat1_reg_t VEX_LOW_INT_STAT1; /*< Address offset = 0x160 */
    car_vex_low_int_en1_reg_t VEX_LOW_INT_EN1; /*< Address offset = 0x164 */
    car_vex_low_int_clr1_reg_t VEX_LOW_INT_CLR1; /*< Address offset = 0x168 */
    car_vex_low_int_force1_reg_t VEX_LOW_INT_FORCE1; /*< Address offset = 0x16c */
    car_vex_low_int_masked_stat1_reg_t VEX_LOW_INT_MASKED_STAT1; /*< Address offset = 0x170 */
    const uint8_t        reservedArea11 [44]; /*< Address offset = 0x174 */
    car_tx_alarm_en0_reg_t TX_ALARM_EN0; /*< Address offset = 0x1a0 */
    car_tx_alarm_en1_reg_t TX_ALARM_EN1; /*< Address offset = 0x1a4 */
    const uint8_t        reservedArea12 [8];  /*< Address offset = 0x1a8 */
    car_tx_alarm_reg_t TX_ALARM_MAP[5]; /*< Address offset = 0x1b0 */
    const uint8_t        reservedArea13 [12]; /*< Address offset = 0x1c4 */
    car_gpio_tx_alm_en0_reg_t GPIO_TX_ALM_EN0; /*< Address offset = 0x1d0 */
    car_gpio_tx_alm_en1_reg_t GPIO_TX_ALM_EN1; /*< Address offset = 0x1d4 */
    car_gpio_stat0_reg_t GPIO_STAT0; /*< Address offset = 0x1d8 */
    car_gpio_stat1_reg_t GPIO_STAT1; /*< Address offset = 0x1dc */
} car_t;     // size: 0x00e4

// AddressSpace struct pointer
//
#define VEXA_CAR         ((car_t*) VEXA_CAR_BASE)

// ******************************************* /Address Space

#endif      // _CAR_H_

