{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743653113087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743653113087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  3 00:05:13 2025 " "Processing started: Thu Apr  3 00:05:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743653113087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653113087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653113087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743653113293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743653113293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 processor.v(497) " "Verilog HDL Declaration information at processor.v(497): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 497 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743653118119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 processor.v(497) " "Verilog HDL Declaration information at processor.v(497): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 497 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743653118120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 processor.v(497) " "Verilog HDL Declaration information at processor.v(497): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 497 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743653118120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 processor.v(497) " "Verilog HDL Declaration information at processor.v(497): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 497 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743653118120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 11 11 " "Found 11 design units, including 11 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM " "Found entity 3: FSM" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory " "Found entity 4: memory" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_file " "Found entity 5: register_file" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "6 PC " "Found entity 6: PC" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "7 IR " "Found entity 7: IR" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALU " "Found entity 8: ALU" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_LED " "Found entity 9: reg_LED" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_HEX " "Found entity 10: reg_HEX" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""} { "Info" "ISGN_ENTITY_NAME" "11 hex7seg " "Found entity 11: hex7seg" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743653118121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653118121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable processor.v(59) " "Verilog HDL Implicit Net warning at processor.v(59): created implicit net for \"enable\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743653118136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:InstructionRegister " "Elaborating entity \"IR\" for hierarchy \"IR:InstructionRegister\"" {  } { { "processor.v" "InstructionRegister" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118143 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "instruction processor.v(560) " "Output port \"instruction\" at processor.v(560) has no driver" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 560 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743653118144 "|processor|IR:InstructionRegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DAPATATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DAPATATH\"" {  } { { "processor.v" "DAPATATH" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:DAPATATH\|PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"datapath:DAPATATH\|PC:ProgramCounter\"" {  } { { "processor.v" "ProgramCounter" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:DAPATATH\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"datapath:DAPATATH\|memory:Memory\"" {  } { { "processor.v" "Memory" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118163 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 255 processor.v(469) " "Verilog HDL warning at processor.v(469): number of words (5) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 469 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743653118175 "|processor|datapath:DAPATATH|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[0\] = 00010100 processor.v(471) " "Verilog HDL Display System Task info at processor.v(471): mem\[0\] = 00010100" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 471 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653118175 "|processor|datapath:DAPATATH|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[1\] = 10110110 processor.v(471) " "Verilog HDL Display System Task info at processor.v(471): mem\[1\] = 10110110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 471 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653118175 "|processor|datapath:DAPATATH|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[2\] = 11111000 processor.v(471) " "Verilog HDL Display System Task info at processor.v(471): mem\[2\] = 11111000" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 471 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653118175 "|processor|datapath:DAPATATH|memory:Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[3\] = 00000110 processor.v(471) " "Verilog HDL Display System Task info at processor.v(471): mem\[3\] = 00000110" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 471 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653118175 "|processor|datapath:DAPATATH|memory:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:DAPATATH\|register_file:RegisterFile " "Elaborating entity \"register_file\" for hierarchy \"datapath:DAPATATH\|register_file:RegisterFile\"" {  } { { "processor.v" "RegisterFile" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DAPATATH\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:DAPATATH\|ALU:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_LED reg_LED:REGLED " "Elaborating entity \"reg_LED\" for hierarchy \"reg_LED:REGLED\"" {  } { { "processor.v" "REGLED" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_HEX reg_HEX:H5 " "Elaborating entity \"reg_HEX\" for hierarchy \"reg_HEX:H5\"" {  } { { "processor.v" "H5" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg reg_HEX:H5\|hex7seg:SEG " "Elaborating entity \"hex7seg\" for hierarchy \"reg_HEX:H5\|hex7seg:SEG\"" {  } { { "processor.v" "SEG" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653118204 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743653118887 "|processor|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743653118887 "|processor|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743653118887 "|processor|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743653118887 "|processor|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743653118887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743653118935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg " "Generated suppressed messages file C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653119212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743653119326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743653119326 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743653119385 "|processor|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743653119385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743653119386 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743653119386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743653119386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743653119386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743653119404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  3 00:05:19 2025 " "Processing ended: Thu Apr  3 00:05:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743653119404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743653119404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743653119404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743653119404 ""}
