Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap axis_register_slice_v1_1_18 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axis_register_slice_v1_1_18 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 10:57:13 on Jun 21,2019
vlog -64 "+incdir+/home/dmonk/.cxl.ip/incl" -work axis_register_slice_v1_1_18 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axis_register_slice_v1_1_18/.cxl.verilog.axis_register_slice_v1_1_18.axis_register_slice_v1_1_18.lin64.cmf 
-- Compiling module axis_register_slice_v1_1_18_tdm_sample
-- Compiling module axis_register_slice_v1_1_18_multi_slr
-- Compiling module axis_register_slice_v1_1_18_middle_region_slr
-- Compiling module axis_register_slice_v1_1_18_source_region_slr
-- Compiling module axis_register_slice_v1_1_18_dest_region_slr
-- Compiling module axis_register_slice_v1_1_18_single_slr
-- Compiling module axis_register_slice_v1_1_18_axic_reg_srl_fifo
-- Compiling module axis_register_slice_v1_1_18_srl_rtl
-- Compiling module axis_register_slice_v1_1_18_axisc_register_slice
-- Compiling module axis_register_slice_v1_1_18_axis_register_slice

Top level modules:
	axis_register_slice_v1_1_18_axis_register_slice
End time: 10:57:13 on Jun 21,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
