%TF.GenerationSoftware,KiCad,Pcbnew,8.0.9*%
%TF.CreationDate,2025-09-23T01:05:25+07:00*%
%TF.ProjectId,CAN_Shield,43414e5f-5368-4696-956c-642e6b696361,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.9) date 2025-09-23 01:05:25*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,2.200000X2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,2.200000X2.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.140000X-0.140000X-0.170000X0.140000X-0.170000X0.140000X0.170000X-0.140000X0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.150000X-0.875000X-0.150000X0.875000X-0.150000X0.875000X0.150000X-0.875000X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.250000X-0.450000X-0.350000X0.450000X-0.350000X0.450000X0.350000X-0.450000X0.350000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.135000X-0.135000X-0.185000X0.135000X-0.185000X0.135000X0.185000X-0.135000X0.185000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16O,0.590000X2.050000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,1.700000X1.700000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,1*%
%TO.N,Net-(U4-CANH)*%
X27332900Y6604000D03*
D11*
%TO.P,U1,2,2*%
%TO.N,Net-(U4-CANL)*%
X30833100Y6604000D03*
%TD*%
D12*
%TO.P,C1,1*%
%TO.N,+3.3V*%
X34229000Y30972000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X35189000Y30972000D03*
%TD*%
%TO.P,C4,1*%
%TO.N,GND*%
X34229000Y25062000D03*
%TO.P,C4,2*%
%TO.N,/OSC1*%
X35189000Y25062000D03*
%TD*%
D13*
%TO.P,U2,1,TXCAN*%
%TO.N,/TXCAN*%
X35355000Y45974000D03*
%TO.P,U2,2,RXCAN*%
%TO.N,/RXCAN*%
X35355000Y44704000D03*
%TO.P,U2,3,CLKOUT/SOF*%
%TO.N,unconnected-(U2-CLKOUT{slash}SOF-Pad3)*%
X35355000Y43434000D03*
%TO.P,U2,4,~{TX0RTS}*%
%TO.N,unconnected-(U2-~{TX0RTS}-Pad4)*%
X35355000Y42164000D03*
%TO.P,U2,5,~{TX1RTS}*%
%TO.N,unconnected-(U2-~{TX1RTS}-Pad5)*%
X35355000Y40894000D03*
%TO.P,U2,6,~{TX2RTS}*%
%TO.N,unconnected-(U2-~{TX2RTS}-Pad6)*%
X35355000Y39624000D03*
%TO.P,U2,7,OSC2*%
%TO.N,/OSC2*%
X35355000Y38354000D03*
%TO.P,U2,8,OSC1*%
%TO.N,/OSC1*%
X35355000Y37084000D03*
%TO.P,U2,9,VSS*%
%TO.N,GND*%
X35355000Y35814000D03*
%TO.P,U2,10,~{RX1BF}*%
%TO.N,unconnected-(U2-~{RX1BF}-Pad10)*%
X44655000Y35814000D03*
%TO.P,U2,11,~{RX0BF}*%
%TO.N,unconnected-(U2-~{RX0BF}-Pad11)*%
X44655000Y37084000D03*
%TO.P,U2,12,~{INT}*%
%TO.N,/GPIO25*%
X44655000Y38354000D03*
%TO.P,U2,13,SCK*%
%TO.N,/GPIO11{slash}SPI0.SCLK*%
X44655000Y39624000D03*
%TO.P,U2,14,SI*%
%TO.N,/GPIO10{slash}SPI0.MOSI*%
X44655000Y40894000D03*
%TO.P,U2,15,SO*%
%TO.N,/GPIO9{slash}SPI0.MISO*%
X44655000Y42164000D03*
%TO.P,U2,16,~{CS}*%
%TO.N,/GPIO8{slash}SPI0.CE0*%
X44655000Y43434000D03*
%TO.P,U2,17,~{RESET}*%
%TO.N,Net-(U2-~{RESET})*%
X44655000Y44704000D03*
%TO.P,U2,18,VDD*%
%TO.N,+3V3*%
X44655000Y45974000D03*
%TD*%
D14*
%TO.P,X1,1,OSC*%
%TO.N,/OSC2*%
X20619000Y28057000D03*
%TO.P,X1,2,GND*%
%TO.N,GND*%
X22819000Y28057000D03*
%TO.P,X1,3,OSC*%
%TO.N,/OSC1*%
X22819000Y29817000D03*
%TO.P,X1,4,GND*%
%TO.N,GND*%
X20619000Y29817000D03*
%TD*%
D15*
%TO.P,R1,1*%
%TO.N,GND*%
X37089000Y30962000D03*
%TO.P,R1,2*%
%TO.N,Net-(U4-RS)*%
X38109000Y30962000D03*
%TD*%
D12*
%TO.P,C2,1*%
%TO.N,GND*%
X34229000Y29002000D03*
%TO.P,C2,2*%
%TO.N,+3V3*%
X35189000Y29002000D03*
%TD*%
D16*
%TO.P,U4,1,D*%
%TO.N,/TXCAN*%
X40249000Y24892000D03*
%TO.P,U4,2,GND*%
%TO.N,GND*%
X41519000Y24892000D03*
%TO.P,U4,3,VCC*%
%TO.N,+3.3V*%
X42799000Y24892000D03*
%TO.P,U4,4,R*%
%TO.N,/RXCAN*%
X44069000Y24892000D03*
%TO.P,U4,5,VREF*%
%TO.N,unconnected-(U4-VREF-Pad5)*%
X44069000Y30432000D03*
%TO.P,U4,6,CANL*%
%TO.N,Net-(U4-CANL)*%
X42799000Y30432000D03*
%TO.P,U4,7,CANH*%
%TO.N,Net-(U4-CANH)*%
X41519000Y30432000D03*
%TO.P,U4,8,RS*%
%TO.N,Net-(U4-RS)*%
X40249000Y30432000D03*
%TD*%
D12*
%TO.P,C3,1*%
%TO.N,GND*%
X34229000Y27032000D03*
%TO.P,C3,2*%
%TO.N,/OSC2*%
X35189000Y27032000D03*
%TD*%
D15*
%TO.P,R3,1*%
%TO.N,+3V3*%
X37089000Y26982000D03*
%TO.P,R3,2*%
%TO.N,Net-(U2-~{RESET})*%
X38109000Y26982000D03*
%TD*%
D12*
%TO.P,C6,1*%
%TO.N,Net-(C6-Pad1)*%
X34229000Y21122000D03*
%TO.P,C6,2*%
%TO.N,GND*%
X35189000Y21122000D03*
%TD*%
D15*
%TO.P,R5,1*%
%TO.N,Net-(U4-CANL)*%
X37089000Y23002000D03*
%TO.P,R5,2*%
%TO.N,Net-(U4-CANH)*%
X38109000Y23002000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,Net-(U4-CANL)*%
X37089000Y28972000D03*
%TO.P,R2,2*%
%TO.N,Net-(C5-Pad1)*%
X38109000Y28972000D03*
%TD*%
D12*
%TO.P,C5,1*%
%TO.N,Net-(C5-Pad1)*%
X34229000Y23092000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X35189000Y23092000D03*
%TD*%
D15*
%TO.P,R4,1*%
%TO.N,Net-(U4-CANH)*%
X37089000Y24992000D03*
%TO.P,R4,2*%
%TO.N,Net-(C6-Pad1)*%
X38109000Y24992000D03*
%TD*%
D17*
%TO.P,J1,1,Pin_1*%
%TO.N,+3V3*%
X8370000Y51230000D03*
D18*
%TO.P,J1,2,Pin_2*%
%TO.N,+5V*%
X8370000Y53770000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/GPIO2{slash}SDA1*%
X10910000Y51230000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,+5V*%
X10910000Y53770000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/GPIO3{slash}SCL1*%
X13450000Y51230000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,GND*%
X13450000Y53770000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/GPIO4{slash}GPCLK0*%
X15990000Y51230000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/GPIO14{slash}TXD0*%
X15990000Y53770000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,GND*%
X18530000Y51230000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/GPIO15{slash}RXD0*%
X18530000Y53770000D03*
%TO.P,J1,11,Pin_11*%
%TO.N,/GPIO17*%
X21070000Y51230000D03*
%TO.P,J1,12,Pin_12*%
%TO.N,/GPIO18{slash}PCM.CLK*%
X21070000Y53770000D03*
%TO.P,J1,13,Pin_13*%
%TO.N,/GPIO27*%
X23610000Y51230000D03*
%TO.P,J1,14,Pin_14*%
%TO.N,GND*%
X23610000Y53770000D03*
%TO.P,J1,15,Pin_15*%
%TO.N,/GPIO22*%
X26150000Y51230000D03*
%TO.P,J1,16,Pin_16*%
%TO.N,/GPIO23*%
X26150000Y53770000D03*
%TO.P,J1,17,Pin_17*%
%TO.N,+3V3*%
X28690000Y51230000D03*
%TO.P,J1,18,Pin_18*%
%TO.N,/GPIO24*%
X28690000Y53770000D03*
%TO.P,J1,19,Pin_19*%
%TO.N,/GPIO10{slash}SPI0.MOSI*%
X31230000Y51230000D03*
%TO.P,J1,20,Pin_20*%
%TO.N,GND*%
X31230000Y53770000D03*
%TO.P,J1,21,Pin_21*%
%TO.N,/GPIO9{slash}SPI0.MISO*%
X33770000Y51230000D03*
%TO.P,J1,22,Pin_22*%
%TO.N,/GPIO25*%
X33770000Y53770000D03*
%TO.P,J1,23,Pin_23*%
%TO.N,/GPIO11{slash}SPI0.SCLK*%
X36310000Y51230000D03*
%TO.P,J1,24,Pin_24*%
%TO.N,/GPIO8{slash}SPI0.CE0*%
X36310000Y53770000D03*
%TO.P,J1,25,Pin_25*%
%TO.N,GND*%
X38850000Y51230000D03*
%TO.P,J1,26,Pin_26*%
%TO.N,/GPIO7{slash}SPI0.CE1*%
X38850000Y53770000D03*
%TO.P,J1,27,Pin_27*%
%TO.N,/ID_SDA*%
X41390000Y51230000D03*
%TO.P,J1,28,Pin_28*%
%TO.N,/ID_SCL*%
X41390000Y53770000D03*
%TO.P,J1,29,Pin_29*%
%TO.N,/GPIO5*%
X43930000Y51230000D03*
%TO.P,J1,30,Pin_30*%
%TO.N,GND*%
X43930000Y53770000D03*
%TO.P,J1,31,Pin_31*%
%TO.N,/GPIO6*%
X46470000Y51230000D03*
%TO.P,J1,32,Pin_32*%
%TO.N,/GPIO12{slash}PWM0*%
X46470000Y53770000D03*
%TO.P,J1,33,Pin_33*%
%TO.N,/GPIO13{slash}PWM1*%
X49010000Y51230000D03*
%TO.P,J1,34,Pin_34*%
%TO.N,GND*%
X49010000Y53770000D03*
%TO.P,J1,35,Pin_35*%
%TO.N,/GPIO19{slash}PCM.FS*%
X51550000Y51230000D03*
%TO.P,J1,36,Pin_36*%
%TO.N,/GPIO16*%
X51550000Y53770000D03*
%TO.P,J1,37,Pin_37*%
%TO.N,/GPIO26*%
X54090000Y51230000D03*
%TO.P,J1,38,Pin_38*%
%TO.N,/GPIO20{slash}PCM.DIN*%
X54090000Y53770000D03*
%TO.P,J1,39,Pin_39*%
%TO.N,GND*%
X56630000Y51230000D03*
%TO.P,J1,40,Pin_40*%
%TO.N,/GPIO21{slash}PCM.DOUT*%
X56630000Y53770000D03*
%TD*%
M02*
