Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan  1 22:13:37 2024
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_cmod_a7_timing_summary_routed.rpt -pb hello_world_cmod_a7_timing_summary_routed.pb -rpx hello_world_cmod_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_cmod_a7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     53.087        0.000                      0                 4491        0.174        0.000                      0                 4491       41.160        0.000                       0                  1537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              53.087        0.000                      0                 4491        0.174        0.000                      0                 4491       41.160        0.000                       0                  1537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       53.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.087ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        29.966ns  (logic 4.247ns (14.173%)  route 25.719ns (85.827%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          3.742    33.617    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    33.741 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_16/O
                         net (fo=1, routed)           1.320    35.061    rvsteel_soc_instance/ram_instance/p_1_in[16]
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    88.148    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         88.148    
                         arrival time                         -35.061    
  -------------------------------------------------------------------
                         slack                                 53.087    

Slack (MET) :             53.821ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        29.231ns  (logic 4.247ns (14.529%)  route 24.984ns (85.471%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          2.950    32.825    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X32Y61         LUT5 (Prop_lut5_I4_O)        0.124    32.949 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_15/O
                         net (fo=1, routed)           1.378    34.326    rvsteel_soc_instance/ram_instance/p_1_in[17]
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    88.148    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         88.148    
                         arrival time                         -34.326    
  -------------------------------------------------------------------
                         slack                                 53.821    

Slack (MET) :             53.954ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        28.807ns  (logic 4.247ns (14.743%)  route 24.560ns (85.257%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          2.723    32.598    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.124    32.722 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_17/O
                         net (fo=1, routed)           1.181    33.903    rvsteel_soc_instance/ram_instance/p_0_in[3]
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    87.857    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         87.857    
                         arrival time                         -33.903    
  -------------------------------------------------------------------
                         slack                                 53.954    

Slack (MET) :             53.960ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        29.097ns  (logic 4.247ns (14.596%)  route 24.850ns (85.404%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.172 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          3.514    33.389    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    33.513 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_14/O
                         net (fo=1, routed)           0.680    34.193    rvsteel_soc_instance/ram_instance/p_1_in[15]
    RAMB36_X0Y12         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.477    88.172    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.257    88.429    
                         clock uncertainty           -0.035    88.394    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.241    88.153    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         88.153    
                         arrival time                         -34.193    
  -------------------------------------------------------------------
                         slack                                 53.960    

Slack (MET) :             53.990ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        29.062ns  (logic 4.247ns (14.614%)  route 24.815ns (85.386%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          3.348    33.223    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.124    33.347 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_3/O
                         net (fo=1, routed)           0.811    34.157    rvsteel_soc_instance/ram_instance/p_1_in[29]
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.241    88.148    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         88.148    
                         arrival time                         -34.157    
  -------------------------------------------------------------------
                         slack                                 53.990    

Slack (MET) :             54.027ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        29.025ns  (logic 4.247ns (14.632%)  route 24.778ns (85.368%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          3.035    32.910    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    33.034 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_5/O
                         net (fo=1, routed)           1.086    34.121    rvsteel_soc_instance/ram_instance/p_1_in[27]
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.241    88.148    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         88.148    
                         arrival time                         -34.121    
  -------------------------------------------------------------------
                         slack                                 54.027    

Slack (MET) :             54.067ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        28.985ns  (logic 4.247ns (14.652%)  route 24.738ns (85.348%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          3.060    32.935    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.124    33.059 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_7/O
                         net (fo=1, routed)           1.021    34.081    rvsteel_soc_instance/ram_instance/p_1_in[25]
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241    88.148    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         88.148    
                         arrival time                         -34.081    
  -------------------------------------------------------------------
                         slack                                 54.067    

Slack (MET) :             54.196ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        28.861ns  (logic 4.247ns (14.715%)  route 24.614ns (85.285%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.172 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          2.998    32.873    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    32.997 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_18/O
                         net (fo=1, routed)           0.960    33.957    rvsteel_soc_instance/ram_instance/p_1_in[11]
    RAMB36_X0Y12         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.477    88.172    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.257    88.429    
                         clock uncertainty           -0.035    88.394    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.241    88.153    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         88.153    
                         arrival time                         -33.957    
  -------------------------------------------------------------------
                         slack                                 54.196    

Slack (MET) :             54.280ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        28.777ns  (logic 4.247ns (14.758%)  route 24.530ns (85.242%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.172 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          3.166    33.041    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    33.165 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.707    33.872    rvsteel_soc_instance/ram_instance/p_1_in[13]
    RAMB36_X0Y12         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.477    88.172    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.257    88.429    
                         clock uncertainty           -0.035    88.394    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.241    88.153    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         88.153    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 54.280    

Slack (MET) :             54.466ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        28.586ns  (logic 4.247ns (14.857%)  route 24.339ns (85.143%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.552     5.096    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X12Y64         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDSE (Prop_fdse_C_Q)         0.478     5.574 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          1.220     6.793    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X12Y63         LUT4 (Prop_lut4_I2_O)        0.317     7.110 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.881     7.992    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.328     8.320 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         1.784    10.104    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118    10.222 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          1.653    11.875    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.326    12.201 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[17]_i_1/O
                         net (fo=133, routed)         4.056    16.257    rvsteel_soc_instance/rvsteel_core_instance/immediate_u_type[2]
    SLICE_X7Y90          MUXF7 (Prop_muxf7_S_O)       0.276    16.533 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4/O
                         net (fo=1, routed)           0.954    17.487    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[27]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299    17.786 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[27]_i_2/O
                         net (fo=22, routed)          3.036    20.822    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_5
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.946 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15/O
                         net (fo=1, routed)           0.000    20.946    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.516 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.541    22.057    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.313    22.370 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.667    23.037    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    23.161 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.968    24.129    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X14Y65         LUT5 (Prop_lut5_I1_O)        0.150    24.279 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.310    24.589    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.328    24.917 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.113    28.030    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.124    28.154 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1/O
                         net (fo=2, routed)           0.825    28.979    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[21]_i_1_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124    29.103 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5/O
                         net (fo=2, routed)           0.648    29.751    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_5_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    29.875 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=50, routed)          2.853    32.728    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.124    32.852 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_1_i_1/O
                         net (fo=1, routed)           0.829    33.682    rvsteel_soc_instance/ram_instance/p_1_in[31]
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.241    88.148    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         88.148    
                         arrival time                         -33.682    
  -------------------------------------------------------------------
                         slack                                 54.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.647%)  route 0.121ns (39.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.582     1.486    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[29]/Q
                         net (fo=4, routed)           0.121     1.747    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][28]
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  rvsteel_soc_instance/system_bus_instance/csr_mtval[29]_i_1/O
                         net (fo=1, routed)           0.000     1.792    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[29]_0
    SLICE_X6Y78          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.850     1.999    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[29]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.120     1.619    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.588     1.492    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.120     1.753    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X4Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.070     1.575    rvsteel_soc_instance/uart_instance/rx_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/uart_irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.587     1.491    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  rvsteel_soc_instance/uart_instance/uart_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  rvsteel_soc_instance/uart_instance/uart_irq_reg/Q
                         net (fo=6, routed)           0.123     1.754    rvsteel_soc_instance/rvsteel_core_instance/irq_external
    SLICE_X7Y64          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.856     2.006    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg/C
                         clock pessimism             -0.500     1.506    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.070     1.576    rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.588     1.492    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/Q
                         net (fo=2, routed)           0.113     1.746    rvsteel_soc_instance/uart_instance/p_2_in[4]
    SLICE_X6Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.052     1.559    rvsteel_soc_instance/uart_instance/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.589     1.493    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/Q
                         net (fo=7, routed)           0.130     1.764    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.048     1.812 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1_n_0
    SLICE_X5Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.860     2.009    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.107     1.613    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.757%)  route 0.110ns (37.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.557     1.461    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[26]/Q
                         net (fo=1, routed)           0.110     1.712    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.757 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[26]_i_1/O
                         net (fo=2, routed)           0.000     1.757    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[26]_i_1_n_0
    SLICE_X33Y63         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.824     1.974    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[26]/C
                         clock pessimism             -0.513     1.461    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.092     1.553    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.589     1.493    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/Q
                         net (fo=7, routed)           0.130     1.764    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]
    SLICE_X5Y61          LUT4 (Prop_lut4_I2_O)        0.045     1.809 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    rvsteel_soc_instance/uart_instance/rx_bit_counter[1]_i_1_n_0
    SLICE_X5Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.860     2.009    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.091     1.597    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.588     1.492    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/Q
                         net (fo=1, routed)           0.157     1.789    rvsteel_soc_instance/uart_instance/rx_register_reg_n_0_[0]
    SLICE_X7Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.070     1.577    rvsteel_soc_instance/uart_instance/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.562     1.466    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/Q
                         net (fo=1, routed)           0.141     1.771    rvsteel_soc_instance/rvsteel_core_instance/tx_register_reg[7][0]
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_2[0]
    SLICE_X10Y59         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.832     1.982    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.120     1.603    rvsteel_soc_instance/uart_instance/tx_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.563     1.467    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.757    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.802    rvsteel_soc_instance/uart_instance/p_0_in[10]
    SLICE_X8Y57          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.832     1.982    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism             -0.515     1.467    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.121     1.588    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y12   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y13   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y12   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y13   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y64    halt_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y83    reset_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X12Y64   rvsteel_soc_instance/ram_instance/read_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X12Y63   rvsteel_soc_instance/ram_instance/write_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y64    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y64    halt_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y64    halt_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X0Y83    reset_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X0Y83    reset_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X12Y64   rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X12Y64   rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X12Y63   rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X12Y63   rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y64    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y64    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y64    halt_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y64    halt_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X0Y83    reset_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X0Y83    reset_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X12Y64   rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X12Y64   rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X12Y63   rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X12Y63   rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y64    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y64    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.043ns (60.679%)  route 2.620ns (39.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.555     5.099    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.620     8.236    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.761 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.761    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.390ns (63.588%)  route 0.796ns (36.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.563     1.467    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.796     2.427    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.652 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.652    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.609ns  (logic 1.590ns (34.496%)  route 3.019ns (65.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.799     4.609    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.507     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.609ns  (logic 1.590ns (34.496%)  route 3.019ns (65.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.799     4.609    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.507     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.609ns  (logic 1.590ns (34.496%)  route 3.019ns (65.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.799     4.609    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.507     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.609ns  (logic 1.590ns (34.496%)  route 3.019ns (65.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.799     4.609    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.507     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.714ns (37.493%)  route 2.858ns (62.507%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.998     3.464    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.588 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=2, routed)           0.860     4.448    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     4.572 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.572    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.504     4.868    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.590ns (36.658%)  route 2.747ns (63.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.527     4.338    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.506     4.870    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.590ns (36.658%)  route 2.747ns (63.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.527     4.338    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.506     4.870    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.590ns (36.658%)  route 2.747ns (63.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.527     4.338    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.506     4.870    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.590ns (36.658%)  route 2.747ns (63.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.527     4.338    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.506     4.870    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 1.590ns (36.723%)  route 2.740ns (63.277%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.220     3.686    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     3.810 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.519     4.330    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        1.507     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.231ns (22.911%)  route 0.777ns (77.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.777     1.008    reset_IBUF
    SLICE_X0Y83          FDRE                                         r  reset_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.856     2.006    clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  reset_debounced_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.234ns (22.228%)  route 0.819ns (77.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.819     1.053    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.279ns (21.723%)  route 1.006ns (78.277%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.806     1.040    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.085 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=2, routed)           0.200     1.285    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.860     2.009    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C

Slack:                    inf
  Source:                 halt
                            (input port)
  Destination:            halt_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.224ns (17.304%)  route 1.072ns (82.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  halt (IN)
                         net (fo=0)                   0.000     0.000    halt
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  halt_IBUF_inst/O
                         net (fo=1, routed)           1.072     1.296    halt_IBUF
    SLICE_X5Y64          FDRE                                         r  halt_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.856     2.006    clock_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  halt_debounced_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.279ns (20.421%)  route 1.087ns (79.579%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.897     1.131    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.176 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.190     1.367    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.861     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.279ns (20.421%)  route 1.087ns (79.579%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.897     1.131    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.176 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.190     1.367    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.861     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.279ns (20.421%)  route 1.087ns (79.579%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.897     1.131    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.176 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.190     1.367    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.861     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.279ns (20.421%)  route 1.087ns (79.579%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.897     1.131    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.176 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.190     1.367    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.861     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.279ns (20.297%)  route 1.096ns (79.703%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.897     1.131    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.176 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.198     1.375    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.861     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.279ns (20.297%)  route 1.096ns (79.703%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.897     1.131    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.176 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.198     1.375    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1536, routed)        0.861     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/C





