
PortableGenerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008950  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08008b48  08008b48  00018b48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fa4  08008fa4  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  08008fa4  08008fa4  00018fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fac  08008fac  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fac  08008fac  00018fac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fb0  08008fb0  00018fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08008fb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c0  200001f8  080091ac  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  080091ac  000205b8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002022e  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029be1  00000000  00000000  00020271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ce0  00000000  00000000  00049e52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00013a38  00000000  00000000  0004db32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001910  00000000  00000000  00061570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014fe  00000000  00000000  00062e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002de8a  00000000  00000000  0006437e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002b013  00000000  00000000  00092208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00126c02  00000000  00000000  000bd21b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000057cc  00000000  00000000  001e3e20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  001e95ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200001f8 	.word	0x200001f8
 8000214:	00000000 	.word	0x00000000
 8000218:	08008b30 	.word	0x08008b30

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200001fc 	.word	0x200001fc
 8000234:	08008b30 	.word	0x08008b30

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	; 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2iz>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b28:	d215      	bcs.n	8000b56 <__aeabi_d2iz+0x36>
 8000b2a:	d511      	bpl.n	8000b50 <__aeabi_d2iz+0x30>
 8000b2c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b34:	d912      	bls.n	8000b5c <__aeabi_d2iz+0x3c>
 8000b36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d105      	bne.n	8000b68 <__aeabi_d2iz+0x48>
 8000b5c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	bf08      	it	eq
 8000b62:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__aeabi_d2f>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b78:	bf24      	itt	cs
 8000b7a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b7e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b82:	d90d      	bls.n	8000ba0 <__aeabi_d2f+0x30>
 8000b84:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b88:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b8c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b90:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b94:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b98:	bf08      	it	eq
 8000b9a:	f020 0001 	biceq.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ba4:	d121      	bne.n	8000bea <__aeabi_d2f+0x7a>
 8000ba6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000baa:	bfbc      	itt	lt
 8000bac:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	4770      	bxlt	lr
 8000bb2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bb6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bba:	f1c2 0218 	rsb	r2, r2, #24
 8000bbe:	f1c2 0c20 	rsb	ip, r2, #32
 8000bc2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bca:	bf18      	it	ne
 8000bcc:	f040 0001 	orrne.w	r0, r0, #1
 8000bd0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bdc:	ea40 000c 	orr.w	r0, r0, ip
 8000be0:	fa23 f302 	lsr.w	r3, r3, r2
 8000be4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be8:	e7cc      	b.n	8000b84 <__aeabi_d2f+0x14>
 8000bea:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bee:	d107      	bne.n	8000c00 <__aeabi_d2f+0x90>
 8000bf0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf4:	bf1e      	ittt	ne
 8000bf6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bfa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bfe:	4770      	bxne	lr
 8000c00:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <__aeabi_uldivmod>:
 8000c10:	b953      	cbnz	r3, 8000c28 <__aeabi_uldivmod+0x18>
 8000c12:	b94a      	cbnz	r2, 8000c28 <__aeabi_uldivmod+0x18>
 8000c14:	2900      	cmp	r1, #0
 8000c16:	bf08      	it	eq
 8000c18:	2800      	cmpeq	r0, #0
 8000c1a:	bf1c      	itt	ne
 8000c1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c20:	f04f 30ff 	movne.w	r0, #4294967295
 8000c24:	f000 b982 	b.w	8000f2c <__aeabi_idiv0>
 8000c28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c30:	f000 f806 	bl	8000c40 <__udivmoddi4>
 8000c34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3c:	b004      	add	sp, #16
 8000c3e:	4770      	bx	lr

08000c40 <__udivmoddi4>:
 8000c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c44:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000c46:	460d      	mov	r5, r1
 8000c48:	4604      	mov	r4, r0
 8000c4a:	460f      	mov	r7, r1
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d146      	bne.n	8000cde <__udivmoddi4+0x9e>
 8000c50:	428a      	cmp	r2, r1
 8000c52:	4694      	mov	ip, r2
 8000c54:	d95e      	bls.n	8000d14 <__udivmoddi4+0xd4>
 8000c56:	fab2 f382 	clz	r3, r2
 8000c5a:	b143      	cbz	r3, 8000c6e <__udivmoddi4+0x2e>
 8000c5c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c60:	f1c3 0220 	rsb	r2, r3, #32
 8000c64:	409f      	lsls	r7, r3
 8000c66:	409c      	lsls	r4, r3
 8000c68:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6c:	4317      	orrs	r7, r2
 8000c6e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c72:	fa1f f58c 	uxth.w	r5, ip
 8000c76:	0c22      	lsrs	r2, r4, #16
 8000c78:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c7c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c80:	fb01 f005 	mul.w	r0, r1, r5
 8000c84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c88:	4290      	cmp	r0, r2
 8000c8a:	d908      	bls.n	8000c9e <__udivmoddi4+0x5e>
 8000c8c:	eb1c 0202 	adds.w	r2, ip, r2
 8000c90:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c94:	d202      	bcs.n	8000c9c <__udivmoddi4+0x5c>
 8000c96:	4290      	cmp	r0, r2
 8000c98:	f200 8134 	bhi.w	8000f04 <__udivmoddi4+0x2c4>
 8000c9c:	4639      	mov	r1, r7
 8000c9e:	1a12      	subs	r2, r2, r0
 8000ca0:	b2a4      	uxth	r4, r4
 8000ca2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000caa:	fb00 f505 	mul.w	r5, r0, r5
 8000cae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cb2:	42a5      	cmp	r5, r4
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x88>
 8000cb6:	eb1c 0404 	adds.w	r4, ip, r4
 8000cba:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x86>
 8000cc0:	42a5      	cmp	r5, r4
 8000cc2:	f200 8119 	bhi.w	8000ef8 <__udivmoddi4+0x2b8>
 8000cc6:	4610      	mov	r0, r2
 8000cc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ccc:	1b64      	subs	r4, r4, r5
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11e      	cbz	r6, 8000cda <__udivmoddi4+0x9a>
 8000cd2:	40dc      	lsrs	r4, r3
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0xb4>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f000 80fc 	beq.w	8000ee0 <__udivmoddi4+0x2a0>
 8000ce8:	2100      	movs	r1, #0
 8000cea:	e9c6 0500 	strd	r0, r5, [r6]
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cf4:	fab3 f183 	clz	r1, r3
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d14c      	bne.n	8000d96 <__udivmoddi4+0x156>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f0c0 80f2 	bcc.w	8000ee6 <__udivmoddi4+0x2a6>
 8000d02:	4282      	cmp	r2, r0
 8000d04:	f240 80ef 	bls.w	8000ee6 <__udivmoddi4+0x2a6>
 8000d08:	4608      	mov	r0, r1
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d0e5      	beq.n	8000cda <__udivmoddi4+0x9a>
 8000d0e:	e9c6 4700 	strd	r4, r7, [r6]
 8000d12:	e7e2      	b.n	8000cda <__udivmoddi4+0x9a>
 8000d14:	b902      	cbnz	r2, 8000d18 <__udivmoddi4+0xd8>
 8000d16:	deff      	udf	#255	; 0xff
 8000d18:	fab2 f382 	clz	r3, r2
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	f040 809f 	bne.w	8000e60 <__udivmoddi4+0x220>
 8000d22:	1a8a      	subs	r2, r1, r2
 8000d24:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d28:	fa1f f78c 	uxth.w	r7, ip
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	fbb2 f5fe 	udiv	r5, r2, lr
 8000d32:	fb0e 2015 	mls	r0, lr, r5, r2
 8000d36:	0c22      	lsrs	r2, r4, #16
 8000d38:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d3c:	fb07 f005 	mul.w	r0, r7, r5
 8000d40:	4290      	cmp	r0, r2
 8000d42:	d90f      	bls.n	8000d64 <__udivmoddi4+0x124>
 8000d44:	eb1c 0202 	adds.w	r2, ip, r2
 8000d48:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d4c:	bf2c      	ite	cs
 8000d4e:	f04f 0901 	movcs.w	r9, #1
 8000d52:	f04f 0900 	movcc.w	r9, #0
 8000d56:	4290      	cmp	r0, r2
 8000d58:	d903      	bls.n	8000d62 <__udivmoddi4+0x122>
 8000d5a:	f1b9 0f00 	cmp.w	r9, #0
 8000d5e:	f000 80ce 	beq.w	8000efe <__udivmoddi4+0x2be>
 8000d62:	4645      	mov	r5, r8
 8000d64:	1a12      	subs	r2, r2, r0
 8000d66:	b2a4      	uxth	r4, r4
 8000d68:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d6c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d70:	fb00 f707 	mul.w	r7, r0, r7
 8000d74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d78:	42a7      	cmp	r7, r4
 8000d7a:	d908      	bls.n	8000d8e <__udivmoddi4+0x14e>
 8000d7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d80:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d84:	d202      	bcs.n	8000d8c <__udivmoddi4+0x14c>
 8000d86:	42a7      	cmp	r7, r4
 8000d88:	f200 80b3 	bhi.w	8000ef2 <__udivmoddi4+0x2b2>
 8000d8c:	4610      	mov	r0, r2
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d94:	e79c      	b.n	8000cd0 <__udivmoddi4+0x90>
 8000d96:	f1c1 0420 	rsb	r4, r1, #32
 8000d9a:	408b      	lsls	r3, r1
 8000d9c:	fa05 fc01 	lsl.w	ip, r5, r1
 8000da0:	fa22 f704 	lsr.w	r7, r2, r4
 8000da4:	40e5      	lsrs	r5, r4
 8000da6:	408a      	lsls	r2, r1
 8000da8:	431f      	orrs	r7, r3
 8000daa:	fa20 f304 	lsr.w	r3, r0, r4
 8000dae:	4088      	lsls	r0, r1
 8000db0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db4:	ea43 030c 	orr.w	r3, r3, ip
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dc0:	fbb5 fef8 	udiv	lr, r5, r8
 8000dc4:	fb08 551e 	mls	r5, r8, lr, r5
 8000dc8:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000dcc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dd0:	45a9      	cmp	r9, r5
 8000dd2:	d90e      	bls.n	8000df2 <__udivmoddi4+0x1b2>
 8000dd4:	197d      	adds	r5, r7, r5
 8000dd6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dda:	bf2c      	ite	cs
 8000ddc:	f04f 0b01 	movcs.w	fp, #1
 8000de0:	f04f 0b00 	movcc.w	fp, #0
 8000de4:	45a9      	cmp	r9, r5
 8000de6:	d903      	bls.n	8000df0 <__udivmoddi4+0x1b0>
 8000de8:	f1bb 0f00 	cmp.w	fp, #0
 8000dec:	f000 808d 	beq.w	8000f0a <__udivmoddi4+0x2ca>
 8000df0:	46d6      	mov	lr, sl
 8000df2:	eba5 0509 	sub.w	r5, r5, r9
 8000df6:	fa1f f983 	uxth.w	r9, r3
 8000dfa:	fbb5 f3f8 	udiv	r3, r5, r8
 8000dfe:	fb08 5513 	mls	r5, r8, r3, r5
 8000e02:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e06:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000e0a:	45ac      	cmp	ip, r5
 8000e0c:	d906      	bls.n	8000e1c <__udivmoddi4+0x1dc>
 8000e0e:	197d      	adds	r5, r7, r5
 8000e10:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e14:	d201      	bcs.n	8000e1a <__udivmoddi4+0x1da>
 8000e16:	45ac      	cmp	ip, r5
 8000e18:	d87e      	bhi.n	8000f18 <__udivmoddi4+0x2d8>
 8000e1a:	4643      	mov	r3, r8
 8000e1c:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000e20:	eba5 050c 	sub.w	r5, r5, ip
 8000e24:	fba3 9802 	umull	r9, r8, r3, r2
 8000e28:	4545      	cmp	r5, r8
 8000e2a:	46ce      	mov	lr, r9
 8000e2c:	46c4      	mov	ip, r8
 8000e2e:	d302      	bcc.n	8000e36 <__udivmoddi4+0x1f6>
 8000e30:	d106      	bne.n	8000e40 <__udivmoddi4+0x200>
 8000e32:	4548      	cmp	r0, r9
 8000e34:	d204      	bcs.n	8000e40 <__udivmoddi4+0x200>
 8000e36:	3b01      	subs	r3, #1
 8000e38:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e3c:	eb68 0c07 	sbc.w	ip, r8, r7
 8000e40:	2e00      	cmp	r6, #0
 8000e42:	d06f      	beq.n	8000f24 <__udivmoddi4+0x2e4>
 8000e44:	ebb0 020e 	subs.w	r2, r0, lr
 8000e48:	eb65 050c 	sbc.w	r5, r5, ip
 8000e4c:	40ca      	lsrs	r2, r1
 8000e4e:	fa05 f404 	lsl.w	r4, r5, r4
 8000e52:	40cd      	lsrs	r5, r1
 8000e54:	4618      	mov	r0, r3
 8000e56:	4314      	orrs	r4, r2
 8000e58:	2100      	movs	r1, #0
 8000e5a:	e9c6 4500 	strd	r4, r5, [r6]
 8000e5e:	e73c      	b.n	8000cda <__udivmoddi4+0x9a>
 8000e60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e64:	f1c3 0220 	rsb	r2, r3, #32
 8000e68:	4099      	lsls	r1, r3
 8000e6a:	409c      	lsls	r4, r3
 8000e6c:	40d5      	lsrs	r5, r2
 8000e6e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e72:	fa20 f202 	lsr.w	r2, r0, r2
 8000e76:	fa1f f78c 	uxth.w	r7, ip
 8000e7a:	fbb5 f0fe 	udiv	r0, r5, lr
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	fb0e 5510 	mls	r5, lr, r0, r5
 8000e84:	0c11      	lsrs	r1, r2, #16
 8000e86:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e8a:	fb00 f507 	mul.w	r5, r0, r7
 8000e8e:	428d      	cmp	r5, r1
 8000e90:	d90e      	bls.n	8000eb0 <__udivmoddi4+0x270>
 8000e92:	eb1c 0101 	adds.w	r1, ip, r1
 8000e96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9a:	bf2c      	ite	cs
 8000e9c:	f04f 0901 	movcs.w	r9, #1
 8000ea0:	f04f 0900 	movcc.w	r9, #0
 8000ea4:	428d      	cmp	r5, r1
 8000ea6:	d902      	bls.n	8000eae <__udivmoddi4+0x26e>
 8000ea8:	f1b9 0f00 	cmp.w	r9, #0
 8000eac:	d031      	beq.n	8000f12 <__udivmoddi4+0x2d2>
 8000eae:	4640      	mov	r0, r8
 8000eb0:	1b49      	subs	r1, r1, r5
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	fbb1 f5fe 	udiv	r5, r1, lr
 8000eb8:	fb0e 1115 	mls	r1, lr, r5, r1
 8000ebc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec0:	fb05 f107 	mul.w	r1, r5, r7
 8000ec4:	4291      	cmp	r1, r2
 8000ec6:	d907      	bls.n	8000ed8 <__udivmoddi4+0x298>
 8000ec8:	eb1c 0202 	adds.w	r2, ip, r2
 8000ecc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ed0:	d201      	bcs.n	8000ed6 <__udivmoddi4+0x296>
 8000ed2:	4291      	cmp	r1, r2
 8000ed4:	d823      	bhi.n	8000f1e <__udivmoddi4+0x2de>
 8000ed6:	4645      	mov	r5, r8
 8000ed8:	1a52      	subs	r2, r2, r1
 8000eda:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ede:	e726      	b.n	8000d2e <__udivmoddi4+0xee>
 8000ee0:	4631      	mov	r1, r6
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	e6f9      	b.n	8000cda <__udivmoddi4+0x9a>
 8000ee6:	1a84      	subs	r4, r0, r2
 8000ee8:	eb65 0203 	sbc.w	r2, r5, r3
 8000eec:	2001      	movs	r0, #1
 8000eee:	4617      	mov	r7, r2
 8000ef0:	e70b      	b.n	8000d0a <__udivmoddi4+0xca>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e74a      	b.n	8000d8e <__udivmoddi4+0x14e>
 8000ef8:	4464      	add	r4, ip
 8000efa:	3802      	subs	r0, #2
 8000efc:	e6e4      	b.n	8000cc8 <__udivmoddi4+0x88>
 8000efe:	3d02      	subs	r5, #2
 8000f00:	4462      	add	r2, ip
 8000f02:	e72f      	b.n	8000d64 <__udivmoddi4+0x124>
 8000f04:	3902      	subs	r1, #2
 8000f06:	4462      	add	r2, ip
 8000f08:	e6c9      	b.n	8000c9e <__udivmoddi4+0x5e>
 8000f0a:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f0e:	443d      	add	r5, r7
 8000f10:	e76f      	b.n	8000df2 <__udivmoddi4+0x1b2>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	e7cb      	b.n	8000eb0 <__udivmoddi4+0x270>
 8000f18:	3b02      	subs	r3, #2
 8000f1a:	443d      	add	r5, r7
 8000f1c:	e77e      	b.n	8000e1c <__udivmoddi4+0x1dc>
 8000f1e:	3d02      	subs	r5, #2
 8000f20:	4462      	add	r2, ip
 8000f22:	e7d9      	b.n	8000ed8 <__udivmoddi4+0x298>
 8000f24:	4618      	mov	r0, r3
 8000f26:	4631      	mov	r1, r6
 8000f28:	e6d7      	b.n	8000cda <__udivmoddi4+0x9a>
 8000f2a:	bf00      	nop

08000f2c <__aeabi_idiv0>:
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <AD9833_Init>:


extern SPI_HandleTypeDef hspi1;

	void AD9833_Init(void)
	{
 8000f30:	b508      	push	{r3, lr}
    // Reset the AD9833 module
    HAL_SPI_Transmit(&hspi1, (uint8_t*)AD9833_REG_CMD, 1, HAL_MAX_DELAY);
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	2201      	movs	r2, #1
 8000f38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f3c:	4801      	ldr	r0, [pc, #4]	; (8000f44 <AD9833_Init+0x14>)
 8000f3e:	f004 f827 	bl	8004f90 <HAL_SPI_Transmit>
	}
 8000f42:	bd08      	pop	{r3, pc}
 8000f44:	200002fc 	.word	0x200002fc

08000f48 <AD9833_SetFrequency>:

	void AD9833_SetFrequency(uint32_t frequency)
	{
 8000f48:	b510      	push	{r4, lr}
 8000f4a:	b082      	sub	sp, #8
	    uint16_t freq_reg = (frequency * 268435456) / 25000000;
 8000f4c:	0703      	lsls	r3, r0, #28
 8000f4e:	4a0f      	ldr	r2, [pc, #60]	; (8000f8c <AD9833_SetFrequency+0x44>)
 8000f50:	fba2 2303 	umull	r2, r3, r2, r3
 8000f54:	0ddb      	lsrs	r3, r3, #23
	    uint16_t upper = (uint16_t)((freq_reg >> 14) & 0x3FFF);

	    lower <<= 2;
	    upper <<= 2;

	    uint16_t lower_data = AD9833_REG_FREQ0 | lower;
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f5c:	f8ad 3006 	strh.w	r3, [sp, #6]
	    uint16_t upper_data = AD9833_REG_FREQ0 | upper;
 8000f60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f64:	f8ad 3004 	strh.w	r3, [sp, #4]

	    HAL_SPI_Transmit(&hspi1, (uint8_t*)&lower_data, 1, HAL_MAX_DELAY);
 8000f68:	4c09      	ldr	r4, [pc, #36]	; (8000f90 <AD9833_SetFrequency+0x48>)
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f10d 0106 	add.w	r1, sp, #6
 8000f74:	4620      	mov	r0, r4
 8000f76:	f004 f80b 	bl	8004f90 <HAL_SPI_Transmit>
	    HAL_SPI_Transmit(&hspi1, (uint8_t*)&upper_data, 1, HAL_MAX_DELAY);
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7e:	2201      	movs	r2, #1
 8000f80:	a901      	add	r1, sp, #4
 8000f82:	4620      	mov	r0, r4
 8000f84:	f004 f804 	bl	8004f90 <HAL_SPI_Transmit>
	}
 8000f88:	b002      	add	sp, #8
 8000f8a:	bd10      	pop	{r4, pc}
 8000f8c:	55e63b89 	.word	0x55e63b89
 8000f90:	200002fc 	.word	0x200002fc

08000f94 <AD9833_SetWaveform>:
	void AD9833_SetWaveform(uint16_t waveform)
	{
 8000f94:	b508      	push	{r3, lr}
	    HAL_SPI_Transmit(&hspi1, (uint8_t*)(AD9833_REG_CMD | waveform), 1, HAL_MAX_DELAY);
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
 8000fa0:	4801      	ldr	r0, [pc, #4]	; (8000fa8 <AD9833_SetWaveform+0x14>)
 8000fa2:	f003 fff5 	bl	8004f90 <HAL_SPI_Transmit>
	}
 8000fa6:	bd08      	pop	{r3, pc}
 8000fa8:	200002fc 	.word	0x200002fc

08000fac <TPL0102_Write>:
    // Set digipot to 50k ohm value at the start ==> offset 0V
    TPL0102_Write(hi2c, CHANNEL_0, 128);
    TPL0102_Write(hi2c, CHANNEL_1, 128);
}

void TPL0102_Write(I2C_HandleTypeDef *hi2c, uint8_t channel, uint8_t value) {
 8000fac:	b500      	push	{lr}
 8000fae:	b085      	sub	sp, #20
    uint8_t data[2] = {channel, value};
 8000fb0:	f88d 100c 	strb.w	r1, [sp, #12]
 8000fb4:	f88d 200d 	strb.w	r2, [sp, #13]
    HAL_I2C_Master_Transmit(hi2c, (uint16_t)(TPL0102_ADDR<<1), data, 2, HAL_MAX_DELAY);
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fbc:	9300      	str	r3, [sp, #0]
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	aa03      	add	r2, sp, #12
 8000fc2:	21a0      	movs	r1, #160	; 0xa0
 8000fc4:	f002 fb1a 	bl	80035fc <HAL_I2C_Master_Transmit>
}
 8000fc8:	b005      	add	sp, #20
 8000fca:	f85d fb04 	ldr.w	pc, [sp], #4

08000fce <TPL0102_Init>:
void TPL0102_Init(I2C_HandleTypeDef *hi2c) {
 8000fce:	b510      	push	{r4, lr}
 8000fd0:	4604      	mov	r4, r0
    TPL0102_Write(hi2c, CHANNEL_0, 128);
 8000fd2:	2280      	movs	r2, #128	; 0x80
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	f7ff ffe9 	bl	8000fac <TPL0102_Write>
    TPL0102_Write(hi2c, CHANNEL_1, 128);
 8000fda:	2280      	movs	r2, #128	; 0x80
 8000fdc:	2110      	movs	r1, #16
 8000fde:	4620      	mov	r0, r4
 8000fe0:	f7ff ffe4 	bl	8000fac <TPL0102_Write>
}
 8000fe4:	bd10      	pop	{r4, pc}
	...

08000fe8 <DelayInit>:
  DelayUS(20);
}

static void DelayInit(void)
{
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <DelayInit+0x3c>)
 8000fea:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8000fee:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8000ff2:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000ff6:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8000ffa:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000ffe:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001002:	f5a3 435d 	sub.w	r3, r3, #56576	; 0xdd00
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	f022 0201 	bic.w	r2, r2, #1
 800100c:	601a      	str	r2, [r3, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	f042 0201 	orr.w	r2, r2, #1
 8001014:	601a      	str	r2, [r3, #0]

  DWT->CYCCNT = 0;
 8001016:	2200      	movs	r2, #0
 8001018:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800101a:	bf00      	nop
  __ASM volatile ("NOP");
 800101c:	bf00      	nop
  __ASM volatile ("NOP");
 800101e:	bf00      	nop
}
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001028:	b082      	sub	sp, #8
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <DelayUS+0x28>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a09      	ldr	r2, [pc, #36]	; (8001054 <DelayUS+0x2c>)
 8001030:	fba2 2303 	umull	r2, r3, r2, r3
 8001034:	0c9b      	lsrs	r3, r3, #18
 8001036:	fb03 f000 	mul.w	r0, r3, r0
  uint32_t start = DWT->CYCCNT;
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <DelayUS+0x30>)
 800103c:	685a      	ldr	r2, [r3, #4]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <DelayUS+0x30>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	1a9b      	subs	r3, r3, r2
 8001044:	9301      	str	r3, [sp, #4]
  } while(cnt < cycles);
 8001046:	9b01      	ldr	r3, [sp, #4]
 8001048:	4283      	cmp	r3, r0
 800104a:	d3f8      	bcc.n	800103e <DelayUS+0x16>
}
 800104c:	b002      	add	sp, #8
 800104e:	4770      	bx	lr
 8001050:	20000024 	.word	0x20000024
 8001054:	431bde83 	.word	0x431bde83
 8001058:	e0001000 	.word	0xe0001000

0800105c <ExpanderWrite>:
{
 800105c:	b500      	push	{lr}
 800105e:	b085      	sub	sp, #20
  uint8_t data = _data | dpBacklight;
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <ExpanderWrite+0x28>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	4318      	orrs	r0, r3
 8001066:	f88d 000f 	strb.w	r0, [sp, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800106a:	230a      	movs	r3, #10
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	2301      	movs	r3, #1
 8001070:	f10d 020f 	add.w	r2, sp, #15
 8001074:	214e      	movs	r1, #78	; 0x4e
 8001076:	4804      	ldr	r0, [pc, #16]	; (8001088 <ExpanderWrite+0x2c>)
 8001078:	f002 fac0 	bl	80035fc <HAL_I2C_Master_Transmit>
}
 800107c:	b005      	add	sp, #20
 800107e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001082:	bf00      	nop
 8001084:	20000214 	.word	0x20000214
 8001088:	200002a8 	.word	0x200002a8

0800108c <PulseEnable>:
{
 800108c:	b510      	push	{r4, lr}
 800108e:	4604      	mov	r4, r0
  ExpanderWrite(_data | ENABLE);
 8001090:	f040 0004 	orr.w	r0, r0, #4
 8001094:	f7ff ffe2 	bl	800105c <ExpanderWrite>
  DelayUS(20);
 8001098:	2014      	movs	r0, #20
 800109a:	f7ff ffc5 	bl	8001028 <DelayUS>
  ExpanderWrite(_data & ~ENABLE);
 800109e:	f004 00fb 	and.w	r0, r4, #251	; 0xfb
 80010a2:	f7ff ffdb 	bl	800105c <ExpanderWrite>
  DelayUS(20);
 80010a6:	2014      	movs	r0, #20
 80010a8:	f7ff ffbe 	bl	8001028 <DelayUS>
}
 80010ac:	bd10      	pop	{r4, pc}

080010ae <Write4Bits>:
{
 80010ae:	b510      	push	{r4, lr}
 80010b0:	4604      	mov	r4, r0
  ExpanderWrite(value);
 80010b2:	f7ff ffd3 	bl	800105c <ExpanderWrite>
  PulseEnable(value);
 80010b6:	4620      	mov	r0, r4
 80010b8:	f7ff ffe8 	bl	800108c <PulseEnable>
}
 80010bc:	bd10      	pop	{r4, pc}

080010be <Send>:
{
 80010be:	b538      	push	{r3, r4, r5, lr}
 80010c0:	460d      	mov	r5, r1
  uint8_t highnib = value & 0xF0;
 80010c2:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
  uint8_t lownib = (value<<4) & 0xF0;
 80010c6:	0104      	lsls	r4, r0, #4
 80010c8:	b2e4      	uxtb	r4, r4
  Write4Bits((highnib)|mode);
 80010ca:	ea43 0001 	orr.w	r0, r3, r1
 80010ce:	f7ff ffee 	bl	80010ae <Write4Bits>
  Write4Bits((lownib)|mode);
 80010d2:	ea44 0005 	orr.w	r0, r4, r5
 80010d6:	f7ff ffea 	bl	80010ae <Write4Bits>
}
 80010da:	bd38      	pop	{r3, r4, r5, pc}

080010dc <SendCommand>:
{
 80010dc:	b508      	push	{r3, lr}
  Send(cmd, 0);
 80010de:	2100      	movs	r1, #0
 80010e0:	f7ff ffed 	bl	80010be <Send>
}
 80010e4:	bd08      	pop	{r3, pc}

080010e6 <SendChar>:
{
 80010e6:	b508      	push	{r3, lr}
  Send(ch, RS);
 80010e8:	2101      	movs	r1, #1
 80010ea:	f7ff ffe8 	bl	80010be <Send>
}
 80010ee:	bd08      	pop	{r3, pc}

080010f0 <HD44780_Clear>:
{
 80010f0:	b508      	push	{r3, lr}
  SendCommand(LCD_CLEARDISPLAY);
 80010f2:	2001      	movs	r0, #1
 80010f4:	f7ff fff2 	bl	80010dc <SendCommand>
  DelayUS(2000);
 80010f8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010fc:	f7ff ff94 	bl	8001028 <DelayUS>
}
 8001100:	bd08      	pop	{r3, pc}

08001102 <HD44780_Home>:
{
 8001102:	b508      	push	{r3, lr}
  SendCommand(LCD_RETURNHOME);
 8001104:	2002      	movs	r0, #2
 8001106:	f7ff ffe9 	bl	80010dc <SendCommand>
  DelayUS(2000);
 800110a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800110e:	f7ff ff8b 	bl	8001028 <DelayUS>
}
 8001112:	bd08      	pop	{r3, pc}

08001114 <HD44780_SetCursor>:
{
 8001114:	b510      	push	{r4, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	4684      	mov	ip, r0
 800111a:	468e      	mov	lr, r1
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <HD44780_SetCursor+0x3c>)
 800111e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001120:	ac04      	add	r4, sp, #16
 8001122:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001126:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <HD44780_SetCursor+0x40>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	4573      	cmp	r3, lr
 800112c:	d802      	bhi.n	8001134 <HD44780_SetCursor+0x20>
    row = dpRows-1;
 800112e:	3b01      	subs	r3, #1
 8001130:	fa5f fe83 	uxtb.w	lr, r3
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001134:	ab04      	add	r3, sp, #16
 8001136:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 800113a:	f85e 0c10 	ldr.w	r0, [lr, #-16]
 800113e:	4460      	add	r0, ip
 8001140:	b240      	sxtb	r0, r0
 8001142:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8001146:	b2c0      	uxtb	r0, r0
 8001148:	f7ff ffc8 	bl	80010dc <SendCommand>
}
 800114c:	b004      	add	sp, #16
 800114e:	bd10      	pop	{r4, pc}
 8001150:	08008b48 	.word	0x08008b48
 8001154:	20000218 	.word	0x20000218

08001158 <HD44780_Display>:
{
 8001158:	b508      	push	{r3, lr}
  dpControl |= LCD_DISPLAYON;
 800115a:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HD44780_Display+0x18>)
 800115c:	7818      	ldrb	r0, [r3, #0]
 800115e:	f040 0004 	orr.w	r0, r0, #4
 8001162:	7018      	strb	r0, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001164:	f040 0008 	orr.w	r0, r0, #8
 8001168:	f7ff ffb8 	bl	80010dc <SendCommand>
}
 800116c:	bd08      	pop	{r3, pc}
 800116e:	bf00      	nop
 8001170:	20000215 	.word	0x20000215

08001174 <HD44780_Blink>:
{
 8001174:	b508      	push	{r3, lr}
  dpControl |= LCD_BLINKON;
 8001176:	4b05      	ldr	r3, [pc, #20]	; (800118c <HD44780_Blink+0x18>)
 8001178:	7818      	ldrb	r0, [r3, #0]
 800117a:	f040 0001 	orr.w	r0, r0, #1
 800117e:	7018      	strb	r0, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001180:	f040 0008 	orr.w	r0, r0, #8
 8001184:	f7ff ffaa 	bl	80010dc <SendCommand>
}
 8001188:	bd08      	pop	{r3, pc}
 800118a:	bf00      	nop
 800118c:	20000215 	.word	0x20000215

08001190 <HD44780_CreateSpecialChar>:
{
 8001190:	b538      	push	{r3, r4, r5, lr}
 8001192:	460d      	mov	r5, r1
  location &= 0x7;
 8001194:	f000 0007 	and.w	r0, r0, #7
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001198:	00c0      	lsls	r0, r0, #3
 800119a:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 800119e:	f7ff ff9d 	bl	80010dc <SendCommand>
  for (int i=0; i<8; i++)
 80011a2:	2400      	movs	r4, #0
 80011a4:	e003      	b.n	80011ae <HD44780_CreateSpecialChar+0x1e>
    SendChar(charmap[i]);
 80011a6:	5d28      	ldrb	r0, [r5, r4]
 80011a8:	f7ff ff9d 	bl	80010e6 <SendChar>
  for (int i=0; i<8; i++)
 80011ac:	3401      	adds	r4, #1
 80011ae:	2c07      	cmp	r4, #7
 80011b0:	ddf9      	ble.n	80011a6 <HD44780_CreateSpecialChar+0x16>
}
 80011b2:	bd38      	pop	{r3, r4, r5, pc}

080011b4 <HD44780_Init>:
{
 80011b4:	b508      	push	{r3, lr}
  dpRows = rows;
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <HD44780_Init+0xb8>)
 80011b8:	7018      	strb	r0, [r3, #0]
  dpBacklight = LCD_BACKLIGHT;
 80011ba:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <HD44780_Init+0xbc>)
 80011bc:	2208      	movs	r2, #8
 80011be:	701a      	strb	r2, [r3, #0]
  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80011c0:	4b2c      	ldr	r3, [pc, #176]	; (8001274 <HD44780_Init+0xc0>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	701a      	strb	r2, [r3, #0]
  if (dpRows > 1)
 80011c6:	2801      	cmp	r0, #1
 80011c8:	d94b      	bls.n	8001262 <HD44780_Init+0xae>
    dpFunction |= LCD_2LINE;
 80011ca:	2208      	movs	r2, #8
 80011cc:	701a      	strb	r2, [r3, #0]
  DelayInit();
 80011ce:	f7ff ff0b 	bl	8000fe8 <DelayInit>
  HAL_Delay(50);
 80011d2:	2032      	movs	r0, #50	; 0x32
 80011d4:	f001 f87c 	bl	80022d0 <HAL_Delay>
  ExpanderWrite(dpBacklight);
 80011d8:	4b25      	ldr	r3, [pc, #148]	; (8001270 <HD44780_Init+0xbc>)
 80011da:	7818      	ldrb	r0, [r3, #0]
 80011dc:	f7ff ff3e 	bl	800105c <ExpanderWrite>
  HAL_Delay(1000);
 80011e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011e4:	f001 f874 	bl	80022d0 <HAL_Delay>
  Write4Bits(0x03 << 4);
 80011e8:	2030      	movs	r0, #48	; 0x30
 80011ea:	f7ff ff60 	bl	80010ae <Write4Bits>
  DelayUS(4500);
 80011ee:	f241 1094 	movw	r0, #4500	; 0x1194
 80011f2:	f7ff ff19 	bl	8001028 <DelayUS>
  Write4Bits(0x03 << 4);
 80011f6:	2030      	movs	r0, #48	; 0x30
 80011f8:	f7ff ff59 	bl	80010ae <Write4Bits>
  DelayUS(4500);
 80011fc:	f241 1094 	movw	r0, #4500	; 0x1194
 8001200:	f7ff ff12 	bl	8001028 <DelayUS>
  Write4Bits(0x03 << 4);
 8001204:	2030      	movs	r0, #48	; 0x30
 8001206:	f7ff ff52 	bl	80010ae <Write4Bits>
  DelayUS(4500);
 800120a:	f241 1094 	movw	r0, #4500	; 0x1194
 800120e:	f7ff ff0b 	bl	8001028 <DelayUS>
  Write4Bits(0x02 << 4);
 8001212:	2020      	movs	r0, #32
 8001214:	f7ff ff4b 	bl	80010ae <Write4Bits>
  DelayUS(100);
 8001218:	2064      	movs	r0, #100	; 0x64
 800121a:	f7ff ff05 	bl	8001028 <DelayUS>
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <HD44780_Init+0xc0>)
 8001220:	7818      	ldrb	r0, [r3, #0]
 8001222:	f040 0020 	orr.w	r0, r0, #32
 8001226:	f7ff ff59 	bl	80010dc <SendCommand>
  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800122a:	4b13      	ldr	r3, [pc, #76]	; (8001278 <HD44780_Init+0xc4>)
 800122c:	2204      	movs	r2, #4
 800122e:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001230:	f7ff ff92 	bl	8001158 <HD44780_Display>
  HD44780_Clear();
 8001234:	f7ff ff5c 	bl	80010f0 <HD44780_Clear>
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001238:	4b10      	ldr	r3, [pc, #64]	; (800127c <HD44780_Init+0xc8>)
 800123a:	2202      	movs	r2, #2
 800123c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 800123e:	2006      	movs	r0, #6
 8001240:	f7ff ff4c 	bl	80010dc <SendCommand>
  DelayUS(4500);
 8001244:	f241 1094 	movw	r0, #4500	; 0x1194
 8001248:	f7ff feee 	bl	8001028 <DelayUS>
  HD44780_CreateSpecialChar(0, special1);
 800124c:	490c      	ldr	r1, [pc, #48]	; (8001280 <HD44780_Init+0xcc>)
 800124e:	2000      	movs	r0, #0
 8001250:	f7ff ff9e 	bl	8001190 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001254:	490b      	ldr	r1, [pc, #44]	; (8001284 <HD44780_Init+0xd0>)
 8001256:	2001      	movs	r0, #1
 8001258:	f7ff ff9a 	bl	8001190 <HD44780_CreateSpecialChar>
  HD44780_Home();
 800125c:	f7ff ff51 	bl	8001102 <HD44780_Home>
}
 8001260:	bd08      	pop	{r3, pc}
    dpFunction |= LCD_5x10DOTS;
 8001262:	4b04      	ldr	r3, [pc, #16]	; (8001274 <HD44780_Init+0xc0>)
 8001264:	2204      	movs	r2, #4
 8001266:	701a      	strb	r2, [r3, #0]
 8001268:	e7b1      	b.n	80011ce <HD44780_Init+0x1a>
 800126a:	bf00      	nop
 800126c:	20000218 	.word	0x20000218
 8001270:	20000214 	.word	0x20000214
 8001274:	20000216 	.word	0x20000216
 8001278:	20000215 	.word	0x20000215
 800127c:	20000217 	.word	0x20000217
 8001280:	20000000 	.word	0x20000000
 8001284:	20000008 	.word	0x20000008

08001288 <HD44780_PrintStr>:
{
 8001288:	b510      	push	{r4, lr}
 800128a:	4604      	mov	r4, r0
  while(*c) SendChar(*c++);
 800128c:	e002      	b.n	8001294 <HD44780_PrintStr+0xc>
 800128e:	3401      	adds	r4, #1
 8001290:	f7ff ff29 	bl	80010e6 <SendChar>
 8001294:	7820      	ldrb	r0, [r4, #0]
 8001296:	2800      	cmp	r0, #0
 8001298:	d1f9      	bne.n	800128e <HD44780_PrintStr+0x6>
}
 800129a:	bd10      	pop	{r4, pc}

0800129c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800129c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800129e:	b089      	sub	sp, #36	; 0x24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	2400      	movs	r4, #0
 80012a2:	9403      	str	r4, [sp, #12]
 80012a4:	9404      	str	r4, [sp, #16]
 80012a6:	9405      	str	r4, [sp, #20]
 80012a8:	9406      	str	r4, [sp, #24]
 80012aa:	9407      	str	r4, [sp, #28]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80012ac:	4b1f      	ldr	r3, [pc, #124]	; (800132c <MX_GPIO_Init+0x90>)
 80012ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b0:	f042 0201 	orr.w	r2, r2, #1
 80012b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80012b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b8:	f002 0201 	and.w	r2, r2, #1
 80012bc:	9201      	str	r2, [sp, #4]
 80012be:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80012c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012c2:	f042 0202 	orr.w	r2, r2, #2
 80012c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80012c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	9302      	str	r3, [sp, #8]
 80012d0:	9b02      	ldr	r3, [sp, #8]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 80012d2:	4f17      	ldr	r7, [pc, #92]	; (8001330 <MX_GPIO_Init+0x94>)
 80012d4:	4622      	mov	r2, r4
 80012d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012da:	4638      	mov	r0, r7
 80012dc:	f001 ffdd 	bl	800329a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80012e0:	4d14      	ldr	r5, [pc, #80]	; (8001334 <MX_GPIO_Init+0x98>)
 80012e2:	4622      	mov	r2, r4
 80012e4:	2110      	movs	r1, #16
 80012e6:	4628      	mov	r0, r5
 80012e8:	f001 ffd7 	bl	800329a <HAL_GPIO_WritePin>

	/*Configure GPIO pins : button_1_Pin button_2_Pin button_3_Pin button_4_Pin
                           Encoder_SW_Pin */
	GPIO_InitStruct.Pin = button_1_Pin|button_2_Pin|button_3_Pin|button_4_Pin
 80012ec:	f648 4306 	movw	r3, #35846	; 0x8c06
 80012f0:	9303      	str	r3, [sp, #12]
			|Encoder_SW_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f2:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	9405      	str	r4, [sp, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f6:	a903      	add	r1, sp, #12
 80012f8:	4628      	mov	r0, r5
 80012fa:	f001 fee3 	bl	80030c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : Relay_Pin */
	GPIO_InitStruct.Pin = Relay_Pin;
 80012fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001302:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2601      	movs	r6, #1
 8001306:	9604      	str	r6, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130a:	9406      	str	r4, [sp, #24]
	HAL_GPIO_Init(Relay_GPIO_Port, &GPIO_InitStruct);
 800130c:	a903      	add	r1, sp, #12
 800130e:	4638      	mov	r0, r7
 8001310:	f001 fed8 	bl	80030c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001314:	2310      	movs	r3, #16
 8001316:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001318:	9604      	str	r6, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131c:	9406      	str	r4, [sp, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131e:	a903      	add	r1, sp, #12
 8001320:	4628      	mov	r0, r5
 8001322:	f001 fecf 	bl	80030c4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001326:	b009      	add	sp, #36	; 0x24
 8001328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800132a:	bf00      	nop
 800132c:	40021000 	.word	0x40021000
 8001330:	42020000 	.word	0x42020000
 8001334:	42020400 	.word	0x42020400

08001338 <HAL_ADC_ConvCpltCallback>:
{
 8001338:	b508      	push	{r3, lr}
	adc_value = HAL_ADC_GetValue(&hadc1);
 800133a:	4803      	ldr	r0, [pc, #12]	; (8001348 <HAL_ADC_ConvCpltCallback+0x10>)
 800133c:	f001 f8d0 	bl	80024e0 <HAL_ADC_GetValue>
 8001340:	4b02      	ldr	r3, [pc, #8]	; (800134c <HAL_ADC_ConvCpltCallback+0x14>)
 8001342:	6018      	str	r0, [r3, #0]
}
 8001344:	bd08      	pop	{r3, pc}
 8001346:	bf00      	nop
 8001348:	20000240 	.word	0x20000240
 800134c:	20000224 	.word	0x20000224

08001350 <adc_voltage>:
{
 8001350:	b508      	push	{r3, lr}
 8001352:	ed2d 8b02 	vpush	{d8}
	float adc_voltage = (adc_value/4095.0)*reference;
 8001356:	f7ff f8b9 	bl	80004cc <__aeabi_ui2d>
 800135a:	a315      	add	r3, pc, #84	; (adr r3, 80013b0 <adc_voltage+0x60>)
 800135c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001360:	f7ff fa58 	bl	8000814 <__aeabi_ddiv>
 8001364:	2200      	movs	r2, #0
 8001366:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <adc_voltage+0x58>)
 8001368:	f7ff f92a 	bl	80005c0 <__aeabi_dmul>
 800136c:	f7ff fc00 	bl	8000b70 <__aeabi_d2f>
 8001370:	ee08 0a10 	vmov	s16, r0
	if(adc_voltage <= 3.5)
 8001374:	eef0 7a0c 	vmov.f32	s15, #12	; 0x40600000  3.5
 8001378:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800137c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001380:	d809      	bhi.n	8001396 <adc_voltage+0x46>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001382:	2201      	movs	r2, #1
 8001384:	2110      	movs	r1, #16
 8001386:	4809      	ldr	r0, [pc, #36]	; (80013ac <adc_voltage+0x5c>)
 8001388:	f001 ff87 	bl	800329a <HAL_GPIO_WritePin>
}
 800138c:	eeb0 0a48 	vmov.f32	s0, s16
 8001390:	ecbd 8b02 	vpop	{d8}
 8001394:	bd08      	pop	{r3, pc}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	2110      	movs	r1, #16
 800139a:	4804      	ldr	r0, [pc, #16]	; (80013ac <adc_voltage+0x5c>)
 800139c:	f001 ff7d 	bl	800329a <HAL_GPIO_WritePin>
	return adc_voltage;
 80013a0:	e7f4      	b.n	800138c <adc_voltage+0x3c>
 80013a2:	bf00      	nop
 80013a4:	f3af 8000 	nop.w
 80013a8:	40080000 	.word	0x40080000
 80013ac:	42020400 	.word	0x42020400
 80013b0:	00000000 	.word	0x00000000
 80013b4:	40affe00 	.word	0x40affe00

080013b8 <RotaryEncoderUpdate>:
	encoderValue=TIM1->CNT;
 80013b8:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <RotaryEncoderUpdate+0x28>)
 80013ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013bc:	4a09      	ldr	r2, [pc, #36]	; (80013e4 <RotaryEncoderUpdate+0x2c>)
 80013be:	6013      	str	r3, [r2, #0]
	if(encoderValue != encoderValueOld)
 80013c0:	4a09      	ldr	r2, [pc, #36]	; (80013e8 <RotaryEncoderUpdate+0x30>)
 80013c2:	6812      	ldr	r2, [r2, #0]
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d005      	beq.n	80013d4 <RotaryEncoderUpdate+0x1c>
		if(encoderValue > encoderValueOld)
 80013c8:	d905      	bls.n	80013d6 <RotaryEncoderUpdate+0x1e>
			direction = 1;
 80013ca:	4a08      	ldr	r2, [pc, #32]	; (80013ec <RotaryEncoderUpdate+0x34>)
 80013cc:	2101      	movs	r1, #1
 80013ce:	7011      	strb	r1, [r2, #0]
		encoderValueOld=encoderValue;
 80013d0:	4a05      	ldr	r2, [pc, #20]	; (80013e8 <RotaryEncoderUpdate+0x30>)
 80013d2:	6013      	str	r3, [r2, #0]
}
 80013d4:	4770      	bx	lr
			direction = -1;
 80013d6:	4a05      	ldr	r2, [pc, #20]	; (80013ec <RotaryEncoderUpdate+0x34>)
 80013d8:	21ff      	movs	r1, #255	; 0xff
 80013da:	7011      	strb	r1, [r2, #0]
 80013dc:	e7f8      	b.n	80013d0 <RotaryEncoderUpdate+0x18>
 80013de:	bf00      	nop
 80013e0:	40012c00 	.word	0x40012c00
 80013e4:	20000234 	.word	0x20000234
 80013e8:	20000238 	.word	0x20000238
 80013ec:	20000230 	.word	0x20000230

080013f0 <CalcAmplitude>:
{
 80013f0:	b508      	push	{r3, lr}
	wiperres2 = wiperpos2 * STEPRES;
 80013f2:	4b13      	ldr	r3, [pc, #76]	; (8001440 <CalcAmplitude+0x50>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001444 <CalcAmplitude+0x54>
 80013fc:	ee67 7a87 	vmul.f32	s15, s15, s14
	digipotpos2 = wiperres2 / MAXRES;
 8001400:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001448 <CalcAmplitude+0x58>
 8001404:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001408:	4b10      	ldr	r3, [pc, #64]	; (800144c <CalcAmplitude+0x5c>)
 800140a:	ed83 7a00 	vstr	s14, [r3]
	Vout = VIN * digipotpos2 * GAIN;
 800140e:	ee17 0a10 	vmov	r0, s14
 8001412:	f7ff f87d 	bl	8000510 <__aeabi_f2d>
 8001416:	a308      	add	r3, pc, #32	; (adr r3, 8001438 <CalcAmplitude+0x48>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f8d0 	bl	80005c0 <__aeabi_dmul>
 8001420:	2200      	movs	r2, #0
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <CalcAmplitude+0x60>)
 8001424:	f7ff f8cc 	bl	80005c0 <__aeabi_dmul>
 8001428:	f7ff fba2 	bl	8000b70 <__aeabi_d2f>
 800142c:	ee00 0a10 	vmov	s0, r0
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <CalcAmplitude+0x64>)
 8001432:	6018      	str	r0, [r3, #0]
}
 8001434:	bd08      	pop	{r3, pc}
 8001436:	bf00      	nop
 8001438:	cccccccd 	.word	0xcccccccd
 800143c:	3fe4cccc 	.word	0x3fe4cccc
 8001440:	20000020 	.word	0x20000020
 8001444:	43c35000 	.word	0x43c35000
 8001448:	47c28d00 	.word	0x47c28d00
 800144c:	2000022c 	.word	0x2000022c
 8001450:	40478000 	.word	0x40478000
 8001454:	20000220 	.word	0x20000220

08001458 <CalcOffset>:
{
 8001458:	b508      	push	{r3, lr}
  wiperres1 = wiperpos1 * STEPRES;
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <CalcOffset+0x4c>)
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80014a8 <CalcOffset+0x50>
 8001464:	ee67 7a87 	vmul.f32	s15, s15, s14
  float RH = MAXRES - wiperres1;
 8001468:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80014ac <CalcOffset+0x54>
 800146c:	ee37 7a67 	vsub.f32	s14, s14, s15
  float RlMinusRh = RL - RH;
 8001470:	ee77 6ac7 	vsub.f32	s13, s15, s14
  float RlPlusRh = RL + RH;
 8001474:	ee77 7a87 	vadd.f32	s15, s15, s14
  Voff = VH * fraction * GAIN;
 8001478:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 800147c:	ee17 0a90 	vmov	r0, s15
 8001480:	f7ff f846 	bl	8000510 <__aeabi_f2d>
 8001484:	2200      	movs	r2, #0
 8001486:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800148a:	f7ff f899 	bl	80005c0 <__aeabi_dmul>
 800148e:	2200      	movs	r2, #0
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <CalcOffset+0x58>)
 8001492:	f7ff f895 	bl	80005c0 <__aeabi_dmul>
 8001496:	f7ff fb6b 	bl	8000b70 <__aeabi_d2f>
 800149a:	ee00 0a10 	vmov	s0, r0
 800149e:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <CalcOffset+0x5c>)
 80014a0:	6018      	str	r0, [r3, #0]
}
 80014a2:	bd08      	pop	{r3, pc}
 80014a4:	2000001c 	.word	0x2000001c
 80014a8:	43c35000 	.word	0x43c35000
 80014ac:	47c28d00 	.word	0x47c28d00
 80014b0:	40478000 	.word	0x40478000
 80014b4:	2000021c 	.word	0x2000021c

080014b8 <ImpChangeState>:
{
 80014b8:	b508      	push	{r3, lr}
	imp_currentstate = 1-imp_currentstate;
 80014ba:	4a11      	ldr	r2, [pc, #68]	; (8001500 <ImpChangeState+0x48>)
 80014bc:	7813      	ldrb	r3, [r2, #0]
 80014be:	f1c3 0301 	rsb	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	7013      	strb	r3, [r2, #0]
	if (imp_currentstate == 0)
 80014c6:	b96b      	cbnz	r3, 80014e4 <ImpChangeState+0x2c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ce:	480d      	ldr	r0, [pc, #52]	; (8001504 <ImpChangeState+0x4c>)
 80014d0:	f001 fee3 	bl	800329a <HAL_GPIO_WritePin>
		HD44780_SetCursor(11,1);
 80014d4:	2101      	movs	r1, #1
 80014d6:	200b      	movs	r0, #11
 80014d8:	f7ff fe1c 	bl	8001114 <HD44780_SetCursor>
		HD44780_PrintStr("M:HighZ");
 80014dc:	480a      	ldr	r0, [pc, #40]	; (8001508 <ImpChangeState+0x50>)
 80014de:	f7ff fed3 	bl	8001288 <HD44780_PrintStr>
}
 80014e2:	bd08      	pop	{r3, pc}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ea:	4806      	ldr	r0, [pc, #24]	; (8001504 <ImpChangeState+0x4c>)
 80014ec:	f001 fed5 	bl	800329a <HAL_GPIO_WritePin>
		HD44780_SetCursor(13,1);
 80014f0:	2101      	movs	r1, #1
 80014f2:	200d      	movs	r0, #13
 80014f4:	f7ff fe0e 	bl	8001114 <HD44780_SetCursor>
		HD44780_PrintStr("M:50");
 80014f8:	4804      	ldr	r0, [pc, #16]	; (800150c <ImpChangeState+0x54>)
 80014fa:	f7ff fec5 	bl	8001288 <HD44780_PrintStr>
}
 80014fe:	e7f0      	b.n	80014e2 <ImpChangeState+0x2a>
 8001500:	20000440 	.word	0x20000440
 8001504:	42020000 	.word	0x42020000
 8001508:	08008b58 	.word	0x08008b58
 800150c:	08008b60 	.word	0x08008b60

08001510 <WaveformChangeState>:
{
 8001510:	b508      	push	{r3, lr}
	wv_currentstate = (wv_currentstate+1)% 3;
 8001512:	491a      	ldr	r1, [pc, #104]	; (800157c <WaveformChangeState+0x6c>)
 8001514:	780a      	ldrb	r2, [r1, #0]
 8001516:	3201      	adds	r2, #1
 8001518:	4b19      	ldr	r3, [pc, #100]	; (8001580 <WaveformChangeState+0x70>)
 800151a:	fb83 0302 	smull	r0, r3, r3, r2
 800151e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	700b      	strb	r3, [r1, #0]
	switch(wv_currentstate)
 8001528:	2b01      	cmp	r3, #1
 800152a:	d00f      	beq.n	800154c <WaveformChangeState+0x3c>
 800152c:	2b02      	cmp	r3, #2
 800152e:	d019      	beq.n	8001564 <WaveformChangeState+0x54>
 8001530:	b103      	cbz	r3, 8001534 <WaveformChangeState+0x24>
}
 8001532:	bd08      	pop	{r3, pc}
		AD9833_SetWaveform(AD9833_WAVEFORM_SINE);
 8001534:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001538:	f7ff fd2c 	bl	8000f94 <AD9833_SetWaveform>
		HD44780_SetCursor(0,1);
 800153c:	2101      	movs	r1, #1
 800153e:	2000      	movs	r0, #0
 8001540:	f7ff fde8 	bl	8001114 <HD44780_SetCursor>
		HD44780_PrintStr("SINE");
 8001544:	480f      	ldr	r0, [pc, #60]	; (8001584 <WaveformChangeState+0x74>)
 8001546:	f7ff fe9f 	bl	8001288 <HD44780_PrintStr>
		break;
 800154a:	e7f2      	b.n	8001532 <WaveformChangeState+0x22>
		AD9833_SetWaveform(AD9833_WAVEFORM_TRIANGLE);
 800154c:	f242 0002 	movw	r0, #8194	; 0x2002
 8001550:	f7ff fd20 	bl	8000f94 <AD9833_SetWaveform>
		HD44780_SetCursor(0,1);
 8001554:	2101      	movs	r1, #1
 8001556:	2000      	movs	r0, #0
 8001558:	f7ff fddc 	bl	8001114 <HD44780_SetCursor>
		HD44780_PrintStr("TRIANGLE");
 800155c:	480a      	ldr	r0, [pc, #40]	; (8001588 <WaveformChangeState+0x78>)
 800155e:	f7ff fe93 	bl	8001288 <HD44780_PrintStr>
		break;
 8001562:	e7e6      	b.n	8001532 <WaveformChangeState+0x22>
		AD9833_SetWaveform(AD9833_WAVEFORM_SQUARE);
 8001564:	f242 0028 	movw	r0, #8232	; 0x2028
 8001568:	f7ff fd14 	bl	8000f94 <AD9833_SetWaveform>
		HD44780_SetCursor(0,1);
 800156c:	2101      	movs	r1, #1
 800156e:	2000      	movs	r0, #0
 8001570:	f7ff fdd0 	bl	8001114 <HD44780_SetCursor>
		HD44780_PrintStr("SQUARE");
 8001574:	4805      	ldr	r0, [pc, #20]	; (800158c <WaveformChangeState+0x7c>)
 8001576:	f7ff fe87 	bl	8001288 <HD44780_PrintStr>
}
 800157a:	e7da      	b.n	8001532 <WaveformChangeState+0x22>
 800157c:	20000460 	.word	0x20000460
 8001580:	55555556 	.word	0x55555556
 8001584:	08008b68 	.word	0x08008b68
 8001588:	08008b70 	.word	0x08008b70
 800158c:	08008b7c 	.word	0x08008b7c

08001590 <REChangeState>:
	re_currentstate = (re_currentstate+1)% 3;
 8001590:	499b      	ldr	r1, [pc, #620]	; (8001800 <REChangeState+0x270>)
 8001592:	780a      	ldrb	r2, [r1, #0]
 8001594:	3201      	adds	r2, #1
 8001596:	4b9b      	ldr	r3, [pc, #620]	; (8001804 <REChangeState+0x274>)
 8001598:	fb83 0302 	smull	r0, r3, r3, r2
 800159c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	700b      	strb	r3, [r1, #0]
	if (direction != 0) {
 80015a6:	4a98      	ldr	r2, [pc, #608]	; (8001808 <REChangeState+0x278>)
 80015a8:	f992 2000 	ldrsb.w	r2, [r2]
 80015ac:	2a00      	cmp	r2, #0
 80015ae:	f000 8122 	beq.w	80017f6 <REChangeState+0x266>
{
 80015b2:	b510      	push	{r4, lr}
 80015b4:	b088      	sub	sp, #32
		switch(re_currentstate)
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d051      	beq.n	800165e <REChangeState+0xce>
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	f000 80b4 	beq.w	8001728 <REChangeState+0x198>
 80015c0:	b123      	cbz	r3, 80015cc <REChangeState+0x3c>
	direction = 0;
 80015c2:	4b91      	ldr	r3, [pc, #580]	; (8001808 <REChangeState+0x278>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
}
 80015c8:	b008      	add	sp, #32
 80015ca:	bd10      	pop	{r4, pc}
			if (frequency<1 || frequency>12500000)
 80015cc:	4b8f      	ldr	r3, [pc, #572]	; (800180c <REChangeState+0x27c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	1e58      	subs	r0, r3, #1
 80015d2:	498f      	ldr	r1, [pc, #572]	; (8001810 <REChangeState+0x280>)
 80015d4:	4288      	cmp	r0, r1
 80015d6:	d92e      	bls.n	8001636 <REChangeState+0xa6>
				frequency=1;
 80015d8:	4b8c      	ldr	r3, [pc, #560]	; (800180c <REChangeState+0x27c>)
 80015da:	2201      	movs	r2, #1
 80015dc:	601a      	str	r2, [r3, #0]
			AD9833_SetFrequency(frequency); //Frequency adjustment
 80015de:	4c8b      	ldr	r4, [pc, #556]	; (800180c <REChangeState+0x27c>)
 80015e0:	6820      	ldr	r0, [r4, #0]
 80015e2:	f7ff fcb1 	bl	8000f48 <AD9833_SetFrequency>
			sprintf(frequencyStr, "%lu", frequency);
 80015e6:	6822      	ldr	r2, [r4, #0]
 80015e8:	498a      	ldr	r1, [pc, #552]	; (8001814 <REChangeState+0x284>)
 80015ea:	a803      	add	r0, sp, #12
 80015ec:	f005 f92a 	bl	8006844 <siprintf>
			HD44780_SetCursor(0,0);
 80015f0:	2100      	movs	r1, #0
 80015f2:	4608      	mov	r0, r1
 80015f4:	f7ff fd8e 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr("FRQ:");
 80015f8:	4887      	ldr	r0, [pc, #540]	; (8001818 <REChangeState+0x288>)
 80015fa:	f7ff fe45 	bl	8001288 <HD44780_PrintStr>
			HD44780_SetCursor(4,0);
 80015fe:	2100      	movs	r1, #0
 8001600:	2004      	movs	r0, #4
 8001602:	f7ff fd87 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr(frequencyStr);
 8001606:	a803      	add	r0, sp, #12
 8001608:	f7ff fe3e 	bl	8001288 <HD44780_PrintStr>
			HD44780_SetCursor(strlen(frequencyStr)+5,0);
 800160c:	a803      	add	r0, sp, #12
 800160e:	f7fe fe13 	bl	8000238 <strlen>
 8001612:	3005      	adds	r0, #5
 8001614:	2100      	movs	r1, #0
 8001616:	b2c0      	uxtb	r0, r0
 8001618:	f7ff fd7c 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr("Hz");
 800161c:	487f      	ldr	r0, [pc, #508]	; (800181c <REChangeState+0x28c>)
 800161e:	f7ff fe33 	bl	8001288 <HD44780_PrintStr>
			HD44780_SetCursor(pos+5, 0);
 8001622:	4b7f      	ldr	r3, [pc, #508]	; (8001820 <REChangeState+0x290>)
 8001624:	8818      	ldrh	r0, [r3, #0]
 8001626:	3005      	adds	r0, #5
 8001628:	2100      	movs	r1, #0
 800162a:	b2c0      	uxtb	r0, r0
 800162c:	f7ff fd72 	bl	8001114 <HD44780_SetCursor>
			HD44780_Blink();
 8001630:	f7ff fda0 	bl	8001174 <HD44780_Blink>
			break;
 8001634:	e7c5      	b.n	80015c2 <REChangeState+0x32>
			else if(direction==1)
 8001636:	2a01      	cmp	r2, #1
 8001638:	d008      	beq.n	800164c <REChangeState+0xbc>
				frequency-= 10^pos;
 800163a:	4a79      	ldr	r2, [pc, #484]	; (8001820 <REChangeState+0x290>)
 800163c:	8812      	ldrh	r2, [r2, #0]
 800163e:	f082 020a 	eor.w	r2, r2, #10
 8001642:	b292      	uxth	r2, r2
 8001644:	1a9b      	subs	r3, r3, r2
 8001646:	4a71      	ldr	r2, [pc, #452]	; (800180c <REChangeState+0x27c>)
 8001648:	6013      	str	r3, [r2, #0]
 800164a:	e7c8      	b.n	80015de <REChangeState+0x4e>
				frequency+= 10^pos;
 800164c:	4a74      	ldr	r2, [pc, #464]	; (8001820 <REChangeState+0x290>)
 800164e:	8812      	ldrh	r2, [r2, #0]
 8001650:	f082 020a 	eor.w	r2, r2, #10
 8001654:	fa13 f382 	uxtah	r3, r3, r2
 8001658:	4a6c      	ldr	r2, [pc, #432]	; (800180c <REChangeState+0x27c>)
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	e7bf      	b.n	80015de <REChangeState+0x4e>
			if(direction == 1)
 800165e:	2a01      	cmp	r2, #1
 8001660:	d045      	beq.n	80016ee <REChangeState+0x15e>
				wiperpos2--;
 8001662:	4b70      	ldr	r3, [pc, #448]	; (8001824 <REChangeState+0x294>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800166c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001670:	edc3 7a00 	vstr	s15, [r3]
				if(wiperpos2 < 1)
 8001674:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167c:	d451      	bmi.n	8001722 <REChangeState+0x192>
				Vout = CalcAmplitude(wiperres2);
 800167e:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 8001828 <REChangeState+0x298>
 8001682:	f7ff feb5 	bl	80013f0 <CalcAmplitude>
 8001686:	4b69      	ldr	r3, [pc, #420]	; (800182c <REChangeState+0x29c>)
 8001688:	ed83 0a00 	vstr	s0, [r3]
			TPL0102_Write(&hi2c1, CHANNEL_1, wiperpos2); //Amplitude adjustment
 800168c:	4b65      	ldr	r3, [pc, #404]	; (8001824 <REChangeState+0x294>)
 800168e:	edd3 7a00 	vldr	s15, [r3]
 8001692:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001696:	edcd 7a01 	vstr	s15, [sp, #4]
 800169a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800169e:	2110      	movs	r1, #16
 80016a0:	4863      	ldr	r0, [pc, #396]	; (8001830 <REChangeState+0x2a0>)
 80016a2:	f7ff fc83 	bl	8000fac <TPL0102_Write>
			sprintf(amplitudeStr,"%f", Vout);
 80016a6:	4b61      	ldr	r3, [pc, #388]	; (800182c <REChangeState+0x29c>)
 80016a8:	6818      	ldr	r0, [r3, #0]
 80016aa:	f7fe ff31 	bl	8000510 <__aeabi_f2d>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4960      	ldr	r1, [pc, #384]	; (8001834 <REChangeState+0x2a4>)
 80016b4:	a803      	add	r0, sp, #12
 80016b6:	f005 f8c5 	bl	8006844 <siprintf>
			HD44780_SetCursor(0,0);
 80016ba:	2100      	movs	r1, #0
 80016bc:	4608      	mov	r0, r1
 80016be:	f7ff fd29 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr("AMP:");
 80016c2:	485d      	ldr	r0, [pc, #372]	; (8001838 <REChangeState+0x2a8>)
 80016c4:	f7ff fde0 	bl	8001288 <HD44780_PrintStr>
			HD44780_SetCursor(4,0);
 80016c8:	2100      	movs	r1, #0
 80016ca:	2004      	movs	r0, #4
 80016cc:	f7ff fd22 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr(amplitudeStr);
 80016d0:	a803      	add	r0, sp, #12
 80016d2:	f7ff fdd9 	bl	8001288 <HD44780_PrintStr>
			HD44780_SetCursor(strlen(amplitudeStr)+5,0);
 80016d6:	a803      	add	r0, sp, #12
 80016d8:	f7fe fdae 	bl	8000238 <strlen>
 80016dc:	3005      	adds	r0, #5
 80016de:	2100      	movs	r1, #0
 80016e0:	b2c0      	uxtb	r0, r0
 80016e2:	f7ff fd17 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr("Vpp");
 80016e6:	4855      	ldr	r0, [pc, #340]	; (800183c <REChangeState+0x2ac>)
 80016e8:	f7ff fdce 	bl	8001288 <HD44780_PrintStr>
			break;
 80016ec:	e769      	b.n	80015c2 <REChangeState+0x32>
				wiperpos2++;
 80016ee:	4b4d      	ldr	r3, [pc, #308]	; (8001824 <REChangeState+0x294>)
 80016f0:	edd3 7a00 	vldr	s15, [r3]
 80016f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016fc:	edc3 7a00 	vstr	s15, [r3]
				if(wiperpos2 > 100)
 8001700:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001840 <REChangeState+0x2b0>
 8001704:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170c:	dd01      	ble.n	8001712 <REChangeState+0x182>
					wiperpos2 = 100;
 800170e:	ed83 7a00 	vstr	s14, [r3]
				Vout = CalcAmplitude(wiperres2);
 8001712:	ed9f 0a45 	vldr	s0, [pc, #276]	; 8001828 <REChangeState+0x298>
 8001716:	f7ff fe6b 	bl	80013f0 <CalcAmplitude>
 800171a:	4b44      	ldr	r3, [pc, #272]	; (800182c <REChangeState+0x29c>)
 800171c:	ed83 0a00 	vstr	s0, [r3]
 8001720:	e7b4      	b.n	800168c <REChangeState+0xfc>
					wiperpos2 = 0;
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	e7aa      	b.n	800167e <REChangeState+0xee>
			if(direction == 1)
 8001728:	2a01      	cmp	r2, #1
 800172a:	d046      	beq.n	80017ba <REChangeState+0x22a>
				wiperpos1--;
 800172c:	4b45      	ldr	r3, [pc, #276]	; (8001844 <REChangeState+0x2b4>)
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001736:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800173a:	edc3 7a00 	vstr	s15, [r3]
				if(wiperpos1 < 1)
 800173e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001746:	d453      	bmi.n	80017f0 <REChangeState+0x260>
				Voff = CalcOffset(wiperres1);
 8001748:	4b3f      	ldr	r3, [pc, #252]	; (8001848 <REChangeState+0x2b8>)
 800174a:	ed93 0a00 	vldr	s0, [r3]
 800174e:	f7ff fe83 	bl	8001458 <CalcOffset>
 8001752:	4b3e      	ldr	r3, [pc, #248]	; (800184c <REChangeState+0x2bc>)
 8001754:	ed83 0a00 	vstr	s0, [r3]
			TPL0102_Write(&hi2c1, CHANNEL_0, wiperpos1); //Offset adjustment
 8001758:	4b3a      	ldr	r3, [pc, #232]	; (8001844 <REChangeState+0x2b4>)
 800175a:	edd3 7a00 	vldr	s15, [r3]
 800175e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001762:	edcd 7a01 	vstr	s15, [sp, #4]
 8001766:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800176a:	2100      	movs	r1, #0
 800176c:	4830      	ldr	r0, [pc, #192]	; (8001830 <REChangeState+0x2a0>)
 800176e:	f7ff fc1d 	bl	8000fac <TPL0102_Write>
			sprintf(offsetStr,"%f", Vout);
 8001772:	4b2e      	ldr	r3, [pc, #184]	; (800182c <REChangeState+0x29c>)
 8001774:	6818      	ldr	r0, [r3, #0]
 8001776:	f7fe fecb 	bl	8000510 <__aeabi_f2d>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	492d      	ldr	r1, [pc, #180]	; (8001834 <REChangeState+0x2a4>)
 8001780:	a803      	add	r0, sp, #12
 8001782:	f005 f85f 	bl	8006844 <siprintf>
			HD44780_SetCursor(0,0);
 8001786:	2100      	movs	r1, #0
 8001788:	4608      	mov	r0, r1
 800178a:	f7ff fcc3 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr("OFF:");
 800178e:	4830      	ldr	r0, [pc, #192]	; (8001850 <REChangeState+0x2c0>)
 8001790:	f7ff fd7a 	bl	8001288 <HD44780_PrintStr>
			HD44780_SetCursor(4,0);
 8001794:	2100      	movs	r1, #0
 8001796:	2004      	movs	r0, #4
 8001798:	f7ff fcbc 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr(offsetStr);
 800179c:	a803      	add	r0, sp, #12
 800179e:	f7ff fd73 	bl	8001288 <HD44780_PrintStr>
			HD44780_SetCursor(strlen(offsetStr)+5,0);
 80017a2:	a803      	add	r0, sp, #12
 80017a4:	f7fe fd48 	bl	8000238 <strlen>
 80017a8:	3005      	adds	r0, #5
 80017aa:	2100      	movs	r1, #0
 80017ac:	b2c0      	uxtb	r0, r0
 80017ae:	f7ff fcb1 	bl	8001114 <HD44780_SetCursor>
			HD44780_PrintStr("V");
 80017b2:	4828      	ldr	r0, [pc, #160]	; (8001854 <REChangeState+0x2c4>)
 80017b4:	f7ff fd68 	bl	8001288 <HD44780_PrintStr>
			break;
 80017b8:	e703      	b.n	80015c2 <REChangeState+0x32>
				wiperpos1++;
 80017ba:	4b22      	ldr	r3, [pc, #136]	; (8001844 <REChangeState+0x2b4>)
 80017bc:	edd3 7a00 	vldr	s15, [r3]
 80017c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017c8:	edc3 7a00 	vstr	s15, [r3]
				if(wiperpos1 > 255)
 80017cc:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001858 <REChangeState+0x2c8>
 80017d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d8:	dd01      	ble.n	80017de <REChangeState+0x24e>
					wiperpos1 = 255;
 80017da:	ed83 7a00 	vstr	s14, [r3]
				Voff = CalcOffset(wiperres1);
 80017de:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <REChangeState+0x2b8>)
 80017e0:	ed93 0a00 	vldr	s0, [r3]
 80017e4:	f7ff fe38 	bl	8001458 <CalcOffset>
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <REChangeState+0x2bc>)
 80017ea:	ed83 0a00 	vstr	s0, [r3]
 80017ee:	e7b3      	b.n	8001758 <REChangeState+0x1c8>
					wiperpos1 = 0;
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	e7a8      	b.n	8001748 <REChangeState+0x1b8>
	direction = 0;
 80017f6:	4b04      	ldr	r3, [pc, #16]	; (8001808 <REChangeState+0x278>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	701a      	strb	r2, [r3, #0]
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	2000045a 	.word	0x2000045a
 8001804:	55555556 	.word	0x55555556
 8001808:	20000230 	.word	0x20000230
 800180c:	2000023c 	.word	0x2000023c
 8001810:	00bebc1f 	.word	0x00bebc1f
 8001814:	08008b84 	.word	0x08008b84
 8001818:	08008b88 	.word	0x08008b88
 800181c:	08008b90 	.word	0x08008b90
 8001820:	20000458 	.word	0x20000458
 8001824:	20000020 	.word	0x20000020
 8001828:	00000000 	.word	0x00000000
 800182c:	20000220 	.word	0x20000220
 8001830:	200002a8 	.word	0x200002a8
 8001834:	08008b94 	.word	0x08008b94
 8001838:	08008b98 	.word	0x08008b98
 800183c:	08008ba0 	.word	0x08008ba0
 8001840:	42c80000 	.word	0x42c80000
 8001844:	2000001c 	.word	0x2000001c
 8001848:	2000045c 	.word	0x2000045c
 800184c:	2000021c 	.word	0x2000021c
 8001850:	08008ba4 	.word	0x08008ba4
 8001854:	08008bac 	.word	0x08008bac
 8001858:	437f0000 	.word	0x437f0000

0800185c <DebounceImpSwitch>:
{
 800185c:	b510      	push	{r4, lr}
	uint32_t currentTimeImp = HAL_GetTick();
 800185e:	f000 fd31 	bl	80022c4 <HAL_GetTick>
	if ((currentTimeImp - lastUpdateImp) >= DEBOUNCE_TIME)
 8001862:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <DebounceImpSwitch+0x48>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	1ac3      	subs	r3, r0, r3
 8001868:	2b04      	cmp	r3, #4
 800186a:	d800      	bhi.n	800186e <DebounceImpSwitch+0x12>
}
 800186c:	bd10      	pop	{r4, pc}
 800186e:	4604      	mov	r4, r0
		debounceImp <<= 1;
 8001870:	4a0d      	ldr	r2, [pc, #52]	; (80018a8 <DebounceImpSwitch+0x4c>)
 8001872:	8813      	ldrh	r3, [r2, #0]
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	8013      	strh	r3, [r2, #0]
		if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11) == GPIO_PIN_RESET)
 8001878:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800187c:	480b      	ldr	r0, [pc, #44]	; (80018ac <DebounceImpSwitch+0x50>)
 800187e:	f001 fd05 	bl	800328c <HAL_GPIO_ReadPin>
 8001882:	b920      	cbnz	r0, 800188e <DebounceImpSwitch+0x32>
			debounceImp |= 0x0001;
 8001884:	4a08      	ldr	r2, [pc, #32]	; (80018a8 <DebounceImpSwitch+0x4c>)
 8001886:	8813      	ldrh	r3, [r2, #0]
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	8013      	strh	r3, [r2, #0]
		lastUpdateImp = currentTimeImp;
 800188e:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <DebounceImpSwitch+0x48>)
 8001890:	601c      	str	r4, [r3, #0]
		if (debounceImp == 0x8000)
 8001892:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <DebounceImpSwitch+0x4c>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800189a:	d1e7      	bne.n	800186c <DebounceImpSwitch+0x10>
			ImpChangeState();
 800189c:	f7ff fe0c 	bl	80014b8 <ImpChangeState>
}
 80018a0:	e7e4      	b.n	800186c <DebounceImpSwitch+0x10>
 80018a2:	bf00      	nop
 80018a4:	20000444 	.word	0x20000444
 80018a8:	20000010 	.word	0x20000010
 80018ac:	42020400 	.word	0x42020400

080018b0 <DebounceRotaryEcoderSwitch>:
{
 80018b0:	b510      	push	{r4, lr}
	uint32_t currentTimeRE = HAL_GetTick();
 80018b2:	f000 fd07 	bl	80022c4 <HAL_GetTick>
	if ((currentTimeRE - lastUpdateRE) >= DEBOUNCE_TIME)
 80018b6:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <DebounceRotaryEcoderSwitch+0x48>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	1ac3      	subs	r3, r0, r3
 80018bc:	2b04      	cmp	r3, #4
 80018be:	d800      	bhi.n	80018c2 <DebounceRotaryEcoderSwitch+0x12>
}
 80018c0:	bd10      	pop	{r4, pc}
 80018c2:	4604      	mov	r4, r0
		debounceRE <<= 1;
 80018c4:	4a0d      	ldr	r2, [pc, #52]	; (80018fc <DebounceRotaryEcoderSwitch+0x4c>)
 80018c6:	8813      	ldrh	r3, [r2, #0]
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	8013      	strh	r3, [r2, #0]
		if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15) == GPIO_PIN_RESET)
 80018cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018d0:	480b      	ldr	r0, [pc, #44]	; (8001900 <DebounceRotaryEcoderSwitch+0x50>)
 80018d2:	f001 fcdb 	bl	800328c <HAL_GPIO_ReadPin>
 80018d6:	b920      	cbnz	r0, 80018e2 <DebounceRotaryEcoderSwitch+0x32>
			debounceRE |= 0x0001;
 80018d8:	4a08      	ldr	r2, [pc, #32]	; (80018fc <DebounceRotaryEcoderSwitch+0x4c>)
 80018da:	8813      	ldrh	r3, [r2, #0]
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	8013      	strh	r3, [r2, #0]
		lastUpdateRE = currentTimeRE;
 80018e2:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <DebounceRotaryEcoderSwitch+0x48>)
 80018e4:	601c      	str	r4, [r3, #0]
		if (debounceRE == 0x8000)
 80018e6:	4b05      	ldr	r3, [pc, #20]	; (80018fc <DebounceRotaryEcoderSwitch+0x4c>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018ee:	d1e7      	bne.n	80018c0 <DebounceRotaryEcoderSwitch+0x10>
			REChangeState();
 80018f0:	f7ff fe4e 	bl	8001590 <REChangeState>
}
 80018f4:	e7e4      	b.n	80018c0 <DebounceRotaryEcoderSwitch+0x10>
 80018f6:	bf00      	nop
 80018f8:	20000450 	.word	0x20000450
 80018fc:	20000016 	.word	0x20000016
 8001900:	42020400 	.word	0x42020400

08001904 <DebounceLeftSwitch>:
{
 8001904:	b510      	push	{r4, lr}
	uint32_t currentTimeL = HAL_GetTick();
 8001906:	f000 fcdd 	bl	80022c4 <HAL_GetTick>
	if ((currentTimeL - lastUpdateL) >= DEBOUNCE_TIME)
 800190a:	4b13      	ldr	r3, [pc, #76]	; (8001958 <DebounceLeftSwitch+0x54>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	1ac3      	subs	r3, r0, r3
 8001910:	2b04      	cmp	r3, #4
 8001912:	d800      	bhi.n	8001916 <DebounceLeftSwitch+0x12>
}
 8001914:	bd10      	pop	{r4, pc}
 8001916:	4604      	mov	r4, r0
		debounceL <<= 1;
 8001918:	4a10      	ldr	r2, [pc, #64]	; (800195c <DebounceLeftSwitch+0x58>)
 800191a:	8813      	ldrh	r3, [r2, #0]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	8013      	strh	r3, [r2, #0]
		if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)==GPIO_PIN_RESET)
 8001920:	2102      	movs	r1, #2
 8001922:	480f      	ldr	r0, [pc, #60]	; (8001960 <DebounceLeftSwitch+0x5c>)
 8001924:	f001 fcb2 	bl	800328c <HAL_GPIO_ReadPin>
 8001928:	b920      	cbnz	r0, 8001934 <DebounceLeftSwitch+0x30>
			debounceL |= 0x0001;
 800192a:	4a0c      	ldr	r2, [pc, #48]	; (800195c <DebounceLeftSwitch+0x58>)
 800192c:	8813      	ldrh	r3, [r2, #0]
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	8013      	strh	r3, [r2, #0]
		lastUpdateL = currentTimeL;
 8001934:	4b08      	ldr	r3, [pc, #32]	; (8001958 <DebounceLeftSwitch+0x54>)
 8001936:	601c      	str	r4, [r3, #0]
		if (debounceL == 0x8000)
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <DebounceLeftSwitch+0x58>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001940:	d1e8      	bne.n	8001914 <DebounceLeftSwitch+0x10>
			pos++;
 8001942:	4a08      	ldr	r2, [pc, #32]	; (8001964 <DebounceLeftSwitch+0x60>)
 8001944:	8813      	ldrh	r3, [r2, #0]
 8001946:	3301      	adds	r3, #1
 8001948:	b29b      	uxth	r3, r3
 800194a:	8013      	strh	r3, [r2, #0]
			if (pos > 6)
 800194c:	2b06      	cmp	r3, #6
 800194e:	d9e1      	bls.n	8001914 <DebounceLeftSwitch+0x10>
				pos=0;
 8001950:	4613      	mov	r3, r2
 8001952:	2200      	movs	r2, #0
 8001954:	801a      	strh	r2, [r3, #0]
}
 8001956:	e7dd      	b.n	8001914 <DebounceLeftSwitch+0x10>
 8001958:	20000448 	.word	0x20000448
 800195c:	20000012 	.word	0x20000012
 8001960:	42020400 	.word	0x42020400
 8001964:	20000458 	.word	0x20000458

08001968 <DebounceRightSwitch>:
{
 8001968:	b510      	push	{r4, lr}
	uint32_t currentTimeR = HAL_GetTick();
 800196a:	f000 fcab 	bl	80022c4 <HAL_GetTick>
	if ((currentTimeR - lastUpdateR) >= DEBOUNCE_TIME)
 800196e:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <DebounceRightSwitch+0x48>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	1ac3      	subs	r3, r0, r3
 8001974:	2b04      	cmp	r3, #4
 8001976:	d800      	bhi.n	800197a <DebounceRightSwitch+0x12>
}
 8001978:	bd10      	pop	{r4, pc}
 800197a:	4604      	mov	r4, r0
		debounceR <<= 1;
 800197c:	4a0d      	ldr	r2, [pc, #52]	; (80019b4 <DebounceRightSwitch+0x4c>)
 800197e:	8813      	ldrh	r3, [r2, #0]
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	8013      	strh	r3, [r2, #0]
		if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==GPIO_PIN_RESET)
 8001984:	2104      	movs	r1, #4
 8001986:	480c      	ldr	r0, [pc, #48]	; (80019b8 <DebounceRightSwitch+0x50>)
 8001988:	f001 fc80 	bl	800328c <HAL_GPIO_ReadPin>
 800198c:	b920      	cbnz	r0, 8001998 <DebounceRightSwitch+0x30>
			debounceR |= 0x0001;
 800198e:	4a09      	ldr	r2, [pc, #36]	; (80019b4 <DebounceRightSwitch+0x4c>)
 8001990:	8813      	ldrh	r3, [r2, #0]
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	8013      	strh	r3, [r2, #0]
		lastUpdateR = currentTimeR;
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <DebounceRightSwitch+0x48>)
 800199a:	601c      	str	r4, [r3, #0]
		if (debounceR == 0x8000)
 800199c:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <DebounceRightSwitch+0x4c>)
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019a4:	d1e8      	bne.n	8001978 <DebounceRightSwitch+0x10>
			pos--;
 80019a6:	4a05      	ldr	r2, [pc, #20]	; (80019bc <DebounceRightSwitch+0x54>)
 80019a8:	8813      	ldrh	r3, [r2, #0]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	8013      	strh	r3, [r2, #0]
}
 80019ae:	e7e3      	b.n	8001978 <DebounceRightSwitch+0x10>
 80019b0:	2000044c 	.word	0x2000044c
 80019b4:	20000014 	.word	0x20000014
 80019b8:	42020400 	.word	0x42020400
 80019bc:	20000458 	.word	0x20000458

080019c0 <DebounceWVFSwitch>:
{
 80019c0:	b510      	push	{r4, lr}
	uint32_t currentTimeWVF = HAL_GetTick();
 80019c2:	f000 fc7f 	bl	80022c4 <HAL_GetTick>
	if ((currentTimeWVF - lastUpdateWVF) >= DEBOUNCE_TIME)
 80019c6:	4b10      	ldr	r3, [pc, #64]	; (8001a08 <DebounceWVFSwitch+0x48>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	1ac3      	subs	r3, r0, r3
 80019cc:	2b04      	cmp	r3, #4
 80019ce:	d800      	bhi.n	80019d2 <DebounceWVFSwitch+0x12>
}
 80019d0:	bd10      	pop	{r4, pc}
 80019d2:	4604      	mov	r4, r0
		debounceWVF <<= 1;
 80019d4:	4a0d      	ldr	r2, [pc, #52]	; (8001a0c <DebounceWVFSwitch+0x4c>)
 80019d6:	8813      	ldrh	r3, [r2, #0]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	8013      	strh	r3, [r2, #0]
		if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==GPIO_PIN_RESET)
 80019dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019e0:	480b      	ldr	r0, [pc, #44]	; (8001a10 <DebounceWVFSwitch+0x50>)
 80019e2:	f001 fc53 	bl	800328c <HAL_GPIO_ReadPin>
 80019e6:	b920      	cbnz	r0, 80019f2 <DebounceWVFSwitch+0x32>
			debounceWVF |= 0x0001;
 80019e8:	4a08      	ldr	r2, [pc, #32]	; (8001a0c <DebounceWVFSwitch+0x4c>)
 80019ea:	8813      	ldrh	r3, [r2, #0]
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	8013      	strh	r3, [r2, #0]
		lastUpdateWVF = currentTimeWVF;
 80019f2:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <DebounceWVFSwitch+0x48>)
 80019f4:	601c      	str	r4, [r3, #0]
		if (debounceWVF == 0x8000)
 80019f6:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <DebounceWVFSwitch+0x4c>)
 80019f8:	881b      	ldrh	r3, [r3, #0]
 80019fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019fe:	d1e7      	bne.n	80019d0 <DebounceWVFSwitch+0x10>
			WaveformChangeState();
 8001a00:	f7ff fd86 	bl	8001510 <WaveformChangeState>
}
 8001a04:	e7e4      	b.n	80019d0 <DebounceWVFSwitch+0x10>
 8001a06:	bf00      	nop
 8001a08:	20000454 	.word	0x20000454
 8001a0c:	20000018 	.word	0x20000018
 8001a10:	42020400 	.word	0x42020400

08001a14 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a14:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001a16:	e7fe      	b.n	8001a16 <Error_Handler+0x2>

08001a18 <MX_TIM1_Init>:
{
 8001a18:	b500      	push	{lr}
 8001a1a:	b08d      	sub	sp, #52	; 0x34
	TIM_Encoder_InitTypeDef sConfig = {0};
 8001a1c:	2224      	movs	r2, #36	; 0x24
 8001a1e:	2100      	movs	r1, #0
 8001a20:	a803      	add	r0, sp, #12
 8001a22:	f004 ff72 	bl	800690a <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a26:	2300      	movs	r3, #0
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	9302      	str	r3, [sp, #8]
	htim1.Instance = TIM1;
 8001a2e:	4812      	ldr	r0, [pc, #72]	; (8001a78 <MX_TIM1_Init+0x60>)
 8001a30:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <MX_TIM1_Init+0x64>)
 8001a32:	6002      	str	r2, [r0, #0]
	htim1.Init.Prescaler = 0;
 8001a34:	6043      	str	r3, [r0, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a36:	6083      	str	r3, [r0, #8]
	htim1.Init.Period = 65535;
 8001a38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a3c:	60c2      	str	r2, [r0, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3e:	6103      	str	r3, [r0, #16]
	htim1.Init.RepetitionCounter = 0;
 8001a40:	6143      	str	r3, [r0, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a42:	6183      	str	r3, [r0, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a44:	2303      	movs	r3, #3
 8001a46:	9303      	str	r3, [sp, #12]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	9305      	str	r3, [sp, #20]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a4c:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a4e:	a903      	add	r1, sp, #12
 8001a50:	f003 fcd6 	bl	8005400 <HAL_TIM_Encoder_Init>
 8001a54:	b958      	cbnz	r0, 8001a6e <MX_TIM1_Init+0x56>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a56:	2300      	movs	r3, #0
 8001a58:	9300      	str	r3, [sp, #0]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a5a:	9301      	str	r3, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5c:	9302      	str	r3, [sp, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a5e:	4669      	mov	r1, sp
 8001a60:	4805      	ldr	r0, [pc, #20]	; (8001a78 <MX_TIM1_Init+0x60>)
 8001a62:	f003 fdaf 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a66:	b920      	cbnz	r0, 8001a72 <MX_TIM1_Init+0x5a>
}
 8001a68:	b00d      	add	sp, #52	; 0x34
 8001a6a:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 8001a6e:	f7ff ffd1 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001a72:	f7ff ffcf 	bl	8001a14 <Error_Handler>
 8001a76:	bf00      	nop
 8001a78:	20000360 	.word	0x20000360
 8001a7c:	40012c00 	.word	0x40012c00

08001a80 <MX_I2C1_Init>:
{
 8001a80:	b508      	push	{r3, lr}
	hi2c1.Instance = I2C1;
 8001a82:	4811      	ldr	r0, [pc, #68]	; (8001ac8 <MX_I2C1_Init+0x48>)
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <MX_I2C1_Init+0x4c>)
 8001a86:	6003      	str	r3, [r0, #0]
	hi2c1.Init.Timing = 0x00303D5B;
 8001a88:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001a8a:	6043      	str	r3, [r0, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	6083      	str	r3, [r0, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a90:	2201      	movs	r2, #1
 8001a92:	60c2      	str	r2, [r0, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a94:	6103      	str	r3, [r0, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001a96:	6143      	str	r3, [r0, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a98:	6183      	str	r3, [r0, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a9a:	61c3      	str	r3, [r0, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a9c:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a9e:	f001 fd4e 	bl	800353e <HAL_I2C_Init>
 8001aa2:	b950      	cbnz	r0, 8001aba <MX_I2C1_Init+0x3a>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4808      	ldr	r0, [pc, #32]	; (8001ac8 <MX_I2C1_Init+0x48>)
 8001aa8:	f001 fe66 	bl	8003778 <HAL_I2CEx_ConfigAnalogFilter>
 8001aac:	b938      	cbnz	r0, 8001abe <MX_I2C1_Init+0x3e>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <MX_I2C1_Init+0x48>)
 8001ab2:	f001 fe8f 	bl	80037d4 <HAL_I2CEx_ConfigDigitalFilter>
 8001ab6:	b920      	cbnz	r0, 8001ac2 <MX_I2C1_Init+0x42>
}
 8001ab8:	bd08      	pop	{r3, pc}
		Error_Handler();
 8001aba:	f7ff ffab 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001abe:	f7ff ffa9 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001ac2:	f7ff ffa7 	bl	8001a14 <Error_Handler>
 8001ac6:	bf00      	nop
 8001ac8:	200002a8 	.word	0x200002a8
 8001acc:	40005400 	.word	0x40005400
 8001ad0:	00303d5b 	.word	0x00303d5b

08001ad4 <MX_UART4_Init>:
{
 8001ad4:	b508      	push	{r3, lr}
	huart4.Instance = UART4;
 8001ad6:	4815      	ldr	r0, [pc, #84]	; (8001b2c <MX_UART4_Init+0x58>)
 8001ad8:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <MX_UART4_Init+0x5c>)
 8001ada:	6003      	str	r3, [r0, #0]
	huart4.Init.BaudRate = 115200;
 8001adc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001ae0:	6043      	str	r3, [r0, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	6083      	str	r3, [r0, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8001ae6:	60c3      	str	r3, [r0, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8001ae8:	6103      	str	r3, [r0, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8001aea:	220c      	movs	r2, #12
 8001aec:	6142      	str	r2, [r0, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aee:	6183      	str	r3, [r0, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af0:	61c3      	str	r3, [r0, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001af2:	6203      	str	r3, [r0, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001af4:	6243      	str	r3, [r0, #36]	; 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001af6:	6283      	str	r3, [r0, #40]	; 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8001af8:	f004 f8b9 	bl	8005c6e <HAL_UART_Init>
 8001afc:	b970      	cbnz	r0, 8001b1c <MX_UART4_Init+0x48>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001afe:	2100      	movs	r1, #0
 8001b00:	480a      	ldr	r0, [pc, #40]	; (8001b2c <MX_UART4_Init+0x58>)
 8001b02:	f004 f92c 	bl	8005d5e <HAL_UARTEx_SetTxFifoThreshold>
 8001b06:	b958      	cbnz	r0, 8001b20 <MX_UART4_Init+0x4c>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4808      	ldr	r0, [pc, #32]	; (8001b2c <MX_UART4_Init+0x58>)
 8001b0c:	f004 f94c 	bl	8005da8 <HAL_UARTEx_SetRxFifoThreshold>
 8001b10:	b940      	cbnz	r0, 8001b24 <MX_UART4_Init+0x50>
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001b12:	4806      	ldr	r0, [pc, #24]	; (8001b2c <MX_UART4_Init+0x58>)
 8001b14:	f004 f904 	bl	8005d20 <HAL_UARTEx_DisableFifoMode>
 8001b18:	b930      	cbnz	r0, 8001b28 <MX_UART4_Init+0x54>
}
 8001b1a:	bd08      	pop	{r3, pc}
		Error_Handler();
 8001b1c:	f7ff ff7a 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001b20:	f7ff ff78 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001b24:	f7ff ff76 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001b28:	f7ff ff74 	bl	8001a14 <Error_Handler>
 8001b2c:	200003ac 	.word	0x200003ac
 8001b30:	40004c00 	.word	0x40004c00

08001b34 <MX_SPI1_Init>:
{
 8001b34:	b508      	push	{r3, lr}
	hspi1.Instance = SPI1;
 8001b36:	4810      	ldr	r0, [pc, #64]	; (8001b78 <MX_SPI1_Init+0x44>)
 8001b38:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <MX_SPI1_Init+0x48>)
 8001b3a:	6003      	str	r3, [r0, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b3c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001b40:	6043      	str	r3, [r0, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b42:	2300      	movs	r3, #0
 8001b44:	6083      	str	r3, [r0, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001b46:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001b4a:	60c2      	str	r2, [r0, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	6102      	str	r2, [r0, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b50:	6143      	str	r3, [r0, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001b52:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001b56:	6182      	str	r2, [r0, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b58:	61c3      	str	r3, [r0, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b5a:	6203      	str	r3, [r0, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b5c:	6243      	str	r3, [r0, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b5e:	6283      	str	r3, [r0, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8001b60:	2207      	movs	r2, #7
 8001b62:	62c2      	str	r2, [r0, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b64:	6303      	str	r3, [r0, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b66:	2308      	movs	r3, #8
 8001b68:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b6a:	f003 f9a2 	bl	8004eb2 <HAL_SPI_Init>
 8001b6e:	b900      	cbnz	r0, 8001b72 <MX_SPI1_Init+0x3e>
}
 8001b70:	bd08      	pop	{r3, pc}
		Error_Handler();
 8001b72:	f7ff ff4f 	bl	8001a14 <Error_Handler>
 8001b76:	bf00      	nop
 8001b78:	200002fc 	.word	0x200002fc
 8001b7c:	40013000 	.word	0x40013000

08001b80 <MX_ADC1_Init>:
{
 8001b80:	b500      	push	{lr}
 8001b82:	b08b      	sub	sp, #44	; 0x2c
	ADC_MultiModeTypeDef multimode = {0};
 8001b84:	2300      	movs	r3, #0
 8001b86:	9307      	str	r3, [sp, #28]
 8001b88:	9308      	str	r3, [sp, #32]
 8001b8a:	9309      	str	r3, [sp, #36]	; 0x24
	ADC_ChannelConfTypeDef sConfig = {0};
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	9302      	str	r3, [sp, #8]
 8001b90:	9303      	str	r3, [sp, #12]
 8001b92:	9304      	str	r3, [sp, #16]
 8001b94:	9305      	str	r3, [sp, #20]
 8001b96:	9306      	str	r3, [sp, #24]
	hadc1.Instance = ADC1;
 8001b98:	481d      	ldr	r0, [pc, #116]	; (8001c10 <MX_ADC1_Init+0x90>)
 8001b9a:	4a1e      	ldr	r2, [pc, #120]	; (8001c14 <MX_ADC1_Init+0x94>)
 8001b9c:	6002      	str	r2, [r0, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b9e:	6043      	str	r3, [r0, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ba0:	6083      	str	r3, [r0, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ba2:	60c3      	str	r3, [r0, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ba4:	6103      	str	r3, [r0, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ba6:	2204      	movs	r2, #4
 8001ba8:	6142      	str	r2, [r0, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001baa:	7603      	strb	r3, [r0, #24]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001bac:	7642      	strb	r2, [r0, #25]
	hadc1.Init.NbrOfConversion = 1;
 8001bae:	2201      	movs	r2, #1
 8001bb0:	61c2      	str	r2, [r0, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bb2:	f880 3020 	strb.w	r3, [r0, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bb6:	6283      	str	r3, [r0, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bb8:	62c3      	str	r3, [r0, #44]	; 0x2c
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bba:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001bbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bc2:	6342      	str	r2, [r0, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8001bc4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bc8:	f000 fb96 	bl	80022f8 <HAL_ADC_Init>
 8001bcc:	b9d0      	cbnz	r0, 8001c04 <MX_ADC1_Init+0x84>
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	9307      	str	r3, [sp, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001bd2:	a907      	add	r1, sp, #28
 8001bd4:	480e      	ldr	r0, [pc, #56]	; (8001c10 <MX_ADC1_Init+0x90>)
 8001bd6:	f001 f97d 	bl	8002ed4 <HAL_ADCEx_MultiModeConfigChannel>
 8001bda:	b9a8      	cbnz	r0, 8001c08 <MX_ADC1_Init+0x88>
	sConfig.Channel = ADC_CHANNEL_7;
 8001bdc:	4b0e      	ldr	r3, [pc, #56]	; (8001c18 <MX_ADC1_Init+0x98>)
 8001bde:	9301      	str	r3, [sp, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001be0:	2306      	movs	r3, #6
 8001be2:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001be4:	2300      	movs	r3, #0
 8001be6:	9303      	str	r3, [sp, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001be8:	227f      	movs	r2, #127	; 0x7f
 8001bea:	9204      	str	r2, [sp, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bec:	2204      	movs	r2, #4
 8001bee:	9205      	str	r2, [sp, #20]
	sConfig.Offset = 0;
 8001bf0:	9306      	str	r3, [sp, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bf2:	eb0d 0102 	add.w	r1, sp, r2
 8001bf6:	4806      	ldr	r0, [pc, #24]	; (8001c10 <MX_ADC1_Init+0x90>)
 8001bf8:	f000 fdc6 	bl	8002788 <HAL_ADC_ConfigChannel>
 8001bfc:	b930      	cbnz	r0, 8001c0c <MX_ADC1_Init+0x8c>
}
 8001bfe:	b00b      	add	sp, #44	; 0x2c
 8001c00:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 8001c04:	f7ff ff06 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001c08:	f7ff ff04 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001c0c:	f7ff ff02 	bl	8001a14 <Error_Handler>
 8001c10:	20000240 	.word	0x20000240
 8001c14:	42028000 	.word	0x42028000
 8001c18:	1d500080 	.word	0x1d500080

08001c1c <SystemClock_Config>:
{
 8001c1c:	b500      	push	{lr}
 8001c1e:	b099      	sub	sp, #100	; 0x64
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c20:	2248      	movs	r2, #72	; 0x48
 8001c22:	2100      	movs	r1, #0
 8001c24:	a806      	add	r0, sp, #24
 8001c26:	f004 fe70 	bl	800690a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	9301      	str	r3, [sp, #4]
 8001c2e:	9302      	str	r3, [sp, #8]
 8001c30:	9303      	str	r3, [sp, #12]
 8001c32:	9304      	str	r3, [sp, #16]
 8001c34:	9305      	str	r3, [sp, #20]
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001c36:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001c3a:	f001 fe19 	bl	8003870 <HAL_PWREx_ControlVoltageScaling>
 8001c3e:	bb00      	cbnz	r0, 8001c82 <SystemClock_Config+0x66>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8001c40:	2312      	movs	r3, #18
 8001c42:	9306      	str	r3, [sp, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c48:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c4a:	2340      	movs	r3, #64	; 0x40
 8001c4c:	930a      	str	r3, [sp, #40]	; 0x28
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001c52:	2300      	movs	r3, #0
 8001c54:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001c56:	2260      	movs	r2, #96	; 0x60
 8001c58:	920f      	str	r2, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c5a:	9311      	str	r3, [sp, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c5c:	a806      	add	r0, sp, #24
 8001c5e:	f001 ff59 	bl	8003b14 <HAL_RCC_OscConfig>
 8001c62:	b980      	cbnz	r0, 8001c86 <SystemClock_Config+0x6a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c64:	230f      	movs	r3, #15
 8001c66:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c68:	2101      	movs	r1, #1
 8001c6a:	9102      	str	r1, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c70:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c72:	9305      	str	r3, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c74:	a801      	add	r0, sp, #4
 8001c76:	f002 fb27 	bl	80042c8 <HAL_RCC_ClockConfig>
 8001c7a:	b930      	cbnz	r0, 8001c8a <SystemClock_Config+0x6e>
}
 8001c7c:	b019      	add	sp, #100	; 0x64
 8001c7e:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 8001c82:	f7ff fec7 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001c86:	f7ff fec5 	bl	8001a14 <Error_Handler>
		Error_Handler();
 8001c8a:	f7ff fec3 	bl	8001a14 <Error_Handler>
	...

08001c90 <main>:
{
 8001c90:	b508      	push	{r3, lr}
	HAL_Init();
 8001c92:	f000 faf9 	bl	8002288 <HAL_Init>
	SystemClock_Config();
 8001c96:	f7ff ffc1 	bl	8001c1c <SystemClock_Config>
	MX_GPIO_Init();
 8001c9a:	f7ff faff 	bl	800129c <MX_GPIO_Init>
	MX_TIM1_Init();
 8001c9e:	f7ff febb 	bl	8001a18 <MX_TIM1_Init>
	MX_I2C1_Init();
 8001ca2:	f7ff feed 	bl	8001a80 <MX_I2C1_Init>
	MX_UART4_Init();
 8001ca6:	f7ff ff15 	bl	8001ad4 <MX_UART4_Init>
	MX_SPI1_Init();
 8001caa:	f7ff ff43 	bl	8001b34 <MX_SPI1_Init>
	MX_ADC1_Init();
 8001cae:	f7ff ff67 	bl	8001b80 <MX_ADC1_Init>
	HD44780_Init(2);
 8001cb2:	2002      	movs	r0, #2
 8001cb4:	f7ff fa7e 	bl	80011b4 <HD44780_Init>
	HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8001cb8:	213c      	movs	r1, #60	; 0x3c
 8001cba:	4810      	ldr	r0, [pc, #64]	; (8001cfc <main+0x6c>)
 8001cbc:	f003 fc07 	bl	80054ce <HAL_TIM_Encoder_Start_IT>
	HAL_ADC_Start_IT(&hadc1);
 8001cc0:	480f      	ldr	r0, [pc, #60]	; (8001d00 <main+0x70>)
 8001cc2:	f001 f839 	bl	8002d38 <HAL_ADC_Start_IT>
	AD9833_Init();
 8001cc6:	f7ff f933 	bl	8000f30 <AD9833_Init>
	TPL0102_Init(&hi2c1);
 8001cca:	480e      	ldr	r0, [pc, #56]	; (8001d04 <main+0x74>)
 8001ccc:	f7ff f97f 	bl	8000fce <TPL0102_Init>
		batteryVoltage = adc_voltage(adc_value);
 8001cd0:	4b0d      	ldr	r3, [pc, #52]	; (8001d08 <main+0x78>)
 8001cd2:	6818      	ldr	r0, [r3, #0]
 8001cd4:	f7ff fb3c 	bl	8001350 <adc_voltage>
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <main+0x7c>)
 8001cda:	ed83 0a00 	vstr	s0, [r3]
		WaveformChangeState(); //Waveform adjustment
 8001cde:	f7ff fc17 	bl	8001510 <WaveformChangeState>
		DebounceWVFSwitch(); //DDS waveform pushbutton
 8001ce2:	f7ff fe6d 	bl	80019c0 <DebounceWVFSwitch>
		DebounceImpSwitch(); //Impedance switch pushbutton
 8001ce6:	f7ff fdb9 	bl	800185c <DebounceImpSwitch>
		DebounceLeftSwitch(); //Left pushbutton
 8001cea:	f7ff fe0b 	bl	8001904 <DebounceLeftSwitch>
		DebounceRightSwitch(); //Right pushbutton
 8001cee:	f7ff fe3b 	bl	8001968 <DebounceRightSwitch>
		DebounceRotaryEcoderSwitch(); //Rotary encoder pushbutton
 8001cf2:	f7ff fddd 	bl	80018b0 <DebounceRotaryEcoderSwitch>
		RotaryEncoderUpdate(); //Reading value of rotary encoder
 8001cf6:	f7ff fb5f 	bl	80013b8 <RotaryEncoderUpdate>
	while (1)
 8001cfa:	e7e9      	b.n	8001cd0 <main+0x40>
 8001cfc:	20000360 	.word	0x20000360
 8001d00:	20000240 	.word	0x20000240
 8001d04:	200002a8 	.word	0x200002a8
 8001d08:	20000224 	.word	0x20000224
 8001d0c:	20000228 	.word	0x20000228

08001d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d10:	b500      	push	{lr}
 8001d12:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d14:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <HAL_MspInit+0x34>)
 8001d16:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d18:	f042 0201 	orr.w	r2, r2, #1
 8001d1c:	661a      	str	r2, [r3, #96]	; 0x60
 8001d1e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d20:	f002 0201 	and.w	r2, r2, #1
 8001d24:	9200      	str	r2, [sp, #0]
 8001d26:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d28:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d2a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d2e:	659a      	str	r2, [r3, #88]	; 0x58
 8001d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d36:	9301      	str	r3, [sp, #4]
 8001d38:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d3a:	f001 fd7f 	bl	800383c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d3e:	b003      	add	sp, #12
 8001d40:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d44:	40021000 	.word	0x40021000

08001d48 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d48:	b510      	push	{r4, lr}
 8001d4a:	b0ac      	sub	sp, #176	; 0xb0
 8001d4c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4e:	2100      	movs	r1, #0
 8001d50:	9127      	str	r1, [sp, #156]	; 0x9c
 8001d52:	9128      	str	r1, [sp, #160]	; 0xa0
 8001d54:	9129      	str	r1, [sp, #164]	; 0xa4
 8001d56:	912a      	str	r1, [sp, #168]	; 0xa8
 8001d58:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d5a:	2294      	movs	r2, #148	; 0x94
 8001d5c:	a802      	add	r0, sp, #8
 8001d5e:	f004 fdd4 	bl	800690a <memset>
  if(hadc->Instance==ADC1)
 8001d62:	6822      	ldr	r2, [r4, #0]
 8001d64:	4b22      	ldr	r3, [pc, #136]	; (8001df0 <HAL_ADC_MspInit+0xa8>)
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d001      	beq.n	8001d6e <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d6a:	b02c      	add	sp, #176	; 0xb0
 8001d6c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d6e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d72:	9302      	str	r3, [sp, #8]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001d74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001d78:	9322      	str	r3, [sp, #136]	; 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSAI1SOURCE_MSI;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	9303      	str	r3, [sp, #12]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001d7e:	9304      	str	r3, [sp, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001d80:	2310      	movs	r3, #16
 8001d82:	9305      	str	r3, [sp, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001d84:	2307      	movs	r3, #7
 8001d86:	9306      	str	r3, [sp, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	9307      	str	r3, [sp, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001d8c:	9308      	str	r3, [sp, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001d8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d92:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d94:	a802      	add	r0, sp, #8
 8001d96:	f002 fcc5 	bl	8004724 <HAL_RCCEx_PeriphCLKConfig>
 8001d9a:	bb28      	cbnz	r0, 8001de8 <HAL_ADC_MspInit+0xa0>
    __HAL_RCC_ADC_CLK_ENABLE();
 8001d9c:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_ADC_MspInit+0xac>)
 8001d9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001da0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001da4:	64da      	str	r2, [r3, #76]	; 0x4c
 8001da6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001da8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001dac:	9200      	str	r2, [sp, #0]
 8001dae:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001db2:	f042 0201 	orr.w	r2, r2, #1
 8001db6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	9301      	str	r3, [sp, #4]
 8001dc0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dc2:	2304      	movs	r3, #4
 8001dc4:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2400      	movs	r4, #0
 8001dcc:	9429      	str	r4, [sp, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dce:	a927      	add	r1, sp, #156	; 0x9c
 8001dd0:	4809      	ldr	r0, [pc, #36]	; (8001df8 <HAL_ADC_MspInit+0xb0>)
 8001dd2:	f001 f977 	bl	80030c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001dd6:	4622      	mov	r2, r4
 8001dd8:	4621      	mov	r1, r4
 8001dda:	2025      	movs	r0, #37	; 0x25
 8001ddc:	f001 f918 	bl	8003010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001de0:	2025      	movs	r0, #37	; 0x25
 8001de2:	f001 f94d 	bl	8003080 <HAL_NVIC_EnableIRQ>
}
 8001de6:	e7c0      	b.n	8001d6a <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8001de8:	f7ff fe14 	bl	8001a14 <Error_Handler>
 8001dec:	e7d6      	b.n	8001d9c <HAL_ADC_MspInit+0x54>
 8001dee:	bf00      	nop
 8001df0:	42028000 	.word	0x42028000
 8001df4:	40021000 	.word	0x40021000
 8001df8:	42020000 	.word	0x42020000

08001dfc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dfc:	b510      	push	{r4, lr}
 8001dfe:	b0ac      	sub	sp, #176	; 0xb0
 8001e00:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e02:	2100      	movs	r1, #0
 8001e04:	9127      	str	r1, [sp, #156]	; 0x9c
 8001e06:	9128      	str	r1, [sp, #160]	; 0xa0
 8001e08:	9129      	str	r1, [sp, #164]	; 0xa4
 8001e0a:	912a      	str	r1, [sp, #168]	; 0xa8
 8001e0c:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e0e:	2294      	movs	r2, #148	; 0x94
 8001e10:	a802      	add	r0, sp, #8
 8001e12:	f004 fd7a 	bl	800690a <memset>
  if(hi2c->Instance==I2C1)
 8001e16:	6822      	ldr	r2, [r4, #0]
 8001e18:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <HAL_I2C_MspInit+0x7c>)
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d001      	beq.n	8001e22 <HAL_I2C_MspInit+0x26>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e1e:	b02c      	add	sp, #176	; 0xb0
 8001e20:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e22:	2340      	movs	r3, #64	; 0x40
 8001e24:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e26:	a802      	add	r0, sp, #8
 8001e28:	f002 fc7c 	bl	8004724 <HAL_RCCEx_PeriphCLKConfig>
 8001e2c:	bb08      	cbnz	r0, 8001e72 <HAL_I2C_MspInit+0x76>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2e:	4c13      	ldr	r4, [pc, #76]	; (8001e7c <HAL_I2C_MspInit+0x80>)
 8001e30:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001e32:	f043 0302 	orr.w	r3, r3, #2
 8001e36:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001e38:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e46:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e48:	2312      	movs	r3, #18
 8001e4a:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	9329      	str	r3, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	932a      	str	r3, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e52:	2304      	movs	r3, #4
 8001e54:	932b      	str	r3, [sp, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e56:	a927      	add	r1, sp, #156	; 0x9c
 8001e58:	4809      	ldr	r0, [pc, #36]	; (8001e80 <HAL_I2C_MspInit+0x84>)
 8001e5a:	f001 f933 	bl	80030c4 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001e60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e64:	65a3      	str	r3, [r4, #88]	; 0x58
 8001e66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001e68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e6c:	9301      	str	r3, [sp, #4]
 8001e6e:	9b01      	ldr	r3, [sp, #4]
}
 8001e70:	e7d5      	b.n	8001e1e <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8001e72:	f7ff fdcf 	bl	8001a14 <Error_Handler>
 8001e76:	e7da      	b.n	8001e2e <HAL_I2C_MspInit+0x32>
 8001e78:	40005400 	.word	0x40005400
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	42020400 	.word	0x42020400

08001e84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e84:	b500      	push	{lr}
 8001e86:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	2300      	movs	r3, #0
 8001e8a:	9303      	str	r3, [sp, #12]
 8001e8c:	9304      	str	r3, [sp, #16]
 8001e8e:	9305      	str	r3, [sp, #20]
 8001e90:	9306      	str	r3, [sp, #24]
 8001e92:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8001e94:	6802      	ldr	r2, [r0, #0]
 8001e96:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <HAL_SPI_MspInit+0x5c>)
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d002      	beq.n	8001ea2 <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e9c:	b009      	add	sp, #36	; 0x24
 8001e9e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ea2:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001ea6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ea8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001eac:	661a      	str	r2, [r3, #96]	; 0x60
 8001eae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001eb0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001eb4:	9201      	str	r2, [sp, #4]
 8001eb6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001eba:	f042 0201 	orr.w	r2, r2, #1
 8001ebe:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	9302      	str	r3, [sp, #8]
 8001ec8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001eca:	23b0      	movs	r3, #176	; 0xb0
 8001ecc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ed2:	2305      	movs	r3, #5
 8001ed4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed6:	a903      	add	r1, sp, #12
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <HAL_SPI_MspInit+0x60>)
 8001eda:	f001 f8f3 	bl	80030c4 <HAL_GPIO_Init>
}
 8001ede:	e7dd      	b.n	8001e9c <HAL_SPI_MspInit+0x18>
 8001ee0:	40013000 	.word	0x40013000
 8001ee4:	42020000 	.word	0x42020000

08001ee8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ee8:	b500      	push	{lr}
 8001eea:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	2300      	movs	r3, #0
 8001eee:	9303      	str	r3, [sp, #12]
 8001ef0:	9304      	str	r3, [sp, #16]
 8001ef2:	9305      	str	r3, [sp, #20]
 8001ef4:	9306      	str	r3, [sp, #24]
 8001ef6:	9307      	str	r3, [sp, #28]
  if(htim_encoder->Instance==TIM1)
 8001ef8:	6802      	ldr	r2, [r0, #0]
 8001efa:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <HAL_TIM_Encoder_MspInit+0x80>)
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d002      	beq.n	8001f06 <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001f00:	b009      	add	sp, #36	; 0x24
 8001f02:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f06:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001f0a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f10:	661a      	str	r2, [r3, #96]	; 0x60
 8001f12:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f14:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001f18:	9201      	str	r2, [sp, #4]
 8001f1a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f1e:	f042 0201 	orr.w	r2, r2, #1
 8001f22:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	9302      	str	r3, [sp, #8]
 8001f2c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f2e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f32:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3c:	a903      	add	r1, sp, #12
 8001f3e:	480b      	ldr	r0, [pc, #44]	; (8001f6c <HAL_TIM_Encoder_MspInit+0x84>)
 8001f40:	f001 f8c0 	bl	80030c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001f44:	2200      	movs	r2, #0
 8001f46:	4611      	mov	r1, r2
 8001f48:	202a      	movs	r0, #42	; 0x2a
 8001f4a:	f001 f861 	bl	8003010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001f4e:	202a      	movs	r0, #42	; 0x2a
 8001f50:	f001 f896 	bl	8003080 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001f54:	2200      	movs	r2, #0
 8001f56:	4611      	mov	r1, r2
 8001f58:	202c      	movs	r0, #44	; 0x2c
 8001f5a:	f001 f859 	bl	8003010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001f5e:	202c      	movs	r0, #44	; 0x2c
 8001f60:	f001 f88e 	bl	8003080 <HAL_NVIC_EnableIRQ>
}
 8001f64:	e7cc      	b.n	8001f00 <HAL_TIM_Encoder_MspInit+0x18>
 8001f66:	bf00      	nop
 8001f68:	40012c00 	.word	0x40012c00
 8001f6c:	42020000 	.word	0x42020000

08001f70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f70:	b510      	push	{r4, lr}
 8001f72:	b0ac      	sub	sp, #176	; 0xb0
 8001f74:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f76:	2100      	movs	r1, #0
 8001f78:	9127      	str	r1, [sp, #156]	; 0x9c
 8001f7a:	9128      	str	r1, [sp, #160]	; 0xa0
 8001f7c:	9129      	str	r1, [sp, #164]	; 0xa4
 8001f7e:	912a      	str	r1, [sp, #168]	; 0xa8
 8001f80:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f82:	2294      	movs	r2, #148	; 0x94
 8001f84:	a802      	add	r0, sp, #8
 8001f86:	f004 fcc0 	bl	800690a <memset>
  if(huart->Instance==UART4)
 8001f8a:	6822      	ldr	r2, [r4, #0]
 8001f8c:	4b17      	ldr	r3, [pc, #92]	; (8001fec <HAL_UART_MspInit+0x7c>)
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d001      	beq.n	8001f96 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001f92:	b02c      	add	sp, #176	; 0xb0
 8001f94:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001f96:	2308      	movs	r3, #8
 8001f98:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f9a:	eb0d 0003 	add.w	r0, sp, r3
 8001f9e:	f002 fbc1 	bl	8004724 <HAL_RCCEx_PeriphCLKConfig>
 8001fa2:	bb00      	cbnz	r0, 8001fe6 <HAL_UART_MspInit+0x76>
    __HAL_RCC_UART4_CLK_ENABLE();
 8001fa4:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <HAL_UART_MspInit+0x80>)
 8001fa6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001fa8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001fac:	659a      	str	r2, [r3, #88]	; 0x58
 8001fae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001fb0:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001fb4:	9200      	str	r2, [sp, #0]
 8001fb6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fba:	f042 0201 	orr.w	r2, r2, #1
 8001fbe:	64da      	str	r2, [r3, #76]	; 0x4c
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	9301      	str	r3, [sp, #4]
 8001fc8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	9329      	str	r3, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd6:	932a      	str	r3, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001fd8:	2308      	movs	r3, #8
 8001fda:	932b      	str	r3, [sp, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	a927      	add	r1, sp, #156	; 0x9c
 8001fde:	4805      	ldr	r0, [pc, #20]	; (8001ff4 <HAL_UART_MspInit+0x84>)
 8001fe0:	f001 f870 	bl	80030c4 <HAL_GPIO_Init>
}
 8001fe4:	e7d5      	b.n	8001f92 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001fe6:	f7ff fd15 	bl	8001a14 <Error_Handler>
 8001fea:	e7db      	b.n	8001fa4 <HAL_UART_MspInit+0x34>
 8001fec:	40004c00 	.word	0x40004c00
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	42020000 	.word	0x42020000

08001ff8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <NMI_Handler>

08001ffa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffa:	e7fe      	b.n	8001ffa <HardFault_Handler>

08001ffc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ffc:	e7fe      	b.n	8001ffc <MemManage_Handler>

08001ffe <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ffe:	e7fe      	b.n	8001ffe <BusFault_Handler>

08002000 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002000:	e7fe      	b.n	8002000 <UsageFault_Handler>

08002002 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002002:	4770      	bx	lr

08002004 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002004:	4770      	bx	lr

08002006 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002006:	4770      	bx	lr

08002008 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002008:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800200a:	f000 f94f 	bl	80022ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800200e:	bd08      	pop	{r3, pc}

08002010 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002010:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002012:	4802      	ldr	r0, [pc, #8]	; (800201c <ADC1_2_IRQHandler+0xc>)
 8002014:	f000 fa6a 	bl	80024ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002018:	bd08      	pop	{r3, pc}
 800201a:	bf00      	nop
 800201c:	20000240 	.word	0x20000240

08002020 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002020:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002022:	4802      	ldr	r0, [pc, #8]	; (800202c <TIM1_UP_IRQHandler+0xc>)
 8002024:	f003 f8ba 	bl	800519c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002028:	bd08      	pop	{r3, pc}
 800202a:	bf00      	nop
 800202c:	20000360 	.word	0x20000360

08002030 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002030:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002032:	4802      	ldr	r0, [pc, #8]	; (800203c <TIM1_CC_IRQHandler+0xc>)
 8002034:	f003 f8b2 	bl	800519c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002038:	bd08      	pop	{r3, pc}
 800203a:	bf00      	nop
 800203c:	20000360 	.word	0x20000360

08002040 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8002040:	2001      	movs	r0, #1
 8002042:	4770      	bx	lr

08002044 <_kill>:

int _kill(int pid, int sig)
{
 8002044:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002046:	f004 fcb3 	bl	80069b0 <__errno>
 800204a:	2316      	movs	r3, #22
 800204c:	6003      	str	r3, [r0, #0]
  return -1;
}
 800204e:	f04f 30ff 	mov.w	r0, #4294967295
 8002052:	bd08      	pop	{r3, pc}

08002054 <_exit>:

void _exit (int status)
{
 8002054:	b508      	push	{r3, lr}
  _kill(status, -1);
 8002056:	f04f 31ff 	mov.w	r1, #4294967295
 800205a:	f7ff fff3 	bl	8002044 <_kill>
  while (1) {}    /* Make sure we hang here */
 800205e:	e7fe      	b.n	800205e <_exit+0xa>

08002060 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002060:	b570      	push	{r4, r5, r6, lr}
 8002062:	460c      	mov	r4, r1
 8002064:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002066:	2500      	movs	r5, #0
 8002068:	e006      	b.n	8002078 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 800206a:	f3af 8000 	nop.w
 800206e:	4621      	mov	r1, r4
 8002070:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002074:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8002076:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	42b5      	cmp	r5, r6
 800207a:	dbf6      	blt.n	800206a <_read+0xa>
  }

  return len;
}
 800207c:	4630      	mov	r0, r6
 800207e:	bd70      	pop	{r4, r5, r6, pc}

08002080 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002080:	b570      	push	{r4, r5, r6, lr}
 8002082:	460c      	mov	r4, r1
 8002084:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002086:	2500      	movs	r5, #0
 8002088:	e004      	b.n	8002094 <_write+0x14>
  {
    __io_putchar(*ptr++);
 800208a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800208e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	3501      	adds	r5, #1
 8002094:	42b5      	cmp	r5, r6
 8002096:	dbf8      	blt.n	800208a <_write+0xa>
  }
  return len;
}
 8002098:	4630      	mov	r0, r6
 800209a:	bd70      	pop	{r4, r5, r6, pc}

0800209c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	4770      	bx	lr

080020a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80020a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020a6:	604b      	str	r3, [r1, #4]
  return 0;
}
 80020a8:	2000      	movs	r0, #0
 80020aa:	4770      	bx	lr

080020ac <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80020ac:	2001      	movs	r0, #1
 80020ae:	4770      	bx	lr

080020b0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80020b0:	2000      	movs	r0, #0
 80020b2:	4770      	bx	lr

080020b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020b4:	b510      	push	{r4, lr}
 80020b6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020b8:	4a0c      	ldr	r2, [pc, #48]	; (80020ec <_sbrk+0x38>)
 80020ba:	490d      	ldr	r1, [pc, #52]	; (80020f0 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020bc:	480d      	ldr	r0, [pc, #52]	; (80020f4 <_sbrk+0x40>)
 80020be:	6800      	ldr	r0, [r0, #0]
 80020c0:	b140      	cbz	r0, 80020d4 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020c2:	480c      	ldr	r0, [pc, #48]	; (80020f4 <_sbrk+0x40>)
 80020c4:	6800      	ldr	r0, [r0, #0]
 80020c6:	4403      	add	r3, r0
 80020c8:	1a52      	subs	r2, r2, r1
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d806      	bhi.n	80020dc <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80020ce:	4a09      	ldr	r2, [pc, #36]	; (80020f4 <_sbrk+0x40>)
 80020d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80020d2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80020d4:	4807      	ldr	r0, [pc, #28]	; (80020f4 <_sbrk+0x40>)
 80020d6:	4c08      	ldr	r4, [pc, #32]	; (80020f8 <_sbrk+0x44>)
 80020d8:	6004      	str	r4, [r0, #0]
 80020da:	e7f2      	b.n	80020c2 <_sbrk+0xe>
    errno = ENOMEM;
 80020dc:	f004 fc68 	bl	80069b0 <__errno>
 80020e0:	230c      	movs	r3, #12
 80020e2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	e7f3      	b.n	80020d2 <_sbrk+0x1e>
 80020ea:	bf00      	nop
 80020ec:	20030000 	.word	0x20030000
 80020f0:	00000400 	.word	0x00000400
 80020f4:	20000464 	.word	0x20000464
 80020f8:	200005b8 	.word	0x200005b8

080020fc <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020fc:	4a03      	ldr	r2, [pc, #12]	; (800210c <SystemInit+0x10>)
 80020fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002102:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002106:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800210a:	4770      	bx	lr
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8002110:	4b2f      	ldr	r3, [pc, #188]	; (80021d0 <SystemCoreClockUpdate+0xc0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f013 0f08 	tst.w	r3, #8
 8002118:	d116      	bne.n	8002148 <SystemCoreClockUpdate+0x38>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 800211a:	4b2d      	ldr	r3, [pc, #180]	; (80021d0 <SystemCoreClockUpdate+0xc0>)
 800211c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002120:	f3c3 2303 	ubfx	r3, r3, #8, #4
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8002124:	4a2b      	ldr	r2, [pc, #172]	; (80021d4 <SystemCoreClockUpdate+0xc4>)
 8002126:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <SystemCoreClockUpdate+0xc0>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	2b0c      	cmp	r3, #12
 8002134:	d848      	bhi.n	80021c8 <SystemCoreClockUpdate+0xb8>
 8002136:	e8df f003 	tbb	[pc, r3]
 800213a:	470c      	.short	0x470c
 800213c:	470f4747 	.word	0x470f4747
 8002140:	47134747 	.word	0x47134747
 8002144:	4747      	.short	0x4747
 8002146:	17          	.byte	0x17
 8002147:	00          	.byte	0x00
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8002148:	4b21      	ldr	r3, [pc, #132]	; (80021d0 <SystemCoreClockUpdate+0xc0>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002150:	e7e8      	b.n	8002124 <SystemCoreClockUpdate+0x14>
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8002152:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <SystemCoreClockUpdate+0xc8>)
 8002154:	601a      	str	r2, [r3, #0]
      break;
 8002156:	e028      	b.n	80021aa <SystemCoreClockUpdate+0x9a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <SystemCoreClockUpdate+0xc8>)
 800215a:	4a20      	ldr	r2, [pc, #128]	; (80021dc <SystemCoreClockUpdate+0xcc>)
 800215c:	601a      	str	r2, [r3, #0]
      break;
 800215e:	e024      	b.n	80021aa <SystemCoreClockUpdate+0x9a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <SystemCoreClockUpdate+0xc8>)
 8002162:	4a1e      	ldr	r2, [pc, #120]	; (80021dc <SystemCoreClockUpdate+0xcc>)
 8002164:	601a      	str	r2, [r3, #0]
      break;
 8002166:	e020      	b.n	80021aa <SystemCoreClockUpdate+0x9a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <SystemCoreClockUpdate+0xc0>)
 800216a:	68d9      	ldr	r1, [r3, #12]
 800216c:	f001 0103 	and.w	r1, r1, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002176:	3301      	adds	r3, #1

      switch (pllsource)
 8002178:	2902      	cmp	r1, #2
 800217a:	d004      	beq.n	8002186 <SystemCoreClockUpdate+0x76>
 800217c:	2903      	cmp	r1, #3
 800217e:	d01f      	beq.n	80021c0 <SystemCoreClockUpdate+0xb0>
        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
          break;

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8002180:	fbb2 f2f3 	udiv	r2, r2, r3
          break;
 8002184:	e002      	b.n	800218c <SystemCoreClockUpdate+0x7c>
          pllvco = (HSI_VALUE / pllm);
 8002186:	4a15      	ldr	r2, [pc, #84]	; (80021dc <SystemCoreClockUpdate+0xcc>)
 8002188:	fbb2 f2f3 	udiv	r2, r2, r3
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 800218c:	4910      	ldr	r1, [pc, #64]	; (80021d0 <SystemCoreClockUpdate+0xc0>)
 800218e:	68cb      	ldr	r3, [r1, #12]
 8002190:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8002194:	fb02 f303 	mul.w	r3, r2, r3
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8002198:	68ca      	ldr	r2, [r1, #12]
 800219a:	f3c2 6241 	ubfx	r2, r2, #25, #2
 800219e:	3201      	adds	r2, #1
 80021a0:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllr;
 80021a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80021a6:	4a0c      	ldr	r2, [pc, #48]	; (80021d8 <SystemCoreClockUpdate+0xc8>)
 80021a8:	6013      	str	r3, [r2, #0]
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80021aa:	4b09      	ldr	r3, [pc, #36]	; (80021d0 <SystemCoreClockUpdate+0xc0>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80021b2:	4a0b      	ldr	r2, [pc, #44]	; (80021e0 <SystemCoreClockUpdate+0xd0>)
 80021b4:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80021b6:	4a08      	ldr	r2, [pc, #32]	; (80021d8 <SystemCoreClockUpdate+0xc8>)
 80021b8:	6813      	ldr	r3, [r2, #0]
 80021ba:	40cb      	lsrs	r3, r1
 80021bc:	6013      	str	r3, [r2, #0]
}
 80021be:	4770      	bx	lr
          pllvco = (HSE_VALUE / pllm);
 80021c0:	4a06      	ldr	r2, [pc, #24]	; (80021dc <SystemCoreClockUpdate+0xcc>)
 80021c2:	fbb2 f2f3 	udiv	r2, r2, r3
          break;
 80021c6:	e7e1      	b.n	800218c <SystemCoreClockUpdate+0x7c>
      SystemCoreClock = msirange;
 80021c8:	4b03      	ldr	r3, [pc, #12]	; (80021d8 <SystemCoreClockUpdate+0xc8>)
 80021ca:	601a      	str	r2, [r3, #0]
      break;
 80021cc:	e7ed      	b.n	80021aa <SystemCoreClockUpdate+0x9a>
 80021ce:	bf00      	nop
 80021d0:	40021000 	.word	0x40021000
 80021d4:	08008bc8 	.word	0x08008bc8
 80021d8:	20000024 	.word	0x20000024
 80021dc:	00f42400 	.word	0x00f42400
 80021e0:	08008bb0 	.word	0x08008bb0

080021e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80021e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800221c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80021e8:	f7ff ff88 	bl	80020fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80021ec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80021ee:	e003      	b.n	80021f8 <LoopCopyDataInit>

080021f0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80021f0:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80021f2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80021f4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80021f6:	3104      	adds	r1, #4

080021f8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80021f8:	480a      	ldr	r0, [pc, #40]	; (8002224 <LoopForever+0xa>)
	ldr	r3, =_edata
 80021fa:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <LoopForever+0xe>)
	adds	r2, r0, r1
 80021fc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80021fe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002200:	d3f6      	bcc.n	80021f0 <CopyDataInit>
	ldr	r2, =_sbss
 8002202:	4a0a      	ldr	r2, [pc, #40]	; (800222c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002204:	e002      	b.n	800220c <LoopFillZerobss>

08002206 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002206:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002208:	f842 3b04 	str.w	r3, [r2], #4

0800220c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <LoopForever+0x16>)
	cmp	r2, r3
 800220e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002210:	d3f9      	bcc.n	8002206 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002212:	f004 fbd3 	bl	80069bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002216:	f7ff fd3b 	bl	8001c90 <main>

0800221a <LoopForever>:

LoopForever:
    b LoopForever
 800221a:	e7fe      	b.n	800221a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800221c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8002220:	08008fb4 	.word	0x08008fb4
	ldr	r0, =_sdata
 8002224:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002228:	200001f8 	.word	0x200001f8
	ldr	r2, =_sbss
 800222c:	200001f8 	.word	0x200001f8
	ldr	r3, = _ebss
 8002230:	200005b8 	.word	0x200005b8

08002234 <AES_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002234:	e7fe      	b.n	8002234 <AES_IRQHandler>
	...

08002238 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002238:	4b10      	ldr	r3, [pc, #64]	; (800227c <HAL_InitTick+0x44>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	b90b      	cbnz	r3, 8002242 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800223e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002240:	4770      	bx	lr
{
 8002242:	b510      	push	{r4, lr}
 8002244:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002246:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800224a:	fbb0 f3f3 	udiv	r3, r0, r3
 800224e:	4a0c      	ldr	r2, [pc, #48]	; (8002280 <HAL_InitTick+0x48>)
 8002250:	6810      	ldr	r0, [r2, #0]
 8002252:	fbb0 f0f3 	udiv	r0, r0, r3
 8002256:	f000 ff21 	bl	800309c <HAL_SYSTICK_Config>
 800225a:	b968      	cbnz	r0, 8002278 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800225c:	2c07      	cmp	r4, #7
 800225e:	d901      	bls.n	8002264 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8002260:	2001      	movs	r0, #1
 8002262:	e00a      	b.n	800227a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002264:	2200      	movs	r2, #0
 8002266:	4621      	mov	r1, r4
 8002268:	f04f 30ff 	mov.w	r0, #4294967295
 800226c:	f000 fed0 	bl	8003010 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002270:	4b04      	ldr	r3, [pc, #16]	; (8002284 <HAL_InitTick+0x4c>)
 8002272:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8002274:	2000      	movs	r0, #0
 8002276:	e000      	b.n	800227a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8002278:	2001      	movs	r0, #1
}
 800227a:	bd10      	pop	{r4, pc}
 800227c:	20000028 	.word	0x20000028
 8002280:	20000024 	.word	0x20000024
 8002284:	2000002c 	.word	0x2000002c

08002288 <HAL_Init>:
{
 8002288:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800228a:	2004      	movs	r0, #4
 800228c:	f000 feae 	bl	8002fec <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
 8002290:	f7ff ff3e 	bl	8002110 <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002294:	2007      	movs	r0, #7
 8002296:	f7ff ffcf 	bl	8002238 <HAL_InitTick>
 800229a:	b110      	cbz	r0, 80022a2 <HAL_Init+0x1a>
    status = HAL_ERROR;
 800229c:	2401      	movs	r4, #1
}
 800229e:	4620      	mov	r0, r4
 80022a0:	bd10      	pop	{r4, pc}
 80022a2:	4604      	mov	r4, r0
    HAL_MspInit();
 80022a4:	f7ff fd34 	bl	8001d10 <HAL_MspInit>
 80022a8:	e7f9      	b.n	800229e <HAL_Init+0x16>
	...

080022ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80022ac:	4b03      	ldr	r3, [pc, #12]	; (80022bc <HAL_IncTick+0x10>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	4a03      	ldr	r2, [pc, #12]	; (80022c0 <HAL_IncTick+0x14>)
 80022b2:	6811      	ldr	r1, [r2, #0]
 80022b4:	440b      	add	r3, r1
 80022b6:	6013      	str	r3, [r2, #0]
}
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	20000028 	.word	0x20000028
 80022c0:	20000468 	.word	0x20000468

080022c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80022c4:	4b01      	ldr	r3, [pc, #4]	; (80022cc <HAL_GetTick+0x8>)
 80022c6:	6818      	ldr	r0, [r3, #0]
}
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000468 	.word	0x20000468

080022d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022d0:	b538      	push	{r3, r4, r5, lr}
 80022d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80022d4:	f7ff fff6 	bl	80022c4 <HAL_GetTick>
 80022d8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022da:	f1b4 3fff 	cmp.w	r4, #4294967295
 80022de:	d002      	beq.n	80022e6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 80022e0:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <HAL_Delay+0x24>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022e6:	f7ff ffed 	bl	80022c4 <HAL_GetTick>
 80022ea:	1b40      	subs	r0, r0, r5
 80022ec:	42a0      	cmp	r0, r4
 80022ee:	d3fa      	bcc.n	80022e6 <HAL_Delay+0x16>
  {
  }
}
 80022f0:	bd38      	pop	{r3, r4, r5, pc}
 80022f2:	bf00      	nop
 80022f4:	20000028 	.word	0x20000028

080022f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022f8:	b530      	push	{r4, r5, lr}
 80022fa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002300:	2800      	cmp	r0, #0
 8002302:	f000 80df 	beq.w	80024c4 <HAL_ADC_Init+0x1cc>
 8002306:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002308:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800230a:	b313      	cbz	r3, 8002352 <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800230c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8002314:	d005      	beq.n	8002322 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 800231c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002320:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002322:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002324:	6893      	ldr	r3, [r2, #8]
 8002326:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800232a:	d11f      	bne.n	800236c <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 800232c:	6893      	ldr	r3, [r2, #8]
 800232e:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002332:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800233a:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800233c:	4b62      	ldr	r3, [pc, #392]	; (80024c8 <HAL_ADC_Init+0x1d0>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	099b      	lsrs	r3, r3, #6
 8002342:	4a62      	ldr	r2, [pc, #392]	; (80024cc <HAL_ADC_Init+0x1d4>)
 8002344:	fba2 2303 	umull	r2, r3, r2, r3
 8002348:	099b      	lsrs	r3, r3, #6
 800234a:	3301      	adds	r3, #1
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002350:	e009      	b.n	8002366 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8002352:	f7ff fcf9 	bl	8001d48 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002356:	2300      	movs	r3, #0
 8002358:	65e3      	str	r3, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 800235a:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 800235e:	e7d5      	b.n	800230c <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8002360:	9b01      	ldr	r3, [sp, #4]
 8002362:	3b01      	subs	r3, #1
 8002364:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002366:	9b01      	ldr	r3, [sp, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d1f9      	bne.n	8002360 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800236c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800236e:	6893      	ldr	r3, [r2, #8]
 8002370:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002374:	d17d      	bne.n	8002472 <HAL_ADC_Init+0x17a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002376:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002378:	f043 0310 	orr.w	r3, r3, #16
 800237c:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002386:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002388:	6893      	ldr	r3, [r2, #8]
 800238a:	f013 0304 	ands.w	r3, r3, #4
 800238e:	d000      	beq.n	8002392 <HAL_ADC_Init+0x9a>
 8002390:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002392:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002394:	f011 0f10 	tst.w	r1, #16
 8002398:	f040 808d 	bne.w	80024b6 <HAL_ADC_Init+0x1be>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800239c:	2b00      	cmp	r3, #0
 800239e:	f040 808a 	bne.w	80024b6 <HAL_ADC_Init+0x1be>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80023a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80023a8:	f043 0302 	orr.w	r3, r3, #2
 80023ac:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023ae:	6893      	ldr	r3, [r2, #8]
 80023b0:	f013 0f01 	tst.w	r3, #1
 80023b4:	d114      	bne.n	80023e0 <HAL_ADC_Init+0xe8>
 80023b6:	4b46      	ldr	r3, [pc, #280]	; (80024d0 <HAL_ADC_Init+0x1d8>)
 80023b8:	689a      	ldr	r2, [r3, #8]
 80023ba:	f012 0201 	ands.w	r2, r2, #1
 80023be:	d000      	beq.n	80023c2 <HAL_ADC_Init+0xca>
 80023c0:	2201      	movs	r2, #1
 80023c2:	4b44      	ldr	r3, [pc, #272]	; (80024d4 <HAL_ADC_Init+0x1dc>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f013 0301 	ands.w	r3, r3, #1
 80023ca:	d000      	beq.n	80023ce <HAL_ADC_Init+0xd6>
 80023cc:	2301      	movs	r3, #1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	d106      	bne.n	80023e0 <HAL_ADC_Init+0xe8>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023d2:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023d4:	4940      	ldr	r1, [pc, #256]	; (80024d8 <HAL_ADC_Init+0x1e0>)
 80023d6:	688a      	ldr	r2, [r1, #8]
 80023d8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80023dc:	4313      	orrs	r3, r2
 80023de:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023e0:	7e62      	ldrb	r2, [r4, #25]
                 hadc->Init.Overrun                                                     |
 80023e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023e4:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 80023e8:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 80023ea:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 80023ec:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 80023ee:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80023f0:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023f8:	2a01      	cmp	r2, #1
 80023fa:	d03c      	beq.n	8002476 <HAL_ADC_Init+0x17e>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80023fe:	b122      	cbz	r2, 800240a <HAL_ADC_Init+0x112>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002400:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002404:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002406:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002408:	4313      	orrs	r3, r2
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800240a:	6821      	ldr	r1, [r4, #0]
 800240c:	68cd      	ldr	r5, [r1, #12]
 800240e:	4a33      	ldr	r2, [pc, #204]	; (80024dc <HAL_ADC_Init+0x1e4>)
 8002410:	402a      	ands	r2, r5
 8002412:	431a      	orrs	r2, r3
 8002414:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002416:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002418:	6893      	ldr	r3, [r2, #8]
 800241a:	f013 0308 	ands.w	r3, r3, #8
 800241e:	d000      	beq.n	8002422 <HAL_ADC_Init+0x12a>
 8002420:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002422:	b9bb      	cbnz	r3, 8002454 <HAL_ADC_Init+0x15c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002424:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002426:	7e21      	ldrb	r1, [r4, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002428:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800242c:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002430:	ea43 0141 	orr.w	r1, r3, r1, lsl #1

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002434:	68d3      	ldr	r3, [r2, #12]
 8002436:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800243a:	f023 0306 	bic.w	r3, r3, #6
 800243e:	430b      	orrs	r3, r1
 8002440:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002442:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002446:	2b01      	cmp	r3, #1
 8002448:	d01a      	beq.n	8002480 <HAL_ADC_Init+0x188>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800244a:	6822      	ldr	r2, [r4, #0]
 800244c:	6913      	ldr	r3, [r2, #16]
 800244e:	f023 0301 	bic.w	r3, r3, #1
 8002452:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002454:	6923      	ldr	r3, [r4, #16]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d024      	beq.n	80024a4 <HAL_ADC_Init+0x1ac>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800245a:	6822      	ldr	r2, [r4, #0]
 800245c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800245e:	f023 030f 	bic.w	r3, r3, #15
 8002462:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002464:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002466:	f023 0303 	bic.w	r3, r3, #3
 800246a:	f043 0301 	orr.w	r3, r3, #1
 800246e:	65a3      	str	r3, [r4, #88]	; 0x58
 8002470:	e026      	b.n	80024c0 <HAL_ADC_Init+0x1c8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002472:	2000      	movs	r0, #0
 8002474:	e788      	b.n	8002388 <HAL_ADC_Init+0x90>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002476:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002478:	3a01      	subs	r2, #1
 800247a:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800247e:	e7bd      	b.n	80023fc <HAL_ADC_Init+0x104>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002480:	6821      	ldr	r1, [r4, #0]
 8002482:	690b      	ldr	r3, [r1, #16]
 8002484:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002488:	f023 0304 	bic.w	r3, r3, #4
 800248c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800248e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002490:	432a      	orrs	r2, r5
 8002492:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8002494:	432a      	orrs	r2, r5
 8002496:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8002498:	432a      	orrs	r2, r5
 800249a:	4313      	orrs	r3, r2
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	610b      	str	r3, [r1, #16]
 80024a2:	e7d7      	b.n	8002454 <HAL_ADC_Init+0x15c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80024a4:	6821      	ldr	r1, [r4, #0]
 80024a6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80024a8:	f023 030f 	bic.w	r3, r3, #15
 80024ac:	69e2      	ldr	r2, [r4, #28]
 80024ae:	3a01      	subs	r2, #1
 80024b0:	4313      	orrs	r3, r2
 80024b2:	630b      	str	r3, [r1, #48]	; 0x30
 80024b4:	e7d6      	b.n	8002464 <HAL_ADC_Init+0x16c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80024b8:	f043 0310 	orr.w	r3, r3, #16
 80024bc:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80024be:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 80024c0:	b003      	add	sp, #12
 80024c2:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80024c4:	2001      	movs	r0, #1
 80024c6:	e7fb      	b.n	80024c0 <HAL_ADC_Init+0x1c8>
 80024c8:	20000024 	.word	0x20000024
 80024cc:	053e2d63 	.word	0x053e2d63
 80024d0:	42028000 	.word	0x42028000
 80024d4:	42028100 	.word	0x42028100
 80024d8:	42028300 	.word	0x42028300
 80024dc:	fff0c007 	.word	0xfff0c007

080024e0 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80024e0:	6803      	ldr	r3, [r0, #0]
 80024e2:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80024e4:	4770      	bx	lr

080024e6 <HAL_ADC_LevelOutOfWindowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80024e6:	4770      	bx	lr

080024e8 <HAL_ADC_ErrorCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024e8:	4770      	bx	lr
	...

080024ec <HAL_ADC_IRQHandler>:
{
 80024ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ee:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80024f0:	6803      	ldr	r3, [r0, #0]
 80024f2:	681f      	ldr	r7, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80024f4:	685d      	ldr	r5, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024f6:	4b9a      	ldr	r3, [pc, #616]	; (8002760 <HAL_ADC_IRQHandler+0x274>)
 80024f8:	689e      	ldr	r6, [r3, #8]
 80024fa:	f006 061f 	and.w	r6, r6, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80024fe:	f017 0f02 	tst.w	r7, #2
 8002502:	d010      	beq.n	8002526 <HAL_ADC_IRQHandler+0x3a>
 8002504:	f015 0f02 	tst.w	r5, #2
 8002508:	d00d      	beq.n	8002526 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800250a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800250c:	f013 0f10 	tst.w	r3, #16
 8002510:	d103      	bne.n	800251a <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002512:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002514:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002518:	6583      	str	r3, [r0, #88]	; 0x58
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800251a:	4620      	mov	r0, r4
 800251c:	f000 fcd8 	bl	8002ed0 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002520:	6823      	ldr	r3, [r4, #0]
 8002522:	2202      	movs	r2, #2
 8002524:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002526:	f017 0f04 	tst.w	r7, #4
 800252a:	d002      	beq.n	8002532 <HAL_ADC_IRQHandler+0x46>
 800252c:	f015 0f04 	tst.w	r5, #4
 8002530:	d105      	bne.n	800253e <HAL_ADC_IRQHandler+0x52>
 8002532:	f017 0f08 	tst.w	r7, #8
 8002536:	d04d      	beq.n	80025d4 <HAL_ADC_IRQHandler+0xe8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002538:	f015 0f08 	tst.w	r5, #8
 800253c:	d04a      	beq.n	80025d4 <HAL_ADC_IRQHandler+0xe8>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800253e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002540:	f013 0f10 	tst.w	r3, #16
 8002544:	d103      	bne.n	800254e <HAL_ADC_IRQHandler+0x62>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002546:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002548:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800254c:	65a3      	str	r3, [r4, #88]	; 0x58
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800254e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002556:	d137      	bne.n	80025c8 <HAL_ADC_IRQHandler+0xdc>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002558:	4a82      	ldr	r2, [pc, #520]	; (8002764 <HAL_ADC_IRQHandler+0x278>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d00c      	beq.n	8002578 <HAL_ADC_IRQHandler+0x8c>
 800255e:	461a      	mov	r2, r3
 8002560:	4293      	cmp	r3, r2
 8002562:	d00c      	beq.n	800257e <HAL_ADC_IRQHandler+0x92>
 8002564:	2e09      	cmp	r6, #9
 8002566:	d805      	bhi.n	8002574 <HAL_ADC_IRQHandler+0x88>
 8002568:	f240 2121 	movw	r1, #545	; 0x221
 800256c:	40f1      	lsrs	r1, r6
 800256e:	f011 0f01 	tst.w	r1, #1
 8002572:	d104      	bne.n	800257e <HAL_ADC_IRQHandler+0x92>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002574:	68d2      	ldr	r2, [r2, #12]
 8002576:	e003      	b.n	8002580 <HAL_ADC_IRQHandler+0x94>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002578:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800257c:	e7f0      	b.n	8002560 <HAL_ADC_IRQHandler+0x74>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800257e:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002580:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8002584:	d120      	bne.n	80025c8 <HAL_ADC_IRQHandler+0xdc>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	f012 0f08 	tst.w	r2, #8
 800258c:	d01c      	beq.n	80025c8 <HAL_ADC_IRQHandler+0xdc>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	f012 0f04 	tst.w	r2, #4
 8002594:	d110      	bne.n	80025b8 <HAL_ADC_IRQHandler+0xcc>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	f022 020c 	bic.w	r2, r2, #12
 800259c:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800259e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80025a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025a4:	65a3      	str	r3, [r4, #88]	; 0x58
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80025a8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80025ac:	d10c      	bne.n	80025c8 <HAL_ADC_IRQHandler+0xdc>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80025b0:	f043 0301 	orr.w	r3, r3, #1
 80025b4:	65a3      	str	r3, [r4, #88]	; 0x58
 80025b6:	e007      	b.n	80025c8 <HAL_ADC_IRQHandler+0xdc>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80025ba:	f043 0310 	orr.w	r3, r3, #16
 80025be:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80025c2:	f043 0301 	orr.w	r3, r3, #1
 80025c6:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 80025c8:	4620      	mov	r0, r4
 80025ca:	f7fe feb5 	bl	8001338 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80025ce:	6823      	ldr	r3, [r4, #0]
 80025d0:	220c      	movs	r2, #12
 80025d2:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80025d4:	f017 0f20 	tst.w	r7, #32
 80025d8:	d002      	beq.n	80025e0 <HAL_ADC_IRQHandler+0xf4>
 80025da:	f015 0f20 	tst.w	r5, #32
 80025de:	d105      	bne.n	80025ec <HAL_ADC_IRQHandler+0x100>
 80025e0:	f017 0f40 	tst.w	r7, #64	; 0x40
 80025e4:	d05c      	beq.n	80026a0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80025e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80025ea:	d059      	beq.n	80026a0 <HAL_ADC_IRQHandler+0x1b4>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80025ee:	f013 0f10 	tst.w	r3, #16
 80025f2:	d103      	bne.n	80025fc <HAL_ADC_IRQHandler+0x110>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80025f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80025fa:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80025fc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80025fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002600:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 8002604:	d112      	bne.n	800262c <HAL_ADC_IRQHandler+0x140>
 8002606:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002608:	68da      	ldr	r2, [r3, #12]
 800260a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800260e:	d10f      	bne.n	8002630 <HAL_ADC_IRQHandler+0x144>
 8002610:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002612:	4a54      	ldr	r2, [pc, #336]	; (8002764 <HAL_ADC_IRQHandler+0x278>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d00d      	beq.n	8002634 <HAL_ADC_IRQHandler+0x148>
 8002618:	461a      	mov	r2, r3
 800261a:	4293      	cmp	r3, r2
 800261c:	d00d      	beq.n	800263a <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800261e:	b166      	cbz	r6, 800263a <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002620:	2e06      	cmp	r6, #6
 8002622:	d00a      	beq.n	800263a <HAL_ADC_IRQHandler+0x14e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002624:	2e07      	cmp	r6, #7
 8002626:	d008      	beq.n	800263a <HAL_ADC_IRQHandler+0x14e>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002628:	68d2      	ldr	r2, [r2, #12]
 800262a:	e007      	b.n	800263c <HAL_ADC_IRQHandler+0x150>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800262c:	2100      	movs	r1, #0
 800262e:	e7eb      	b.n	8002608 <HAL_ADC_IRQHandler+0x11c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002630:	2000      	movs	r0, #0
 8002632:	e7ee      	b.n	8002612 <HAL_ADC_IRQHandler+0x126>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002634:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002638:	e7ef      	b.n	800261a <HAL_ADC_IRQHandler+0x12e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800263a:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800263c:	b351      	cbz	r1, 8002694 <HAL_ADC_IRQHandler+0x1a8>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800263e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002642:	d003      	beq.n	800264c <HAL_ADC_IRQHandler+0x160>
 8002644:	b330      	cbz	r0, 8002694 <HAL_ADC_IRQHandler+0x1a8>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002646:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 800264a:	d123      	bne.n	8002694 <HAL_ADC_IRQHandler+0x1a8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800264c:	6819      	ldr	r1, [r3, #0]
 800264e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002652:	d01f      	beq.n	8002694 <HAL_ADC_IRQHandler+0x1a8>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002654:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8002658:	d11c      	bne.n	8002694 <HAL_ADC_IRQHandler+0x1a8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	f012 0f08 	tst.w	r2, #8
 8002660:	d110      	bne.n	8002684 <HAL_ADC_IRQHandler+0x198>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002668:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800266a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800266c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002670:	65a3      	str	r3, [r4, #88]	; 0x58
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002672:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002674:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002678:	d10c      	bne.n	8002694 <HAL_ADC_IRQHandler+0x1a8>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800267a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	65a3      	str	r3, [r4, #88]	; 0x58
 8002682:	e007      	b.n	8002694 <HAL_ADC_IRQHandler+0x1a8>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002684:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002686:	f043 0310 	orr.w	r3, r3, #16
 800268a:	65a3      	str	r3, [r4, #88]	; 0x58
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800268c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800268e:	f043 0301 	orr.w	r3, r3, #1
 8002692:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002694:	4620      	mov	r0, r4
 8002696:	f000 fc17 	bl	8002ec8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	2260      	movs	r2, #96	; 0x60
 800269e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80026a0:	f017 0f80 	tst.w	r7, #128	; 0x80
 80026a4:	d002      	beq.n	80026ac <HAL_ADC_IRQHandler+0x1c0>
 80026a6:	f015 0f80 	tst.w	r5, #128	; 0x80
 80026aa:	d12f      	bne.n	800270c <HAL_ADC_IRQHandler+0x220>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80026ac:	f417 7f80 	tst.w	r7, #256	; 0x100
 80026b0:	d002      	beq.n	80026b8 <HAL_ADC_IRQHandler+0x1cc>
 80026b2:	f415 7f80 	tst.w	r5, #256	; 0x100
 80026b6:	d134      	bne.n	8002722 <HAL_ADC_IRQHandler+0x236>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80026b8:	f417 7f00 	tst.w	r7, #512	; 0x200
 80026bc:	d002      	beq.n	80026c4 <HAL_ADC_IRQHandler+0x1d8>
 80026be:	f415 7f00 	tst.w	r5, #512	; 0x200
 80026c2:	d13a      	bne.n	800273a <HAL_ADC_IRQHandler+0x24e>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80026c4:	f017 0f10 	tst.w	r7, #16
 80026c8:	d019      	beq.n	80026fe <HAL_ADC_IRQHandler+0x212>
 80026ca:	f015 0f10 	tst.w	r5, #16
 80026ce:	d016      	beq.n	80026fe <HAL_ADC_IRQHandler+0x212>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80026d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80026d2:	b133      	cbz	r3, 80026e2 <HAL_ADC_IRQHandler+0x1f6>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80026d4:	2e00      	cmp	r6, #0
 80026d6:	d03c      	beq.n	8002752 <HAL_ADC_IRQHandler+0x266>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80026d8:	4b21      	ldr	r3, [pc, #132]	; (8002760 <HAL_ADC_IRQHandler+0x274>)
 80026da:	689b      	ldr	r3, [r3, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80026dc:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 80026e0:	d00a      	beq.n	80026f8 <HAL_ADC_IRQHandler+0x20c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80026e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80026e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026e8:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026ea:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80026ec:	f043 0302 	orr.w	r3, r3, #2
 80026f0:	65e3      	str	r3, [r4, #92]	; 0x5c
      HAL_ADC_ErrorCallback(hadc);
 80026f2:	4620      	mov	r0, r4
 80026f4:	f7ff fef8 	bl	80024e8 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026f8:	6823      	ldr	r3, [r4, #0]
 80026fa:	2210      	movs	r2, #16
 80026fc:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80026fe:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8002702:	d002      	beq.n	800270a <HAL_ADC_IRQHandler+0x21e>
 8002704:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8002708:	d12e      	bne.n	8002768 <HAL_ADC_IRQHandler+0x27c>
}
 800270a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800270c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800270e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002712:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002714:	4620      	mov	r0, r4
 8002716:	f7ff fee6 	bl	80024e6 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	2280      	movs	r2, #128	; 0x80
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	e7c4      	b.n	80026ac <HAL_ADC_IRQHandler+0x1c0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002722:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002728:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800272a:	4620      	mov	r0, r4
 800272c:	f000 fbce 	bl	8002ecc <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002730:	6823      	ldr	r3, [r4, #0]
 8002732:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	e7be      	b.n	80026b8 <HAL_ADC_IRQHandler+0x1cc>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800273a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800273c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002740:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002742:	4620      	mov	r0, r4
 8002744:	f000 fbc3 	bl	8002ece <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002748:	6823      	ldr	r3, [r4, #0]
 800274a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	e7b8      	b.n	80026c4 <HAL_ADC_IRQHandler+0x1d8>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	f013 0f01 	tst.w	r3, #1
 800275a:	d0cd      	beq.n	80026f8 <HAL_ADC_IRQHandler+0x20c>
 800275c:	e7c1      	b.n	80026e2 <HAL_ADC_IRQHandler+0x1f6>
 800275e:	bf00      	nop
 8002760:	42028300 	.word	0x42028300
 8002764:	42028100 	.word	0x42028100
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002768:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800276a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800276e:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002770:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002772:	f043 0308 	orr.w	r3, r3, #8
 8002776:	65e3      	str	r3, [r4, #92]	; 0x5c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002778:	6823      	ldr	r3, [r4, #0]
 800277a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800277e:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002780:	4620      	mov	r0, r4
 8002782:	f000 fba2 	bl	8002eca <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8002786:	e7c0      	b.n	800270a <HAL_ADC_IRQHandler+0x21e>

08002788 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800278c:	2200      	movs	r2, #0
 800278e:	9201      	str	r2, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002790:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 8002794:	2a01      	cmp	r2, #1
 8002796:	f000 8257 	beq.w	8002c48 <HAL_ADC_ConfigChannel+0x4c0>
 800279a:	4603      	mov	r3, r0
 800279c:	2201      	movs	r2, #1
 800279e:	f880 2054 	strb.w	r2, [r0, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027a2:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027a4:	68a8      	ldr	r0, [r5, #8]
 80027a6:	f010 0f04 	tst.w	r0, #4
 80027aa:	d009      	beq.n	80027c0 <HAL_ADC_ConfigChannel+0x38>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80027ae:	f042 0220 	orr.w	r2, r2, #32
 80027b2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80027b4:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
}
 80027bc:	b003      	add	sp, #12
 80027be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80027c0:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027c2:	3530      	adds	r5, #48	; 0x30
 80027c4:	0a22      	lsrs	r2, r4, #8
 80027c6:	0092      	lsls	r2, r2, #2
 80027c8:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 80027cc:	58a8      	ldr	r0, [r5, r2]
 80027ce:	f004 0e1f 	and.w	lr, r4, #31
 80027d2:	241f      	movs	r4, #31
 80027d4:	fa04 f40e 	lsl.w	r4, r4, lr
 80027d8:	ea20 0004 	bic.w	r0, r0, r4
 80027dc:	680c      	ldr	r4, [r1, #0]
 80027de:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80027e2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80027e6:	ea40 000c 	orr.w	r0, r0, ip
 80027ea:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027ec:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027ee:	68a2      	ldr	r2, [r4, #8]
 80027f0:	f012 0204 	ands.w	r2, r2, #4
 80027f4:	d000      	beq.n	80027f8 <HAL_ADC_ConfigChannel+0x70>
 80027f6:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027f8:	68a0      	ldr	r0, [r4, #8]
 80027fa:	f010 0008 	ands.w	r0, r0, #8
 80027fe:	d000      	beq.n	8002802 <HAL_ADC_ConfigChannel+0x7a>
 8002800:	2001      	movs	r0, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002802:	2a00      	cmp	r2, #0
 8002804:	d134      	bne.n	8002870 <HAL_ADC_ConfigChannel+0xe8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002806:	2800      	cmp	r0, #0
 8002808:	d132      	bne.n	8002870 <HAL_ADC_ConfigChannel+0xe8>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800280a:	6888      	ldr	r0, [r1, #8]
 800280c:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8002810:	d073      	beq.n	80028fa <HAL_ADC_ConfigChannel+0x172>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002812:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002814:	3414      	adds	r4, #20
 8002816:	0e72      	lsrs	r2, r6, #25
 8002818:	0092      	lsls	r2, r2, #2
 800281a:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 800281e:	58a5      	ldr	r5, [r4, r2]
 8002820:	f3c6 5c04 	ubfx	ip, r6, #20, #5
 8002824:	2607      	movs	r6, #7
 8002826:	fa06 f60c 	lsl.w	r6, r6, ip
 800282a:	ea25 0506 	bic.w	r5, r5, r6
 800282e:	fa00 f00c 	lsl.w	r0, r0, ip
 8002832:	4328      	orrs	r0, r5
 8002834:	50a0      	str	r0, [r4, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002836:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002838:	6942      	ldr	r2, [r0, #20]
 800283a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800283e:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002840:	694c      	ldr	r4, [r1, #20]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	68c2      	ldr	r2, [r0, #12]
 8002846:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800284a:	0052      	lsls	r2, r2, #1
 800284c:	4094      	lsls	r4, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800284e:	690d      	ldr	r5, [r1, #16]
 8002850:	2d04      	cmp	r5, #4
 8002852:	d067      	beq.n	8002924 <HAL_ADC_ConfigChannel+0x19c>
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002854:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002856:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 8002858:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800285c:	4aae      	ldr	r2, [pc, #696]	; (8002b18 <HAL_ADC_ConfigChannel+0x390>)
 800285e:	403a      	ands	r2, r7
 8002860:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8002864:	4334      	orrs	r4, r6
 8002866:	4322      	orrs	r2, r4
 8002868:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800286c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002870:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002872:	6882      	ldr	r2, [r0, #8]
 8002874:	f012 0f01 	tst.w	r2, #1
 8002878:	f040 81e0 	bne.w	8002c3c <HAL_ADC_ConfigChannel+0x4b4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800287c:	680a      	ldr	r2, [r1, #0]
 800287e:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002880:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8002884:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 8002888:	ea24 040c 	bic.w	r4, r4, ip
 800288c:	f005 0c18 	and.w	ip, r5, #24
 8002890:	4da2      	ldr	r5, [pc, #648]	; (8002b1c <HAL_ADC_ConfigChannel+0x394>)
 8002892:	fa25 f50c 	lsr.w	r5, r5, ip
 8002896:	402a      	ands	r2, r5
 8002898:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800289c:	4322      	orrs	r2, r4
 800289e:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80028a2:	68c8      	ldr	r0, [r1, #12]
 80028a4:	4a9e      	ldr	r2, [pc, #632]	; (8002b20 <HAL_ADC_ConfigChannel+0x398>)
 80028a6:	4290      	cmp	r0, r2
 80028a8:	f000 80a4 	beq.w	80029f4 <HAL_ADC_ConfigChannel+0x26c>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80028ac:	6808      	ldr	r0, [r1, #0]
 80028ae:	4a9d      	ldr	r2, [pc, #628]	; (8002b24 <HAL_ADC_ConfigChannel+0x39c>)
 80028b0:	4210      	tst	r0, r2
 80028b2:	f000 81c5 	beq.w	8002c40 <HAL_ADC_ConfigChannel+0x4b8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028b6:	4a9c      	ldr	r2, [pc, #624]	; (8002b28 <HAL_ADC_ConfigChannel+0x3a0>)
 80028b8:	6894      	ldr	r4, [r2, #8]
 80028ba:	f004 75e0 	and.w	r5, r4, #29360128	; 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028be:	f5a2 7240 	sub.w	r2, r2, #768	; 0x300
 80028c2:	6891      	ldr	r1, [r2, #8]
 80028c4:	f011 0101 	ands.w	r1, r1, #1
 80028c8:	d000      	beq.n	80028cc <HAL_ADC_ConfigChannel+0x144>
 80028ca:	2101      	movs	r1, #1
 80028cc:	4a97      	ldr	r2, [pc, #604]	; (8002b2c <HAL_ADC_ConfigChannel+0x3a4>)
 80028ce:	6892      	ldr	r2, [r2, #8]
 80028d0:	f012 0201 	ands.w	r2, r2, #1
 80028d4:	d000      	beq.n	80028d8 <HAL_ADC_ConfigChannel+0x150>
 80028d6:	2201      	movs	r2, #1
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028d8:	430a      	orrs	r2, r1
 80028da:	f040 81a9 	bne.w	8002c30 <HAL_ADC_ConfigChannel+0x4a8>
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028de:	4a94      	ldr	r2, [pc, #592]	; (8002b30 <HAL_ADC_ConfigChannel+0x3a8>)
 80028e0:	4290      	cmp	r0, r2
 80028e2:	f000 8157 	beq.w	8002b94 <HAL_ADC_ConfigChannel+0x40c>
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80028e6:	4a93      	ldr	r2, [pc, #588]	; (8002b34 <HAL_ADC_ConfigChannel+0x3ac>)
 80028e8:	4290      	cmp	r0, r2
 80028ea:	f000 817a 	beq.w	8002be2 <HAL_ADC_ConfigChannel+0x45a>
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80028ee:	4a92      	ldr	r2, [pc, #584]	; (8002b38 <HAL_ADC_ConfigChannel+0x3b0>)
 80028f0:	4290      	cmp	r0, r2
 80028f2:	f000 818a 	beq.w	8002c0a <HAL_ADC_ConfigChannel+0x482>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028f6:	2000      	movs	r0, #0
 80028f8:	e75d      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80028fa:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80028fc:	3414      	adds	r4, #20
 80028fe:	0e42      	lsrs	r2, r0, #25
 8002900:	0092      	lsls	r2, r2, #2
 8002902:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8002906:	58a5      	ldr	r5, [r4, r2]
 8002908:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800290c:	2607      	movs	r6, #7
 800290e:	fa06 f000 	lsl.w	r0, r6, r0
 8002912:	ea25 0000 	bic.w	r0, r5, r0
 8002916:	50a0      	str	r0, [r4, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002918:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800291a:	6942      	ldr	r2, [r0, #20]
 800291c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002920:	6142      	str	r2, [r0, #20]
}
 8002922:	e78d      	b.n	8002840 <HAL_ADC_ConfigChannel+0xb8>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002924:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8002926:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002928:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800292c:	680a      	ldr	r2, [r1, #0]
 800292e:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002932:	bb85      	cbnz	r5, 8002996 <HAL_ADC_ConfigChannel+0x20e>
 8002934:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002938:	4294      	cmp	r4, r2
 800293a:	d034      	beq.n	80029a6 <HAL_ADC_ConfigChannel+0x21e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800293c:	681c      	ldr	r4, [r3, #0]
 800293e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002940:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002942:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002946:	680a      	ldr	r2, [r1, #0]
 8002948:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800294c:	bb85      	cbnz	r5, 80029b0 <HAL_ADC_ConfigChannel+0x228>
 800294e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002952:	4290      	cmp	r0, r2
 8002954:	d034      	beq.n	80029c0 <HAL_ADC_ConfigChannel+0x238>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002956:	681c      	ldr	r4, [r3, #0]
 8002958:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800295a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800295c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002960:	680a      	ldr	r2, [r1, #0]
 8002962:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002966:	bb85      	cbnz	r5, 80029ca <HAL_ADC_ConfigChannel+0x242>
 8002968:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800296c:	4290      	cmp	r0, r2
 800296e:	d034      	beq.n	80029da <HAL_ADC_ConfigChannel+0x252>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002970:	681c      	ldr	r4, [r3, #0]
 8002972:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002974:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002976:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800297a:	680a      	ldr	r2, [r1, #0]
 800297c:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002980:	bb85      	cbnz	r5, 80029e4 <HAL_ADC_ConfigChannel+0x25c>
 8002982:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002986:	4290      	cmp	r0, r2
 8002988:	f47f af72 	bne.w	8002870 <HAL_ADC_ConfigChannel+0xe8>
  MODIFY_REG(*preg,
 800298c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800298e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002992:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8002994:	e76c      	b.n	8002870 <HAL_ADC_ConfigChannel+0xe8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002996:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800299a:	b112      	cbz	r2, 80029a2 <HAL_ADC_ConfigChannel+0x21a>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800299c:	fab2 f282 	clz	r2, r2
 80029a0:	e7ca      	b.n	8002938 <HAL_ADC_ConfigChannel+0x1b0>
    return 32U;
 80029a2:	2220      	movs	r2, #32
 80029a4:	e7c8      	b.n	8002938 <HAL_ADC_ConfigChannel+0x1b0>
  MODIFY_REG(*preg,
 80029a6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80029a8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80029ac:	6602      	str	r2, [r0, #96]	; 0x60
}
 80029ae:	e7c5      	b.n	800293c <HAL_ADC_ConfigChannel+0x1b4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80029b4:	b112      	cbz	r2, 80029bc <HAL_ADC_ConfigChannel+0x234>
  return __builtin_clz(value);
 80029b6:	fab2 f282 	clz	r2, r2
 80029ba:	e7ca      	b.n	8002952 <HAL_ADC_ConfigChannel+0x1ca>
    return 32U;
 80029bc:	2220      	movs	r2, #32
 80029be:	e7c8      	b.n	8002952 <HAL_ADC_ConfigChannel+0x1ca>
  MODIFY_REG(*preg,
 80029c0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80029c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80029c6:	6662      	str	r2, [r4, #100]	; 0x64
}
 80029c8:	e7c5      	b.n	8002956 <HAL_ADC_ConfigChannel+0x1ce>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ca:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80029ce:	b112      	cbz	r2, 80029d6 <HAL_ADC_ConfigChannel+0x24e>
  return __builtin_clz(value);
 80029d0:	fab2 f282 	clz	r2, r2
 80029d4:	e7ca      	b.n	800296c <HAL_ADC_ConfigChannel+0x1e4>
    return 32U;
 80029d6:	2220      	movs	r2, #32
 80029d8:	e7c8      	b.n	800296c <HAL_ADC_ConfigChannel+0x1e4>
  MODIFY_REG(*preg,
 80029da:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80029dc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80029e0:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80029e2:	e7c5      	b.n	8002970 <HAL_ADC_ConfigChannel+0x1e8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80029e8:	b112      	cbz	r2, 80029f0 <HAL_ADC_ConfigChannel+0x268>
  return __builtin_clz(value);
 80029ea:	fab2 f282 	clz	r2, r2
 80029ee:	e7ca      	b.n	8002986 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 80029f0:	2220      	movs	r2, #32
 80029f2:	e7c8      	b.n	8002986 <HAL_ADC_ConfigChannel+0x1fe>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f4:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029f6:	680a      	ldr	r2, [r1, #0]
 80029f8:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80029fc:	2d00      	cmp	r5, #0
 80029fe:	d138      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x2ea>
 8002a00:	0e90      	lsrs	r0, r2, #26
 8002a02:	3001      	adds	r0, #1
 8002a04:	f000 001f 	and.w	r0, r0, #31
 8002a08:	2809      	cmp	r0, #9
 8002a0a:	bf8c      	ite	hi
 8002a0c:	2000      	movhi	r0, #0
 8002a0e:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a10:	2800      	cmp	r0, #0
 8002a12:	d066      	beq.n	8002ae2 <HAL_ADC_ConfigChannel+0x35a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a14:	2d00      	cmp	r5, #0
 8002a16:	d13b      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x308>
 8002a18:	0e90      	lsrs	r0, r2, #26
 8002a1a:	3001      	adds	r0, #1
 8002a1c:	0680      	lsls	r0, r0, #26
 8002a1e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002a22:	2d00      	cmp	r5, #0
 8002a24:	d140      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x320>
 8002a26:	0e97      	lsrs	r7, r2, #26
 8002a28:	3701      	adds	r7, #1
 8002a2a:	f007 071f 	and.w	r7, r7, #31
 8002a2e:	2601      	movs	r6, #1
 8002a30:	40be      	lsls	r6, r7
 8002a32:	4330      	orrs	r0, r6
 8002a34:	2d00      	cmp	r5, #0
 8002a36:	d146      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x33e>
 8002a38:	0e92      	lsrs	r2, r2, #26
 8002a3a:	3201      	adds	r2, #1
 8002a3c:	f002 021f 	and.w	r2, r2, #31
 8002a40:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002a44:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a46:	4310      	orrs	r0, r2
                                      pConfig->SamplingTime);
 8002a48:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002a4a:	f104 0e14 	add.w	lr, r4, #20
 8002a4e:	0e42      	lsrs	r2, r0, #25
 8002a50:	0092      	lsls	r2, r2, #2
 8002a52:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8002a56:	f85e 4002 	ldr.w	r4, [lr, r2]
 8002a5a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8002a5e:	2607      	movs	r6, #7
 8002a60:	4086      	lsls	r6, r0
 8002a62:	ea24 0c06 	bic.w	ip, r4, r6
 8002a66:	4085      	lsls	r5, r0
 8002a68:	ea4c 0505 	orr.w	r5, ip, r5
 8002a6c:	f84e 5002 	str.w	r5, [lr, r2]
}
 8002a70:	e71c      	b.n	80028ac <HAL_ADC_ConfigChannel+0x124>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a72:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002a76:	b148      	cbz	r0, 8002a8c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8002a78:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a7c:	3001      	adds	r0, #1
 8002a7e:	f000 001f 	and.w	r0, r0, #31
 8002a82:	2809      	cmp	r0, #9
 8002a84:	bf8c      	ite	hi
 8002a86:	2000      	movhi	r0, #0
 8002a88:	2001      	movls	r0, #1
 8002a8a:	e7c1      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x288>
    return 32U;
 8002a8c:	2020      	movs	r0, #32
 8002a8e:	e7f5      	b.n	8002a7c <HAL_ADC_ConfigChannel+0x2f4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a90:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002a94:	b130      	cbz	r0, 8002aa4 <HAL_ADC_ConfigChannel+0x31c>
  return __builtin_clz(value);
 8002a96:	fab0 f080 	clz	r0, r0
 8002a9a:	3001      	adds	r0, #1
 8002a9c:	0680      	lsls	r0, r0, #26
 8002a9e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002aa2:	e7be      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x29a>
    return 32U;
 8002aa4:	2020      	movs	r0, #32
 8002aa6:	e7f8      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x312>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa8:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002aac:	b14e      	cbz	r6, 8002ac2 <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8002aae:	fab6 f686 	clz	r6, r6
 8002ab2:	3601      	adds	r6, #1
 8002ab4:	f006 061f 	and.w	r6, r6, #31
 8002ab8:	f04f 0c01 	mov.w	ip, #1
 8002abc:	fa0c f606 	lsl.w	r6, ip, r6
 8002ac0:	e7b7      	b.n	8002a32 <HAL_ADC_ConfigChannel+0x2aa>
    return 32U;
 8002ac2:	2620      	movs	r6, #32
 8002ac4:	e7f5      	b.n	8002ab2 <HAL_ADC_ConfigChannel+0x32a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002aca:	b142      	cbz	r2, 8002ade <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8002acc:	fab2 f282 	clz	r2, r2
 8002ad0:	3201      	adds	r2, #1
 8002ad2:	f002 021f 	and.w	r2, r2, #31
 8002ad6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002ada:	0512      	lsls	r2, r2, #20
 8002adc:	e7b3      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x2be>
    return 32U;
 8002ade:	2220      	movs	r2, #32
 8002ae0:	e7f6      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x348>
 8002ae2:	bb5d      	cbnz	r5, 8002b3c <HAL_ADC_ConfigChannel+0x3b4>
 8002ae4:	0e90      	lsrs	r0, r2, #26
 8002ae6:	3001      	adds	r0, #1
 8002ae8:	0680      	lsls	r0, r0, #26
 8002aea:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002aee:	bb8d      	cbnz	r5, 8002b54 <HAL_ADC_ConfigChannel+0x3cc>
 8002af0:	0e97      	lsrs	r7, r2, #26
 8002af2:	3701      	adds	r7, #1
 8002af4:	f007 071f 	and.w	r7, r7, #31
 8002af8:	2601      	movs	r6, #1
 8002afa:	40be      	lsls	r6, r7
 8002afc:	4330      	orrs	r0, r6
 8002afe:	bbc5      	cbnz	r5, 8002b72 <HAL_ADC_ConfigChannel+0x3ea>
 8002b00:	0e92      	lsrs	r2, r2, #26
 8002b02:	3201      	adds	r2, #1
 8002b04:	f002 021f 	and.w	r2, r2, #31
 8002b08:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002b0c:	3a1e      	subs	r2, #30
 8002b0e:	0512      	lsls	r2, r2, #20
 8002b10:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b14:	4310      	orrs	r0, r2
 8002b16:	e797      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x2c0>
 8002b18:	03fff000 	.word	0x03fff000
 8002b1c:	0007ffff 	.word	0x0007ffff
 8002b20:	407f0000 	.word	0x407f0000
 8002b24:	80080000 	.word	0x80080000
 8002b28:	42028300 	.word	0x42028300
 8002b2c:	42028100 	.word	0x42028100
 8002b30:	c7520000 	.word	0xc7520000
 8002b34:	cb840000 	.word	0xcb840000
 8002b38:	80000001 	.word	0x80000001
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002b40:	b130      	cbz	r0, 8002b50 <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 8002b42:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b46:	3001      	adds	r0, #1
 8002b48:	0680      	lsls	r0, r0, #26
 8002b4a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002b4e:	e7ce      	b.n	8002aee <HAL_ADC_ConfigChannel+0x366>
    return 32U;
 8002b50:	2020      	movs	r0, #32
 8002b52:	e7f8      	b.n	8002b46 <HAL_ADC_ConfigChannel+0x3be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b54:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002b58:	b14e      	cbz	r6, 8002b6e <HAL_ADC_ConfigChannel+0x3e6>
  return __builtin_clz(value);
 8002b5a:	fab6 f686 	clz	r6, r6
 8002b5e:	3601      	adds	r6, #1
 8002b60:	f006 061f 	and.w	r6, r6, #31
 8002b64:	f04f 0c01 	mov.w	ip, #1
 8002b68:	fa0c f606 	lsl.w	r6, ip, r6
 8002b6c:	e7c6      	b.n	8002afc <HAL_ADC_ConfigChannel+0x374>
    return 32U;
 8002b6e:	2620      	movs	r6, #32
 8002b70:	e7f5      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x3d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002b76:	b15a      	cbz	r2, 8002b90 <HAL_ADC_ConfigChannel+0x408>
  return __builtin_clz(value);
 8002b78:	fab2 f282 	clz	r2, r2
 8002b7c:	3201      	adds	r2, #1
 8002b7e:	f002 021f 	and.w	r2, r2, #31
 8002b82:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002b86:	3a1e      	subs	r2, #30
 8002b88:	0512      	lsls	r2, r2, #20
 8002b8a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002b8e:	e7c1      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x38c>
    return 32U;
 8002b90:	2220      	movs	r2, #32
 8002b92:	e7f3      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x3f4>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b94:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
 8002b98:	f47f aea5 	bne.w	80028e6 <HAL_ADC_ConfigChannel+0x15e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b9c:	6819      	ldr	r1, [r3, #0]
 8002b9e:	4a2b      	ldr	r2, [pc, #172]	; (8002c4c <HAL_ADC_ConfigChannel+0x4c4>)
 8002ba0:	4291      	cmp	r1, r2
 8002ba2:	d001      	beq.n	8002ba8 <HAL_ADC_ConfigChannel+0x420>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	e606      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ba8:	f445 0200 	orr.w	r2, r5, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002bac:	4828      	ldr	r0, [pc, #160]	; (8002c50 <HAL_ADC_ConfigChannel+0x4c8>)
 8002bae:	6881      	ldr	r1, [r0, #8]
 8002bb0:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	6082      	str	r2, [r0, #8]
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bb8:	4a26      	ldr	r2, [pc, #152]	; (8002c54 <HAL_ADC_ConfigChannel+0x4cc>)
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	0992      	lsrs	r2, r2, #6
 8002bbe:	4926      	ldr	r1, [pc, #152]	; (8002c58 <HAL_ADC_ConfigChannel+0x4d0>)
 8002bc0:	fba1 1202 	umull	r1, r2, r1, r2
 8002bc4:	0992      	lsrs	r2, r2, #6
 8002bc6:	3201      	adds	r2, #1
 8002bc8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002bcc:	0092      	lsls	r2, r2, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8002bce:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 8002bd0:	e002      	b.n	8002bd8 <HAL_ADC_ConfigChannel+0x450>
                wait_loop_index--;
 8002bd2:	9a01      	ldr	r2, [sp, #4]
 8002bd4:	3a01      	subs	r2, #1
 8002bd6:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 8002bd8:	9a01      	ldr	r2, [sp, #4]
 8002bda:	2a00      	cmp	r2, #0
 8002bdc:	d1f9      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x44a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bde:	2000      	movs	r0, #0
 8002be0:	e5e9      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002be2:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
 8002be6:	f47f ae82 	bne.w	80028ee <HAL_ADC_ConfigChannel+0x166>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bea:	6819      	ldr	r1, [r3, #0]
 8002bec:	4a17      	ldr	r2, [pc, #92]	; (8002c4c <HAL_ADC_ConfigChannel+0x4c4>)
 8002bee:	4291      	cmp	r1, r2
 8002bf0:	d001      	beq.n	8002bf6 <HAL_ADC_ConfigChannel+0x46e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf2:	2000      	movs	r0, #0
 8002bf4:	e5df      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bf6:	f045 7280 	orr.w	r2, r5, #16777216	; 0x1000000
 8002bfa:	4815      	ldr	r0, [pc, #84]	; (8002c50 <HAL_ADC_ConfigChannel+0x4c8>)
 8002bfc:	6881      	ldr	r1, [r0, #8]
 8002bfe:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002c02:	430a      	orrs	r2, r1
 8002c04:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c06:	2000      	movs	r0, #0
}
 8002c08:	e5d5      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c0a:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 8002c0e:	d119      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x4bc>
            if (ADC_VREFINT_INSTANCE(hadc))
 8002c10:	6819      	ldr	r1, [r3, #0]
 8002c12:	4a0e      	ldr	r2, [pc, #56]	; (8002c4c <HAL_ADC_ConfigChannel+0x4c4>)
 8002c14:	4291      	cmp	r1, r2
 8002c16:	d001      	beq.n	8002c1c <HAL_ADC_ConfigChannel+0x494>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c18:	2000      	movs	r0, #0
 8002c1a:	e5cc      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c1c:	f445 0280 	orr.w	r2, r5, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c20:	480b      	ldr	r0, [pc, #44]	; (8002c50 <HAL_ADC_ConfigChannel+0x4c8>)
 8002c22:	6881      	ldr	r1, [r0, #8]
 8002c24:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c2c:	2000      	movs	r0, #0
}
 8002c2e:	e5c2      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002c32:	f042 0220 	orr.w	r2, r2, #32
 8002c36:	659a      	str	r2, [r3, #88]	; 0x58
          tmp_hal_status = HAL_ERROR;
 8002c38:	2001      	movs	r0, #1
 8002c3a:	e5bc      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	e5ba      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
 8002c40:	2000      	movs	r0, #0
 8002c42:	e5b8      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
 8002c44:	2000      	movs	r0, #0
 8002c46:	e5b6      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8002c48:	2002      	movs	r0, #2
 8002c4a:	e5b7      	b.n	80027bc <HAL_ADC_ConfigChannel+0x34>
 8002c4c:	42028000 	.word	0x42028000
 8002c50:	42028300 	.word	0x42028300
 8002c54:	20000024 	.word	0x20000024
 8002c58:	053e2d63 	.word	0x053e2d63

08002c5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c5c:	b530      	push	{r4, r5, lr}
 8002c5e:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c60:	2300      	movs	r3, #0
 8002c62:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c64:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	f012 0f01 	tst.w	r2, #1
 8002c6c:	d158      	bne.n	8002d20 <ADC_Enable+0xc4>
 8002c6e:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c70:	6899      	ldr	r1, [r3, #8]
 8002c72:	4a2d      	ldr	r2, [pc, #180]	; (8002d28 <ADC_Enable+0xcc>)
 8002c74:	4211      	tst	r1, r2
 8002c76:	d119      	bne.n	8002cac <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c7e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002c82:	f042 0201 	orr.w	r2, r2, #1
 8002c86:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c88:	4b28      	ldr	r3, [pc, #160]	; (8002d2c <ADC_Enable+0xd0>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c8c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8002c90:	d01c      	beq.n	8002ccc <ADC_Enable+0x70>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c92:	4b27      	ldr	r3, [pc, #156]	; (8002d30 <ADC_Enable+0xd4>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	099b      	lsrs	r3, r3, #6
 8002c98:	4a26      	ldr	r2, [pc, #152]	; (8002d34 <ADC_Enable+0xd8>)
 8002c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9e:	099b      	lsrs	r3, r3, #6
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002caa:	e00c      	b.n	8002cc6 <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cac:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002cae:	f043 0310 	orr.w	r3, r3, #16
 8002cb2:	6583      	str	r3, [r0, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	65c3      	str	r3, [r0, #92]	; 0x5c
      return HAL_ERROR;
 8002cbc:	2001      	movs	r0, #1
 8002cbe:	e030      	b.n	8002d22 <ADC_Enable+0xc6>
      {
        wait_loop_index--;
 8002cc0:	9b01      	ldr	r3, [sp, #4]
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002cc6:	9b01      	ldr	r3, [sp, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f9      	bne.n	8002cc0 <ADC_Enable+0x64>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ccc:	f7ff fafa 	bl	80022c4 <HAL_GetTick>
 8002cd0:	4605      	mov	r5, r0

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cd2:	6823      	ldr	r3, [r4, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	f012 0f01 	tst.w	r2, #1
 8002cda:	d11f      	bne.n	8002d1c <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	f012 0f01 	tst.w	r2, #1
 8002ce2:	d107      	bne.n	8002cf4 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002cea:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002cee:	f042 0201 	orr.w	r2, r2, #1
 8002cf2:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cf4:	f7ff fae6 	bl	80022c4 <HAL_GetTick>
 8002cf8:	1b43      	subs	r3, r0, r5
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d9e9      	bls.n	8002cd2 <ADC_Enable+0x76>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cfe:	6823      	ldr	r3, [r4, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f013 0f01 	tst.w	r3, #1
 8002d06:	d1e4      	bne.n	8002cd2 <ADC_Enable+0x76>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d0a:	f043 0310 	orr.w	r3, r3, #16
 8002d0e:	65a3      	str	r3, [r4, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d10:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	65e3      	str	r3, [r4, #92]	; 0x5c

          return HAL_ERROR;
 8002d18:	2001      	movs	r0, #1
 8002d1a:	e002      	b.n	8002d22 <ADC_Enable+0xc6>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	e000      	b.n	8002d22 <ADC_Enable+0xc6>
 8002d20:	2000      	movs	r0, #0
}
 8002d22:	b003      	add	sp, #12
 8002d24:	bd30      	pop	{r4, r5, pc}
 8002d26:	bf00      	nop
 8002d28:	8000003f 	.word	0x8000003f
 8002d2c:	42028300 	.word	0x42028300
 8002d30:	20000024 	.word	0x20000024
 8002d34:	053e2d63 	.word	0x053e2d63

08002d38 <HAL_ADC_Start_IT>:
{
 8002d38:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d3a:	4b61      	ldr	r3, [pc, #388]	; (8002ec0 <HAL_ADC_Start_IT+0x188>)
 8002d3c:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d3e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f013 0f04 	tst.w	r3, #4
 8002d46:	f040 80b6 	bne.w	8002eb6 <HAL_ADC_Start_IT+0x17e>
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	f005 051f 	and.w	r5, r5, #31
    __HAL_LOCK(hadc);
 8002d50:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	f000 80b0 	beq.w	8002eba <HAL_ADC_Start_IT+0x182>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    tmp_hal_status = ADC_Enable(hadc);
 8002d60:	f7ff ff7c 	bl	8002c5c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002d64:	2800      	cmp	r0, #0
 8002d66:	f040 80a2 	bne.w	8002eae <HAL_ADC_Start_IT+0x176>
      ADC_STATE_CLR_SET(hadc->State,
 8002d6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d6c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d78:	65a3      	str	r3, [r4, #88]	; 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	4a51      	ldr	r2, [pc, #324]	; (8002ec4 <HAL_ADC_Start_IT+0x18c>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d052      	beq.n	8002e28 <HAL_ADC_Start_IT+0xf0>
 8002d82:	461a      	mov	r2, r3
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d000      	beq.n	8002d8a <HAL_ADC_Start_IT+0x52>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d88:	b91d      	cbnz	r5, 8002d92 <HAL_ADC_Start_IT+0x5a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d8a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8002d8c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002d90:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d92:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8002d94:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8002d98:	d049      	beq.n	8002e2e <HAL_ADC_Start_IT+0xf6>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d9a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002d9c:	f022 0206 	bic.w	r2, r2, #6
 8002da0:	65e2      	str	r2, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002da2:	221c      	movs	r2, #28
 8002da4:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8002da6:	2300      	movs	r3, #0
 8002da8:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002dac:	6822      	ldr	r2, [r4, #0]
 8002dae:	6853      	ldr	r3, [r2, #4]
 8002db0:	f023 031c 	bic.w	r3, r3, #28
 8002db4:	6053      	str	r3, [r2, #4]
      switch (hadc->Init.EOCSelection)
 8002db6:	6963      	ldr	r3, [r4, #20]
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d03b      	beq.n	8002e34 <HAL_ADC_Start_IT+0xfc>
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002dbc:	6822      	ldr	r2, [r4, #0]
 8002dbe:	6853      	ldr	r3, [r2, #4]
 8002dc0:	f043 0304 	orr.w	r3, r3, #4
 8002dc4:	6053      	str	r3, [r2, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002dc6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002dc8:	b923      	cbnz	r3, 8002dd4 <HAL_ADC_Start_IT+0x9c>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002dca:	6822      	ldr	r2, [r4, #0]
 8002dcc:	6853      	ldr	r3, [r2, #4]
 8002dce:	f043 0310 	orr.w	r3, r3, #16
 8002dd2:	6053      	str	r3, [r2, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002dd4:	6823      	ldr	r3, [r4, #0]
 8002dd6:	4a3b      	ldr	r2, [pc, #236]	; (8002ec4 <HAL_ADC_Start_IT+0x18c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d031      	beq.n	8002e40 <HAL_ADC_Start_IT+0x108>
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d031      	beq.n	8002e46 <HAL_ADC_Start_IT+0x10e>
 8002de2:	2d09      	cmp	r5, #9
 8002de4:	d805      	bhi.n	8002df2 <HAL_ADC_Start_IT+0xba>
 8002de6:	f240 2121 	movw	r1, #545	; 0x221
 8002dea:	40e9      	lsrs	r1, r5
 8002dec:	f011 0f01 	tst.w	r1, #1
 8002df0:	d129      	bne.n	8002e46 <HAL_ADC_Start_IT+0x10e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002df2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002df4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002df8:	65a1      	str	r1, [r4, #88]	; 0x58
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002dfa:	68d2      	ldr	r2, [r2, #12]
 8002dfc:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002e00:	d05a      	beq.n	8002eb8 <HAL_ADC_Start_IT+0x180>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e02:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8002e04:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002e08:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e0c:	65a2      	str	r2, [r4, #88]	; 0x58
          switch (hadc->Init.EOCSelection)
 8002e0e:	6962      	ldr	r2, [r4, #20]
 8002e10:	2a08      	cmp	r2, #8
 8002e12:	d042      	beq.n	8002e9a <HAL_ADC_Start_IT+0x162>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e1a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002e1c:	6822      	ldr	r2, [r4, #0]
 8002e1e:	6853      	ldr	r3, [r2, #4]
 8002e20:	f043 0320 	orr.w	r3, r3, #32
 8002e24:	6053      	str	r3, [r2, #4]
              break;
 8002e26:	e047      	b.n	8002eb8 <HAL_ADC_Start_IT+0x180>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e28:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002e2c:	e7aa      	b.n	8002d84 <HAL_ADC_Start_IT+0x4c>
        ADC_CLEAR_ERRORCODE(hadc);
 8002e2e:	2200      	movs	r2, #0
 8002e30:	65e2      	str	r2, [r4, #92]	; 0x5c
 8002e32:	e7b6      	b.n	8002da2 <HAL_ADC_Start_IT+0x6a>
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002e34:	6822      	ldr	r2, [r4, #0]
 8002e36:	6853      	ldr	r3, [r2, #4]
 8002e38:	f043 0308 	orr.w	r3, r3, #8
 8002e3c:	6053      	str	r3, [r2, #4]
          break;
 8002e3e:	e7c2      	b.n	8002dc6 <HAL_ADC_Start_IT+0x8e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e40:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002e44:	e7cb      	b.n	8002dde <HAL_ADC_Start_IT+0xa6>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002e46:	68da      	ldr	r2, [r3, #12]
 8002e48:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002e4c:	d011      	beq.n	8002e72 <HAL_ADC_Start_IT+0x13a>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e4e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8002e50:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002e54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e58:	65a2      	str	r2, [r4, #88]	; 0x58
          switch (hadc->Init.EOCSelection)
 8002e5a:	6962      	ldr	r2, [r4, #20]
 8002e5c:	2a08      	cmp	r2, #8
 8002e5e:	d012      	beq.n	8002e86 <HAL_ADC_Start_IT+0x14e>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e66:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002e68:	6822      	ldr	r2, [r4, #0]
 8002e6a:	6853      	ldr	r3, [r2, #4]
 8002e6c:	f043 0320 	orr.w	r3, r3, #32
 8002e70:	6053      	str	r3, [r2, #4]
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002e72:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002e74:	6893      	ldr	r3, [r2, #8]
 8002e76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e7e:	f043 0304 	orr.w	r3, r3, #4
 8002e82:	6093      	str	r3, [r2, #8]
}
 8002e84:	e018      	b.n	8002eb8 <HAL_ADC_Start_IT+0x180>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	f022 0220 	bic.w	r2, r2, #32
 8002e8c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002e8e:	6822      	ldr	r2, [r4, #0]
 8002e90:	6853      	ldr	r3, [r2, #4]
 8002e92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e96:	6053      	str	r3, [r2, #4]
              break;
 8002e98:	e7eb      	b.n	8002e72 <HAL_ADC_Start_IT+0x13a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e9a:	685a      	ldr	r2, [r3, #4]
 8002e9c:	f022 0220 	bic.w	r2, r2, #32
 8002ea0:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002ea2:	6822      	ldr	r2, [r4, #0]
 8002ea4:	6853      	ldr	r3, [r2, #4]
 8002ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eaa:	6053      	str	r3, [r2, #4]
              break;
 8002eac:	e004      	b.n	8002eb8 <HAL_ADC_Start_IT+0x180>
      __HAL_UNLOCK(hadc);
 8002eae:	2300      	movs	r3, #0
 8002eb0:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 8002eb4:	e000      	b.n	8002eb8 <HAL_ADC_Start_IT+0x180>
    tmp_hal_status = HAL_BUSY;
 8002eb6:	2002      	movs	r0, #2
}
 8002eb8:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 8002eba:	2002      	movs	r0, #2
 8002ebc:	e7fc      	b.n	8002eb8 <HAL_ADC_Start_IT+0x180>
 8002ebe:	bf00      	nop
 8002ec0:	42028300 	.word	0x42028300
 8002ec4:	42028100 	.word	0x42028100

08002ec8 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002ec8:	4770      	bx	lr

08002eca <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002eca:	4770      	bx	lr

08002ecc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002ecc:	4770      	bx	lr

08002ece <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002ece:	4770      	bx	lr

08002ed0 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002ed0:	4770      	bx	lr
	...

08002ed4 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed4:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 8002ed8:	2a01      	cmp	r2, #1
 8002eda:	d07e      	beq.n	8002fda <HAL_ADCEx_MultiModeConfigChannel+0x106>
{
 8002edc:	b410      	push	{r4}
 8002ede:	b09b      	sub	sp, #108	; 0x6c
 8002ee0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f880 2054 	strb.w	r2, [r0, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002eec:	9217      	str	r2, [sp, #92]	; 0x5c

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002eee:	6800      	ldr	r0, [r0, #0]
 8002ef0:	4a3b      	ldr	r2, [pc, #236]	; (8002fe0 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8002ef2:	4290      	cmp	r0, r2
 8002ef4:	d038      	beq.n	8002f68 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	9200      	str	r2, [sp, #0]

  if (tmp_hadc_slave.Instance == NULL)
 8002efa:	9a00      	ldr	r2, [sp, #0]
 8002efc:	2a00      	cmp	r2, #0
 8002efe:	d037      	beq.n	8002f70 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f00:	6892      	ldr	r2, [r2, #8]
 8002f02:	f012 0204 	ands.w	r2, r2, #4
 8002f06:	d000      	beq.n	8002f0a <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002f08:	2201      	movs	r2, #1
 8002f0a:	6880      	ldr	r0, [r0, #8]
 8002f0c:	f010 0f04 	tst.w	r0, #4
 8002f10:	d153      	bne.n	8002fba <HAL_ADCEx_MultiModeConfigChannel+0xe6>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002f12:	2a00      	cmp	r2, #0
 8002f14:	d151      	bne.n	8002fba <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f16:	680a      	ldr	r2, [r1, #0]
 8002f18:	2a00      	cmp	r2, #0
 8002f1a:	d032      	beq.n	8002f82 <HAL_ADCEx_MultiModeConfigChannel+0xae>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002f1c:	4c31      	ldr	r4, [pc, #196]	; (8002fe4 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002f1e:	68a2      	ldr	r2, [r4, #8]
 8002f20:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f24:	6848      	ldr	r0, [r1, #4]
 8002f26:	f893 c030 	ldrb.w	ip, [r3, #48]	; 0x30
 8002f2a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8002f2e:	4302      	orrs	r2, r0
 8002f30:	60a2      	str	r2, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f32:	4a2b      	ldr	r2, [pc, #172]	; (8002fe0 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8002f34:	6890      	ldr	r0, [r2, #8]
 8002f36:	f010 0001 	ands.w	r0, r0, #1
 8002f3a:	d000      	beq.n	8002f3e <HAL_ADCEx_MultiModeConfigChannel+0x6a>
 8002f3c:	2001      	movs	r0, #1
 8002f3e:	4a2a      	ldr	r2, [pc, #168]	; (8002fe8 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8002f40:	6892      	ldr	r2, [r2, #8]
 8002f42:	f012 0201 	ands.w	r2, r2, #1
 8002f46:	d000      	beq.n	8002f4a <HAL_ADCEx_MultiModeConfigChannel+0x76>
 8002f48:	2201      	movs	r2, #1
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f4a:	4302      	orrs	r2, r0
 8002f4c:	d141      	bne.n	8002fd2 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f4e:	4c25      	ldr	r4, [pc, #148]	; (8002fe4 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002f50:	68a2      	ldr	r2, [r4, #8]
 8002f52:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8002f56:	f022 020f 	bic.w	r2, r2, #15
 8002f5a:	6808      	ldr	r0, [r1, #0]
 8002f5c:	6889      	ldr	r1, [r1, #8]
 8002f5e:	4301      	orrs	r1, r0
 8002f60:	430a      	orrs	r2, r1
 8002f62:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f64:	2000      	movs	r0, #0
 8002f66:	e02d      	b.n	8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002f68:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8002f6c:	9200      	str	r2, [sp, #0]
 8002f6e:	e7c4      	b.n	8002efa <HAL_ADCEx_MultiModeConfigChannel+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f72:	f042 0220 	orr.w	r2, r2, #32
 8002f76:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_UNLOCK(hadc);
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f7e:	2001      	movs	r0, #1
 8002f80:	e023      	b.n	8002fca <HAL_ADCEx_MultiModeConfigChannel+0xf6>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f82:	4918      	ldr	r1, [pc, #96]	; (8002fe4 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002f84:	688a      	ldr	r2, [r1, #8]
 8002f86:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f8a:	608a      	str	r2, [r1, #8]
 8002f8c:	4a14      	ldr	r2, [pc, #80]	; (8002fe0 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8002f8e:	6891      	ldr	r1, [r2, #8]
 8002f90:	f011 0101 	ands.w	r1, r1, #1
 8002f94:	d000      	beq.n	8002f98 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 8002f96:	2101      	movs	r1, #1
 8002f98:	4a13      	ldr	r2, [pc, #76]	; (8002fe8 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8002f9a:	6892      	ldr	r2, [r2, #8]
 8002f9c:	f012 0201 	ands.w	r2, r2, #1
 8002fa0:	d000      	beq.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8002fa2:	2201      	movs	r2, #1

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	d116      	bne.n	8002fd6 <HAL_ADCEx_MultiModeConfigChannel+0x102>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002fa8:	490e      	ldr	r1, [pc, #56]	; (8002fe4 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002faa:	688a      	ldr	r2, [r1, #8]
 8002fac:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8002fb0:	f022 020f 	bic.w	r2, r2, #15
 8002fb4:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	e004      	b.n	8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002fbc:	f042 0220 	orr.w	r2, r2, #32
 8002fc0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002fc2:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
}
 8002fca:	b01b      	add	sp, #108	; 0x6c
 8002fcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002fd0:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	e7f6      	b.n	8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	e7f4      	b.n	8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  __HAL_LOCK(hadc);
 8002fda:	2002      	movs	r0, #2
}
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	42028000 	.word	0x42028000
 8002fe4:	42028300 	.word	0x42028300
 8002fe8:	42028100 	.word	0x42028100

08002fec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fec:	4a07      	ldr	r2, [pc, #28]	; (800300c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002fee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ff0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ff4:	041b      	lsls	r3, r3, #16
 8002ff6:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ff8:	0200      	lsls	r0, r0, #8
 8002ffa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ffe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003000:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003008:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800300a:	4770      	bx	lr
 800300c:	e000ed00 	.word	0xe000ed00

08003010 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003010:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003012:	4b19      	ldr	r3, [pc, #100]	; (8003078 <HAL_NVIC_SetPriority+0x68>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800301a:	f1c3 0c07 	rsb	ip, r3, #7
 800301e:	f1bc 0f03 	cmp.w	ip, #3
 8003022:	bf28      	it	cs
 8003024:	f04f 0c03 	movcs.w	ip, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003028:	f103 0e03 	add.w	lr, r3, #3
 800302c:	f1be 0f06 	cmp.w	lr, #6
 8003030:	d918      	bls.n	8003064 <HAL_NVIC_SetPriority+0x54>
 8003032:	3b04      	subs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003034:	f04f 3eff 	mov.w	lr, #4294967295
 8003038:	fa0e fc0c 	lsl.w	ip, lr, ip
 800303c:	ea21 010c 	bic.w	r1, r1, ip
 8003040:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003042:	fa0e fe03 	lsl.w	lr, lr, r3
 8003046:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800304a:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 800304c:	2800      	cmp	r0, #0
 800304e:	db0b      	blt.n	8003068 <HAL_NVIC_SetPriority+0x58>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003050:	0152      	lsls	r2, r2, #5
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003058:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800305c:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003060:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003064:	2300      	movs	r3, #0
 8003066:	e7e5      	b.n	8003034 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003068:	f000 000f 	and.w	r0, r0, #15
 800306c:	0152      	lsls	r2, r2, #5
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	4b02      	ldr	r3, [pc, #8]	; (800307c <HAL_NVIC_SetPriority+0x6c>)
 8003072:	541a      	strb	r2, [r3, r0]
 8003074:	e7f4      	b.n	8003060 <HAL_NVIC_SetPriority+0x50>
 8003076:	bf00      	nop
 8003078:	e000ed00 	.word	0xe000ed00
 800307c:	e000ed14 	.word	0xe000ed14

08003080 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003080:	2800      	cmp	r0, #0
 8003082:	db07      	blt.n	8003094 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003084:	f000 021f 	and.w	r2, r0, #31
 8003088:	0940      	lsrs	r0, r0, #5
 800308a:	2301      	movs	r3, #1
 800308c:	4093      	lsls	r3, r2
 800308e:	4a02      	ldr	r2, [pc, #8]	; (8003098 <HAL_NVIC_EnableIRQ+0x18>)
 8003090:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	e000e100 	.word	0xe000e100

0800309c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800309c:	3801      	subs	r0, #1
 800309e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80030a2:	d20b      	bcs.n	80030bc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030a4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80030a8:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030aa:	4a05      	ldr	r2, [pc, #20]	; (80030c0 <HAL_SYSTICK_Config+0x24>)
 80030ac:	21e0      	movs	r1, #224	; 0xe0
 80030ae:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030b2:	2000      	movs	r0, #0
 80030b4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030b6:	2207      	movs	r2, #7
 80030b8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030ba:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80030bc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 80030be:	4770      	bx	lr
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0U;
 80030c6:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80030c8:	e065      	b.n	8003196 <HAL_GPIO_Init+0xd2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030ca:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80030cc:	005e      	lsls	r6, r3, #1
 80030ce:	2403      	movs	r4, #3
 80030d0:	40b4      	lsls	r4, r6
 80030d2:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030d6:	68cc      	ldr	r4, [r1, #12]
 80030d8:	40b4      	lsls	r4, r6
 80030da:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80030dc:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030de:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030e0:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030e4:	684c      	ldr	r4, [r1, #4]
 80030e6:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80030ea:	409c      	lsls	r4, r3
 80030ec:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80030ee:	6044      	str	r4, [r0, #4]
 80030f0:	e062      	b.n	80031b8 <HAL_GPIO_Init+0xf4>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030f2:	08dd      	lsrs	r5, r3, #3
 80030f4:	3508      	adds	r5, #8
 80030f6:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80030fa:	f003 0c07 	and.w	ip, r3, #7
 80030fe:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003102:	f04f 0e0f 	mov.w	lr, #15
 8003106:	fa0e fe0c 	lsl.w	lr, lr, ip
 800310a:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800310e:	690c      	ldr	r4, [r1, #16]
 8003110:	fa04 f40c 	lsl.w	r4, r4, ip
 8003114:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003118:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800311c:	e063      	b.n	80031e6 <HAL_GPIO_Init+0x122>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2U];
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800311e:	2406      	movs	r4, #6
 8003120:	e000      	b.n	8003124 <HAL_GPIO_Init+0x60>
 8003122:	2400      	movs	r4, #0
 8003124:	fa04 f40e 	lsl.w	r4, r4, lr
 8003128:	432c      	orrs	r4, r5
        EXTI->EXTICR[position >> 2U] = temp;
 800312a:	4d56      	ldr	r5, [pc, #344]	; (8003284 <HAL_GPIO_Init+0x1c0>)
 800312c:	f10c 0c18 	add.w	ip, ip, #24
 8003130:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003134:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8003136:	43d4      	mvns	r4, r2
 8003138:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800313c:	684f      	ldr	r7, [r1, #4]
 800313e:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8003142:	d001      	beq.n	8003148 <HAL_GPIO_Init+0x84>
        {
          temp |= iocurrent;
 8003144:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8003148:	4d4e      	ldr	r5, [pc, #312]	; (8003284 <HAL_GPIO_Init+0x1c0>)
 800314a:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 800314c:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800314e:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003152:	684f      	ldr	r7, [r1, #4]
 8003154:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8003158:	d001      	beq.n	800315e <HAL_GPIO_Init+0x9a>
        {
          temp |= iocurrent;
 800315a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800315e:	4d49      	ldr	r5, [pc, #292]	; (8003284 <HAL_GPIO_Init+0x1c0>)
 8003160:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003162:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
        temp &= ~(iocurrent);
 8003166:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800316a:	684f      	ldr	r7, [r1, #4]
 800316c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8003170:	d001      	beq.n	8003176 <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 8003172:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8003176:	4d43      	ldr	r5, [pc, #268]	; (8003284 <HAL_GPIO_Init+0x1c0>)
 8003178:	f8c5 6084 	str.w	r6, [r5, #132]	; 0x84

        temp = EXTI->IMR1;
 800317c:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
        temp &= ~(iocurrent);
 8003180:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003182:	684e      	ldr	r6, [r1, #4]
 8003184:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8003188:	d001      	beq.n	800318e <HAL_GPIO_Init+0xca>
        {
          temp |= iocurrent;
 800318a:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 800318e:	4a3d      	ldr	r2, [pc, #244]	; (8003284 <HAL_GPIO_Init+0x1c0>)
 8003190:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
      }
    }

    position++;
 8003194:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003196:	680a      	ldr	r2, [r1, #0]
 8003198:	fa32 f403 	lsrs.w	r4, r2, r3
 800319c:	d071      	beq.n	8003282 <HAL_GPIO_Init+0x1be>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800319e:	f04f 0c01 	mov.w	ip, #1
 80031a2:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0U)
 80031a6:	ea1c 0202 	ands.w	r2, ip, r2
 80031aa:	d0f3      	beq.n	8003194 <HAL_GPIO_Init+0xd0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031ac:	684c      	ldr	r4, [r1, #4]
 80031ae:	f004 0403 	and.w	r4, r4, #3
 80031b2:	3c01      	subs	r4, #1
 80031b4:	2c01      	cmp	r4, #1
 80031b6:	d988      	bls.n	80030ca <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b8:	684c      	ldr	r4, [r1, #4]
 80031ba:	f004 0403 	and.w	r4, r4, #3
 80031be:	2c03      	cmp	r4, #3
 80031c0:	d00c      	beq.n	80031dc <HAL_GPIO_Init+0x118>
        temp = GPIOx->PUPDR;
 80031c2:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031c4:	005d      	lsls	r5, r3, #1
 80031c6:	f04f 0c03 	mov.w	ip, #3
 80031ca:	fa0c fc05 	lsl.w	ip, ip, r5
 80031ce:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d2:	688c      	ldr	r4, [r1, #8]
 80031d4:	40ac      	lsls	r4, r5
 80031d6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80031da:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031dc:	684c      	ldr	r4, [r1, #4]
 80031de:	f004 0403 	and.w	r4, r4, #3
 80031e2:	2c02      	cmp	r4, #2
 80031e4:	d085      	beq.n	80030f2 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 80031e6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80031e8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80031ec:	f04f 0c03 	mov.w	ip, #3
 80031f0:	fa0c fc0e 	lsl.w	ip, ip, lr
 80031f4:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031f8:	684c      	ldr	r4, [r1, #4]
 80031fa:	f004 0403 	and.w	r4, r4, #3
 80031fe:	fa04 f40e 	lsl.w	r4, r4, lr
 8003202:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8003206:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003208:	684c      	ldr	r4, [r1, #4]
 800320a:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 800320e:	d0c1      	beq.n	8003194 <HAL_GPIO_Init+0xd0>
        temp = EXTI->EXTICR[position >> 2U];
 8003210:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8003214:	f10c 0518 	add.w	r5, ip, #24
 8003218:	4c1a      	ldr	r4, [pc, #104]	; (8003284 <HAL_GPIO_Init+0x1c0>)
 800321a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 800321e:	f003 0e03 	and.w	lr, r3, #3
 8003222:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8003226:	240f      	movs	r4, #15
 8003228:	fa04 f40e 	lsl.w	r4, r4, lr
 800322c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8003230:	4c15      	ldr	r4, [pc, #84]	; (8003288 <HAL_GPIO_Init+0x1c4>)
 8003232:	42a0      	cmp	r0, r4
 8003234:	f43f af75 	beq.w	8003122 <HAL_GPIO_Init+0x5e>
 8003238:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800323c:	42a0      	cmp	r0, r4
 800323e:	d016      	beq.n	800326e <HAL_GPIO_Init+0x1aa>
 8003240:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003244:	42a0      	cmp	r0, r4
 8003246:	d014      	beq.n	8003272 <HAL_GPIO_Init+0x1ae>
 8003248:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800324c:	42a0      	cmp	r0, r4
 800324e:	d012      	beq.n	8003276 <HAL_GPIO_Init+0x1b2>
 8003250:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003254:	42a0      	cmp	r0, r4
 8003256:	d010      	beq.n	800327a <HAL_GPIO_Init+0x1b6>
 8003258:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800325c:	42a0      	cmp	r0, r4
 800325e:	d00e      	beq.n	800327e <HAL_GPIO_Init+0x1ba>
 8003260:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003264:	42a0      	cmp	r0, r4
 8003266:	f43f af5a 	beq.w	800311e <HAL_GPIO_Init+0x5a>
 800326a:	2407      	movs	r4, #7
 800326c:	e75a      	b.n	8003124 <HAL_GPIO_Init+0x60>
 800326e:	2401      	movs	r4, #1
 8003270:	e758      	b.n	8003124 <HAL_GPIO_Init+0x60>
 8003272:	2402      	movs	r4, #2
 8003274:	e756      	b.n	8003124 <HAL_GPIO_Init+0x60>
 8003276:	2403      	movs	r4, #3
 8003278:	e754      	b.n	8003124 <HAL_GPIO_Init+0x60>
 800327a:	2404      	movs	r4, #4
 800327c:	e752      	b.n	8003124 <HAL_GPIO_Init+0x60>
 800327e:	2405      	movs	r4, #5
 8003280:	e750      	b.n	8003124 <HAL_GPIO_Init+0x60>
  }
}
 8003282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003284:	4002f400 	.word	0x4002f400
 8003288:	42020000 	.word	0x42020000

0800328c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 800328c:	6903      	ldr	r3, [r0, #16]
 800328e:	4219      	tst	r1, r3
 8003290:	d001      	beq.n	8003296 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8003292:	2001      	movs	r0, #1
 8003294:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003296:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8003298:	4770      	bx	lr

0800329a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800329a:	b10a      	cbz	r2, 80032a0 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800329c:	6181      	str	r1, [r0, #24]
 800329e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032a0:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80032a2:	4770      	bx	lr

080032a4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80032a4:	6803      	ldr	r3, [r0, #0]
 80032a6:	699a      	ldr	r2, [r3, #24]
 80032a8:	f012 0f02 	tst.w	r2, #2
 80032ac:	d001      	beq.n	80032b2 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 80032ae:	2200      	movs	r2, #0
 80032b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032b2:	6803      	ldr	r3, [r0, #0]
 80032b4:	699a      	ldr	r2, [r3, #24]
 80032b6:	f012 0f01 	tst.w	r2, #1
 80032ba:	d103      	bne.n	80032c4 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80032bc:	699a      	ldr	r2, [r3, #24]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	619a      	str	r2, [r3, #24]
  }
}
 80032c4:	4770      	bx	lr

080032c6 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032c6:	b410      	push	{r4}
 80032c8:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032ca:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80032ce:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80032d2:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032d4:	4321      	orrs	r1, r4
 80032d6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80032da:	6802      	ldr	r2, [r0, #0]
 80032dc:	6853      	ldr	r3, [r2, #4]
 80032de:	0d64      	lsrs	r4, r4, #21
 80032e0:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80032e4:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80032e8:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80032ec:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80032f0:	f044 0403 	orr.w	r4, r4, #3
 80032f4:	ea23 0304 	bic.w	r3, r3, r4
 80032f8:	430b      	orrs	r3, r1
 80032fa:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80032fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003300:	4770      	bx	lr

08003302 <I2C_IsErrorOccurred>:
{
 8003302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003306:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8003308:	6803      	ldr	r3, [r0, #0]
 800330a:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800330c:	f016 0610 	ands.w	r6, r6, #16
 8003310:	d07c      	beq.n	800340c <I2C_IsErrorOccurred+0x10a>
 8003312:	460d      	mov	r5, r1
 8003314:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003316:	2210      	movs	r2, #16
 8003318:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 800331a:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 800331c:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800331e:	6823      	ldr	r3, [r4, #0]
 8003320:	6998      	ldr	r0, [r3, #24]
 8003322:	f010 0f20 	tst.w	r0, #32
 8003326:	d130      	bne.n	800338a <I2C_IsErrorOccurred+0x88>
 8003328:	bb7f      	cbnz	r7, 800338a <I2C_IsErrorOccurred+0x88>
      if (Timeout != HAL_MAX_DELAY)
 800332a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800332e:	d0f6      	beq.n	800331e <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003330:	f7fe ffc8 	bl	80022c4 <HAL_GetTick>
 8003334:	eba0 0008 	sub.w	r0, r0, r8
 8003338:	42a8      	cmp	r0, r5
 800333a:	d801      	bhi.n	8003340 <I2C_IsErrorOccurred+0x3e>
 800333c:	2d00      	cmp	r5, #0
 800333e:	d1ee      	bne.n	800331e <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003340:	6821      	ldr	r1, [r4, #0]
 8003342:	684b      	ldr	r3, [r1, #4]
 8003344:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          tmp2 = hi2c->Mode;
 8003348:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800334c:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800334e:	6988      	ldr	r0, [r1, #24]
 8003350:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8003354:	d002      	beq.n	800335c <I2C_IsErrorOccurred+0x5a>
 8003356:	b90b      	cbnz	r3, 800335c <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 8003358:	2a20      	cmp	r2, #32
 800335a:	d10e      	bne.n	800337a <I2C_IsErrorOccurred+0x78>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	f013 0f20 	tst.w	r3, #32
 8003364:	d1db      	bne.n	800331e <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003366:	f7fe ffad 	bl	80022c4 <HAL_GetTick>
 800336a:	eba0 0008 	sub.w	r0, r0, r8
 800336e:	2819      	cmp	r0, #25
 8003370:	d9f4      	bls.n	800335c <I2C_IsErrorOccurred+0x5a>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003372:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 8003376:	2701      	movs	r7, #1
              break;
 8003378:	e7d1      	b.n	800331e <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800337a:	684b      	ldr	r3, [r1, #4]
 800337c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003380:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8003382:	f7fe ff9f 	bl	80022c4 <HAL_GetTick>
 8003386:	4680      	mov	r8, r0
 8003388:	e7e8      	b.n	800335c <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 800338a:	b90f      	cbnz	r7, 8003390 <I2C_IsErrorOccurred+0x8e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800338c:	2220      	movs	r2, #32
 800338e:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8003390:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 8003394:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8003396:	6822      	ldr	r2, [r4, #0]
 8003398:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800339a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800339e:	d005      	beq.n	80033ac <I2C_IsErrorOccurred+0xaa>
    error_code |= HAL_I2C_ERROR_BERR;
 80033a0:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033a8:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80033aa:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80033ac:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80033b0:	d006      	beq.n	80033c0 <I2C_IsErrorOccurred+0xbe>
    error_code |= HAL_I2C_ERROR_OVR;
 80033b2:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033b6:	6822      	ldr	r2, [r4, #0]
 80033b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033bc:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80033be:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80033c0:	f413 7f00 	tst.w	r3, #512	; 0x200
 80033c4:	d024      	beq.n	8003410 <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_ARLO;
 80033c6:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033ca:	6823      	ldr	r3, [r4, #0]
 80033cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033d0:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 80033d2:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 80033d4:	4620      	mov	r0, r4
 80033d6:	f7ff ff65 	bl	80032a4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	6853      	ldr	r3, [r2, #4]
 80033de:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80033e2:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80033e6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80033ea:	f023 0301 	bic.w	r3, r3, #1
 80033ee:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 80033f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80033f2:	4333      	orrs	r3, r6
 80033f4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80033f6:	2320      	movs	r3, #32
 80033f8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033fc:	2300      	movs	r3, #0
 80033fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8003402:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8003406:	4628      	mov	r0, r5
 8003408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800340c:	2500      	movs	r5, #0
 800340e:	e7c2      	b.n	8003396 <I2C_IsErrorOccurred+0x94>
  if (status != HAL_OK)
 8003410:	2d00      	cmp	r5, #0
 8003412:	d0f8      	beq.n	8003406 <I2C_IsErrorOccurred+0x104>
 8003414:	e7de      	b.n	80033d4 <I2C_IsErrorOccurred+0xd2>

08003416 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003416:	b570      	push	{r4, r5, r6, lr}
 8003418:	4604      	mov	r4, r0
 800341a:	460d      	mov	r5, r1
 800341c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800341e:	6823      	ldr	r3, [r4, #0]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	f013 0f02 	tst.w	r3, #2
 8003426:	d122      	bne.n	800346e <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003428:	4632      	mov	r2, r6
 800342a:	4629      	mov	r1, r5
 800342c:	4620      	mov	r0, r4
 800342e:	f7ff ff68 	bl	8003302 <I2C_IsErrorOccurred>
 8003432:	b9f0      	cbnz	r0, 8003472 <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8003434:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003438:	d0f1      	beq.n	800341e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800343a:	f7fe ff43 	bl	80022c4 <HAL_GetTick>
 800343e:	1b80      	subs	r0, r0, r6
 8003440:	42a8      	cmp	r0, r5
 8003442:	d801      	bhi.n	8003448 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8003444:	2d00      	cmp	r5, #0
 8003446:	d1ea      	bne.n	800341e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	f013 0f02 	tst.w	r3, #2
 8003450:	d1e5      	bne.n	800341e <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003452:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003454:	f043 0320 	orr.w	r3, r3, #32
 8003458:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800345a:	2320      	movs	r3, #32
 800345c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003460:	2300      	movs	r3, #0
 8003462:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8003466:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 800346a:	2001      	movs	r0, #1
 800346c:	e000      	b.n	8003470 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 800346e:	2000      	movs	r0, #0
}
 8003470:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003472:	2001      	movs	r0, #1
 8003474:	e7fc      	b.n	8003470 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

08003476 <I2C_WaitOnFlagUntilTimeout>:
{
 8003476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800347a:	4605      	mov	r5, r0
 800347c:	460f      	mov	r7, r1
 800347e:	4616      	mov	r6, r2
 8003480:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003482:	682c      	ldr	r4, [r5, #0]
 8003484:	69a4      	ldr	r4, [r4, #24]
 8003486:	ea37 0404 	bics.w	r4, r7, r4
 800348a:	bf0c      	ite	eq
 800348c:	2401      	moveq	r4, #1
 800348e:	2400      	movne	r4, #0
 8003490:	42b4      	cmp	r4, r6
 8003492:	d122      	bne.n	80034da <I2C_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8003494:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003498:	d0f3      	beq.n	8003482 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349a:	f7fe ff13 	bl	80022c4 <HAL_GetTick>
 800349e:	9b06      	ldr	r3, [sp, #24]
 80034a0:	1ac0      	subs	r0, r0, r3
 80034a2:	4540      	cmp	r0, r8
 80034a4:	d802      	bhi.n	80034ac <I2C_WaitOnFlagUntilTimeout+0x36>
 80034a6:	f1b8 0f00 	cmp.w	r8, #0
 80034aa:	d1ea      	bne.n	8003482 <I2C_WaitOnFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80034ac:	682b      	ldr	r3, [r5, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	ea37 0303 	bics.w	r3, r7, r3
 80034b4:	bf0c      	ite	eq
 80034b6:	2301      	moveq	r3, #1
 80034b8:	2300      	movne	r3, #0
 80034ba:	42b3      	cmp	r3, r6
 80034bc:	d1e1      	bne.n	8003482 <I2C_WaitOnFlagUntilTimeout+0xc>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034be:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80034c0:	f043 0320 	orr.w	r3, r3, #32
 80034c4:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80034c6:	2320      	movs	r3, #32
 80034c8:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034cc:	2300      	movs	r3, #0
 80034ce:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80034d2:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_ERROR;
 80034d6:	2001      	movs	r0, #1
 80034d8:	e000      	b.n	80034dc <I2C_WaitOnFlagUntilTimeout+0x66>
  return HAL_OK;
 80034da:	2000      	movs	r0, #0
}
 80034dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080034e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80034e0:	b570      	push	{r4, r5, r6, lr}
 80034e2:	4604      	mov	r4, r0
 80034e4:	460d      	mov	r5, r1
 80034e6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034e8:	e004      	b.n	80034f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80034ea:	6823      	ldr	r3, [r4, #0]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	f013 0f20 	tst.w	r3, #32
 80034f2:	d012      	beq.n	800351a <I2C_WaitOnSTOPFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034f4:	6823      	ldr	r3, [r4, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	f013 0f20 	tst.w	r3, #32
 80034fc:	d11b      	bne.n	8003536 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034fe:	4632      	mov	r2, r6
 8003500:	4629      	mov	r1, r5
 8003502:	4620      	mov	r0, r4
 8003504:	f7ff fefd 	bl	8003302 <I2C_IsErrorOccurred>
 8003508:	b9b8      	cbnz	r0, 800353a <I2C_WaitOnSTOPFlagUntilTimeout+0x5a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350a:	f7fe fedb 	bl	80022c4 <HAL_GetTick>
 800350e:	1b80      	subs	r0, r0, r6
 8003510:	42a8      	cmp	r0, r5
 8003512:	d8ea      	bhi.n	80034ea <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 8003514:	2d00      	cmp	r5, #0
 8003516:	d1ed      	bne.n	80034f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
 8003518:	e7e7      	b.n	80034ea <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800351a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800351c:	f043 0320 	orr.w	r3, r3, #32
 8003520:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003522:	2320      	movs	r3, #32
 8003524:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003528:	2300      	movs	r3, #0
 800352a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800352e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003532:	2001      	movs	r0, #1
 8003534:	e000      	b.n	8003538 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  return HAL_OK;
 8003536:	2000      	movs	r0, #0
}
 8003538:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800353a:	2001      	movs	r0, #1
 800353c:	e7fc      	b.n	8003538 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>

0800353e <HAL_I2C_Init>:
  if (hi2c == NULL)
 800353e:	2800      	cmp	r0, #0
 8003540:	d059      	beq.n	80035f6 <HAL_I2C_Init+0xb8>
{
 8003542:	b510      	push	{r4, lr}
 8003544:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003546:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800354a:	2b00      	cmp	r3, #0
 800354c:	d043      	beq.n	80035d6 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800354e:	2324      	movs	r3, #36	; 0x24
 8003550:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8003554:	6822      	ldr	r2, [r4, #0]
 8003556:	6813      	ldr	r3, [r2, #0]
 8003558:	f023 0301 	bic.w	r3, r3, #1
 800355c:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800355e:	6863      	ldr	r3, [r4, #4]
 8003560:	6822      	ldr	r2, [r4, #0]
 8003562:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003566:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003568:	6822      	ldr	r2, [r4, #0]
 800356a:	6893      	ldr	r3, [r2, #8]
 800356c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003570:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003572:	68e3      	ldr	r3, [r4, #12]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d033      	beq.n	80035e0 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003578:	68a3      	ldr	r3, [r4, #8]
 800357a:	6822      	ldr	r2, [r4, #0]
 800357c:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8003580:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003582:	68e3      	ldr	r3, [r4, #12]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d031      	beq.n	80035ec <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003588:	6822      	ldr	r2, [r4, #0]
 800358a:	6853      	ldr	r3, [r2, #4]
 800358c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003590:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003594:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003596:	6822      	ldr	r2, [r4, #0]
 8003598:	68d3      	ldr	r3, [r2, #12]
 800359a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800359e:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035a0:	6923      	ldr	r3, [r4, #16]
 80035a2:	6962      	ldr	r2, [r4, #20]
 80035a4:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80035a6:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035a8:	6822      	ldr	r2, [r4, #0]
 80035aa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80035ae:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80035b0:	69e3      	ldr	r3, [r4, #28]
 80035b2:	6a21      	ldr	r1, [r4, #32]
 80035b4:	6822      	ldr	r2, [r4, #0]
 80035b6:	430b      	orrs	r3, r1
 80035b8:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80035ba:	6822      	ldr	r2, [r4, #0]
 80035bc:	6813      	ldr	r3, [r2, #0]
 80035be:	f043 0301 	orr.w	r3, r3, #1
 80035c2:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035c4:	2000      	movs	r0, #0
 80035c6:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035c8:	2320      	movs	r3, #32
 80035ca:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035ce:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80035d4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80035d6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80035da:	f7fe fc0f 	bl	8001dfc <HAL_I2C_MspInit>
 80035de:	e7b6      	b.n	800354e <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80035e0:	68a3      	ldr	r3, [r4, #8]
 80035e2:	6822      	ldr	r2, [r4, #0]
 80035e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035e8:	6093      	str	r3, [r2, #8]
 80035ea:	e7ca      	b.n	8003582 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035f2:	605a      	str	r2, [r3, #4]
 80035f4:	e7c8      	b.n	8003588 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 80035f6:	2001      	movs	r0, #1
}
 80035f8:	4770      	bx	lr
	...

080035fc <HAL_I2C_Master_Transmit>:
{
 80035fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	460f      	mov	r7, r1
 8003604:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003606:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 800360a:	b2c9      	uxtb	r1, r1
 800360c:	2920      	cmp	r1, #32
 800360e:	f040 80a3 	bne.w	8003758 <HAL_I2C_Master_Transmit+0x15c>
 8003612:	4604      	mov	r4, r0
 8003614:	4690      	mov	r8, r2
 8003616:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8003618:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800361c:	2b01      	cmp	r3, #1
 800361e:	f000 809f 	beq.w	8003760 <HAL_I2C_Master_Transmit+0x164>
 8003622:	f04f 0a01 	mov.w	sl, #1
 8003626:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800362a:	f7fe fe4b 	bl	80022c4 <HAL_GetTick>
 800362e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003630:	9000      	str	r0, [sp, #0]
 8003632:	2319      	movs	r3, #25
 8003634:	4652      	mov	r2, sl
 8003636:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800363a:	4620      	mov	r0, r4
 800363c:	f7ff ff1b 	bl	8003476 <I2C_WaitOnFlagUntilTimeout>
 8003640:	2800      	cmp	r0, #0
 8003642:	f040 808f 	bne.w	8003764 <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003646:	2321      	movs	r3, #33	; 0x21
 8003648:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800364c:	2310      	movs	r3, #16
 800364e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003652:	2300      	movs	r3, #0
 8003654:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003656:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800365a:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800365e:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003660:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003662:	b29b      	uxth	r3, r3
 8003664:	2bff      	cmp	r3, #255	; 0xff
 8003666:	d90a      	bls.n	800367e <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003668:	22ff      	movs	r2, #255	; 0xff
 800366a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800366c:	4b41      	ldr	r3, [pc, #260]	; (8003774 <HAL_I2C_Master_Transmit+0x178>)
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003674:	4639      	mov	r1, r7
 8003676:	4620      	mov	r0, r4
 8003678:	f7ff fe25 	bl	80032c6 <I2C_TransferConfig>
 800367c:	e018      	b.n	80036b0 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 800367e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003680:	b292      	uxth	r2, r2
 8003682:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003684:	4b3b      	ldr	r3, [pc, #236]	; (8003774 <HAL_I2C_Master_Transmit+0x178>)
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	4639      	mov	r1, r7
 8003690:	4620      	mov	r0, r4
 8003692:	f7ff fe18 	bl	80032c6 <I2C_TransferConfig>
 8003696:	e00b      	b.n	80036b0 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 8003698:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800369a:	b292      	uxth	r2, r2
 800369c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800369e:	2300      	movs	r3, #0
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	4639      	mov	r1, r7
 80036aa:	4620      	mov	r0, r4
 80036ac:	f7ff fe0b 	bl	80032c6 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80036b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d033      	beq.n	8003720 <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036b8:	462a      	mov	r2, r5
 80036ba:	4631      	mov	r1, r6
 80036bc:	4620      	mov	r0, r4
 80036be:	f7ff feaa 	bl	8003416 <I2C_WaitOnTXISFlagUntilTimeout>
 80036c2:	2800      	cmp	r0, #0
 80036c4:	d150      	bne.n	8003768 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80036c8:	6823      	ldr	r3, [r4, #0]
 80036ca:	7812      	ldrb	r2, [r2, #0]
 80036cc:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80036ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80036d0:	3301      	adds	r3, #1
 80036d2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80036d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29b      	uxth	r3, r3
 80036dc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80036de:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036e6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80036e8:	b292      	uxth	r2, r2
 80036ea:	2a00      	cmp	r2, #0
 80036ec:	d0e0      	beq.n	80036b0 <HAL_I2C_Master_Transmit+0xb4>
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1de      	bne.n	80036b0 <HAL_I2C_Master_Transmit+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036f2:	9500      	str	r5, [sp, #0]
 80036f4:	4633      	mov	r3, r6
 80036f6:	2200      	movs	r2, #0
 80036f8:	2180      	movs	r1, #128	; 0x80
 80036fa:	4620      	mov	r0, r4
 80036fc:	f7ff febb 	bl	8003476 <I2C_WaitOnFlagUntilTimeout>
 8003700:	bba0      	cbnz	r0, 800376c <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003702:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003704:	b29b      	uxth	r3, r3
 8003706:	2bff      	cmp	r3, #255	; 0xff
 8003708:	d9c6      	bls.n	8003698 <HAL_I2C_Master_Transmit+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800370a:	22ff      	movs	r2, #255	; 0xff
 800370c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800370e:	2300      	movs	r3, #0
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003716:	4639      	mov	r1, r7
 8003718:	4620      	mov	r0, r4
 800371a:	f7ff fdd4 	bl	80032c6 <I2C_TransferConfig>
 800371e:	e7c7      	b.n	80036b0 <HAL_I2C_Master_Transmit+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003720:	462a      	mov	r2, r5
 8003722:	4631      	mov	r1, r6
 8003724:	4620      	mov	r0, r4
 8003726:	f7ff fedb 	bl	80034e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800372a:	bb08      	cbnz	r0, 8003770 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800372c:	6823      	ldr	r3, [r4, #0]
 800372e:	2220      	movs	r2, #32
 8003730:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003732:	6821      	ldr	r1, [r4, #0]
 8003734:	684b      	ldr	r3, [r1, #4]
 8003736:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800373a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800373e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8003742:	f023 0301 	bic.w	r3, r3, #1
 8003746:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003748:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800374c:	2300      	movs	r3, #0
 800374e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8003752:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8003756:	e000      	b.n	800375a <HAL_I2C_Master_Transmit+0x15e>
    return HAL_BUSY;
 8003758:	2002      	movs	r0, #2
}
 800375a:	b002      	add	sp, #8
 800375c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8003760:	2002      	movs	r0, #2
 8003762:	e7fa      	b.n	800375a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8003764:	2001      	movs	r0, #1
 8003766:	e7f8      	b.n	800375a <HAL_I2C_Master_Transmit+0x15e>
        return HAL_ERROR;
 8003768:	2001      	movs	r0, #1
 800376a:	e7f6      	b.n	800375a <HAL_I2C_Master_Transmit+0x15e>
          return HAL_ERROR;
 800376c:	2001      	movs	r0, #1
 800376e:	e7f4      	b.n	800375a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8003770:	2001      	movs	r0, #1
 8003772:	e7f2      	b.n	800375a <HAL_I2C_Master_Transmit+0x15e>
 8003774:	80002000 	.word	0x80002000

08003778 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003778:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800377a:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	2a20      	cmp	r2, #32
 8003782:	d123      	bne.n	80037cc <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003784:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8003788:	2a01      	cmp	r2, #1
 800378a:	d021      	beq.n	80037d0 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 800378c:	2201      	movs	r2, #1
 800378e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003792:	2224      	movs	r2, #36	; 0x24
 8003794:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003798:	6800      	ldr	r0, [r0, #0]
 800379a:	6802      	ldr	r2, [r0, #0]
 800379c:	f022 0201 	bic.w	r2, r2, #1
 80037a0:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	6802      	ldr	r2, [r0, #0]
 80037a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037aa:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	6802      	ldr	r2, [r0, #0]
 80037b0:	4311      	orrs	r1, r2
 80037b2:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037b4:	6819      	ldr	r1, [r3, #0]
 80037b6:	680a      	ldr	r2, [r1, #0]
 80037b8:	f042 0201 	orr.w	r2, r2, #1
 80037bc:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c4:	2000      	movs	r0, #0
 80037c6:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 80037ca:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80037cc:	2002      	movs	r0, #2
 80037ce:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80037d0:	2002      	movs	r0, #2
  }
}
 80037d2:	4770      	bx	lr

080037d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80037d4:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037d6:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80037da:	b2d2      	uxtb	r2, r2
 80037dc:	2a20      	cmp	r2, #32
 80037de:	d121      	bne.n	8003824 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037e0:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 80037e4:	2a01      	cmp	r2, #1
 80037e6:	d01f      	beq.n	8003828 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80037e8:	2201      	movs	r2, #1
 80037ea:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037ee:	2224      	movs	r2, #36	; 0x24
 80037f0:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037f4:	6800      	ldr	r0, [r0, #0]
 80037f6:	6802      	ldr	r2, [r0, #0]
 80037f8:	f022 0201 	bic.w	r2, r2, #1
 80037fc:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80037fe:	6818      	ldr	r0, [r3, #0]
 8003800:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003802:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003806:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800380a:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800380c:	6819      	ldr	r1, [r3, #0]
 800380e:	680a      	ldr	r2, [r1, #0]
 8003810:	f042 0201 	orr.w	r2, r2, #1
 8003814:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003816:	2220      	movs	r2, #32
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800381c:	2000      	movs	r0, #0
 800381e:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8003822:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8003824:	2002      	movs	r0, #2
 8003826:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8003828:	2002      	movs	r0, #2
  }
}
 800382a:	4770      	bx	lr

0800382c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 800382c:	4b02      	ldr	r3, [pc, #8]	; (8003838 <HAL_PWREx_GetVoltageRange+0xc>)
 800382e:	6818      	ldr	r0, [r3, #0]
}
 8003830:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40007000 	.word	0x40007000

0800383c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800383c:	4a02      	ldr	r2, [pc, #8]	; (8003848 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800383e:	6893      	ldr	r3, [r2, #8]
 8003840:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003844:	6093      	str	r3, [r2, #8]
}
 8003846:	4770      	bx	lr
 8003848:	40007000 	.word	0x40007000

0800384c <HAL_PWREx_SMPS_GetEffectiveMode>:
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 800384c:	4b07      	ldr	r3, [pc, #28]	; (800386c <HAL_PWREx_SMPS_GetEffectiveMode+0x20>)
 800384e:	691b      	ldr	r3, [r3, #16]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8003850:	f413 5080 	ands.w	r0, r3, #4096	; 0x1000
 8003854:	d106      	bne.n	8003864 <HAL_PWREx_SMPS_GetEffectiveMode+0x18>
  {
    mode = PWR_SMPS_BYPASS;
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8003856:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800385a:	d000      	beq.n	800385e <HAL_PWREx_SMPS_GetEffectiveMode+0x12>
  {
    mode = PWR_SMPS_HIGH_POWER;
  }

  return mode;
}
 800385c:	4770      	bx	lr
    mode = PWR_SMPS_LOW_POWER;
 800385e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003862:	4770      	bx	lr
    mode = PWR_SMPS_BYPASS;
 8003864:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  return mode;
 8003868:	e7f8      	b.n	800385c <HAL_PWREx_SMPS_GetEffectiveMode+0x10>
 800386a:	bf00      	nop
 800386c:	40007000 	.word	0x40007000

08003870 <HAL_PWREx_ControlVoltageScaling>:
{
 8003870:	b538      	push	{r3, r4, r5, lr}
 8003872:	4605      	mov	r5, r0
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8003874:	4b1e      	ldr	r3, [pc, #120]	; (80038f0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8003876:	681c      	ldr	r4, [r3, #0]
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8003878:	f7ff ffe8 	bl	800384c <HAL_PWREx_SMPS_GetEffectiveMode>
 800387c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003880:	d02d      	beq.n	80038de <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003882:	f404 64c0 	and.w	r4, r4, #1536	; 0x600
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8003886:	4b1a      	ldr	r3, [pc, #104]	; (80038f0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800388e:	d128      	bne.n	80038e2 <HAL_PWREx_ControlVoltageScaling+0x72>
  if (vos_old == VoltageScaling)
 8003890:	42ac      	cmp	r4, r5
 8003892:	d028      	beq.n	80038e6 <HAL_PWREx_ControlVoltageScaling+0x76>
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003894:	4a16      	ldr	r2, [pc, #88]	; (80038f0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 8003896:	6813      	ldr	r3, [r2, #0]
 8003898:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800389c:	432b      	orrs	r3, r5
 800389e:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80038a0:	4b14      	ldr	r3, [pc, #80]	; (80038f4 <HAL_PWREx_ControlVoltageScaling+0x84>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	095b      	lsrs	r3, r3, #5
 80038a6:	4a14      	ldr	r2, [pc, #80]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0x88>)
 80038a8:	fba2 2303 	umull	r2, r3, r2, r3
 80038ac:	09db      	lsrs	r3, r3, #7
 80038ae:	2232      	movs	r2, #50	; 0x32
 80038b0:	fb02 f303 	mul.w	r3, r2, r3
 80038b4:	4a11      	ldr	r2, [pc, #68]	; (80038fc <HAL_PWREx_ControlVoltageScaling+0x8c>)
 80038b6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ba:	08db      	lsrs	r3, r3, #3
 80038bc:	3301      	adds	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038be:	e000      	b.n	80038c2 <HAL_PWREx_ControlVoltageScaling+0x52>
    wait_loop_index--;
 80038c0:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038c2:	4a0b      	ldr	r2, [pc, #44]	; (80038f0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 80038c4:	6952      	ldr	r2, [r2, #20]
 80038c6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80038ca:	d001      	beq.n	80038d0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1f7      	bne.n	80038c0 <HAL_PWREx_ControlVoltageScaling+0x50>
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038d0:	4b07      	ldr	r3, [pc, #28]	; (80038f0 <HAL_PWREx_ControlVoltageScaling+0x80>)
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80038d8:	d107      	bne.n	80038ea <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 80038da:	2000      	movs	r0, #0
}
 80038dc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80038de:	2001      	movs	r0, #1
 80038e0:	e7fc      	b.n	80038dc <HAL_PWREx_ControlVoltageScaling+0x6c>
    return HAL_ERROR;
 80038e2:	2001      	movs	r0, #1
 80038e4:	e7fa      	b.n	80038dc <HAL_PWREx_ControlVoltageScaling+0x6c>
    return HAL_OK;
 80038e6:	2000      	movs	r0, #0
 80038e8:	e7f8      	b.n	80038dc <HAL_PWREx_ControlVoltageScaling+0x6c>
    return HAL_TIMEOUT;
 80038ea:	2003      	movs	r0, #3
 80038ec:	e7f6      	b.n	80038dc <HAL_PWREx_ControlVoltageScaling+0x6c>
 80038ee:	bf00      	nop
 80038f0:	40007000 	.word	0x40007000
 80038f4:	20000024 	.word	0x20000024
 80038f8:	0a7c5ac5 	.word	0x0a7c5ac5
 80038fc:	cccccccd 	.word	0xcccccccd

08003900 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003900:	4a1f      	ldr	r2, [pc, #124]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003902:	68d3      	ldr	r3, [r2, #12]
 8003904:	f003 0303 	and.w	r3, r3, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003908:	68d2      	ldr	r2, [r2, #12]
 800390a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800390e:	3201      	adds	r2, #1

  switch (pllsource)
 8003910:	2b02      	cmp	r3, #2
 8003912:	d00d      	beq.n	8003930 <RCC_GetSysClockFreqFromPLLSource+0x30>
 8003914:	2b03      	cmp	r3, #3
 8003916:	d015      	beq.n	8003944 <RCC_GetSysClockFreqFromPLLSource+0x44>
 8003918:	2b01      	cmp	r3, #1
 800391a:	d01d      	beq.n	8003958 <RCC_GetSysClockFreqFromPLLSource+0x58>
 800391c:	2000      	movs	r0, #0
      /* unexpected */
      pllvco = 0;
      break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 800391e:	4b18      	ldr	r3, [pc, #96]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003926:	3301      	adds	r3, #1
 8003928:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco / pllr;

  return sysclockfreq;
}
 800392a:	fbb0 f0f3 	udiv	r0, r0, r3
 800392e:	4770      	bx	lr
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003930:	4814      	ldr	r0, [pc, #80]	; (8003984 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003932:	fbb0 f0f2 	udiv	r0, r0, r2
 8003936:	4b12      	ldr	r3, [pc, #72]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800393e:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8003942:	e7ec      	b.n	800391e <RCC_GetSysClockFreqFromPLLSource+0x1e>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003944:	480f      	ldr	r0, [pc, #60]	; (8003984 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003946:	fbb0 f0f2 	udiv	r0, r0, r2
 800394a:	4b0d      	ldr	r3, [pc, #52]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003952:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8003956:	e7e2      	b.n	800391e <RCC_GetSysClockFreqFromPLLSource+0x1e>
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003958:	4b09      	ldr	r3, [pc, #36]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f013 0f08 	tst.w	r3, #8
 8003960:	d108      	bne.n	8003974 <RCC_GetSysClockFreqFromPLLSource+0x74>
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003962:	4b07      	ldr	r3, [pc, #28]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003964:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003968:	f3c3 2303 	ubfx	r3, r3, #8, #4
        pllvco = MSIRangeTable[msirange];
 800396c:	4a06      	ldr	r2, [pc, #24]	; (8003988 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800396e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8003972:	e7d4      	b.n	800391e <RCC_GetSysClockFreqFromPLLSource+0x1e>
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003974:	4b02      	ldr	r3, [pc, #8]	; (8003980 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800397c:	e7f6      	b.n	800396c <RCC_GetSysClockFreqFromPLLSource+0x6c>
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	00f42400 	.word	0x00f42400
 8003988:	08008bc8 	.word	0x08008bc8

0800398c <RCC_SetFlashLatencyFromMSIRange>:
{
 800398c:	b530      	push	{r4, r5, lr}
 800398e:	b083      	sub	sp, #12
 8003990:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003992:	4b21      	ldr	r3, [pc, #132]	; (8003a18 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8003994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003996:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800399a:	d00c      	beq.n	80039b6 <RCC_SetFlashLatencyFromMSIRange+0x2a>
    vos = HAL_PWREx_GetVoltageRange();
 800399c:	f7ff ff46 	bl	800382c <HAL_PWREx_GetVoltageRange>
  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 80039a0:	b1d0      	cbz	r0, 80039d8 <RCC_SetFlashLatencyFromMSIRange+0x4c>
 80039a2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80039a6:	d017      	beq.n	80039d8 <RCC_SetFlashLatencyFromMSIRange+0x4c>
    if (msirange > RCC_MSIRANGE_8)
 80039a8:	2c80      	cmp	r4, #128	; 0x80
 80039aa:	d82c      	bhi.n	8003a06 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      if (msirange == RCC_MSIRANGE_8)
 80039ac:	d02d      	beq.n	8003a0a <RCC_SetFlashLatencyFromMSIRange+0x7e>
      else if (msirange == RCC_MSIRANGE_7)
 80039ae:	2c70      	cmp	r4, #112	; 0x70
 80039b0:	d02d      	beq.n	8003a0e <RCC_SetFlashLatencyFromMSIRange+0x82>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80039b2:	2100      	movs	r1, #0
 80039b4:	e017      	b.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
    __HAL_RCC_PWR_CLK_ENABLE();
 80039b6:	4d18      	ldr	r5, [pc, #96]	; (8003a18 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 80039b8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80039ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039be:	65ab      	str	r3, [r5, #88]	; 0x58
 80039c0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80039c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039c6:	9301      	str	r3, [sp, #4]
 80039c8:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80039ca:	f7ff ff2f 	bl	800382c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80039ce:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80039d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039d4:	65ab      	str	r3, [r5, #88]	; 0x58
 80039d6:	e7e3      	b.n	80039a0 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if (msirange > RCC_MSIRANGE_8)
 80039d8:	2c80      	cmp	r4, #128	; 0x80
 80039da:	d903      	bls.n	80039e4 <RCC_SetFlashLatencyFromMSIRange+0x58>
      if (msirange > RCC_MSIRANGE_10)
 80039dc:	2ca0      	cmp	r4, #160	; 0xa0
 80039de:	d910      	bls.n	8003a02 <RCC_SetFlashLatencyFromMSIRange+0x76>
        latency = FLASH_LATENCY_2; /* 2WS */
 80039e0:	2102      	movs	r1, #2
 80039e2:	e000      	b.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80039e4:	2100      	movs	r1, #0
  __HAL_FLASH_SET_LATENCY(latency);
 80039e6:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0x90>)
 80039e8:	6813      	ldr	r3, [r2, #0]
 80039ea:	f023 030f 	bic.w	r3, r3, #15
 80039ee:	430b      	orrs	r3, r1
 80039f0:	6013      	str	r3, [r2, #0]
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80039f2:	6813      	ldr	r3, [r2, #0]
 80039f4:	f003 030f 	and.w	r3, r3, #15
 80039f8:	428b      	cmp	r3, r1
 80039fa:	d10a      	bne.n	8003a12 <RCC_SetFlashLatencyFromMSIRange+0x86>
  return HAL_OK;
 80039fc:	2000      	movs	r0, #0
}
 80039fe:	b003      	add	sp, #12
 8003a00:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a02:	2101      	movs	r1, #1
 8003a04:	e7ef      	b.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
      latency = FLASH_LATENCY_3; /* 3WS */
 8003a06:	2103      	movs	r1, #3
 8003a08:	e7ed      	b.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a0a:	2102      	movs	r1, #2
 8003a0c:	e7eb      	b.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a0e:	2101      	movs	r1, #1
 8003a10:	e7e9      	b.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
    return HAL_ERROR;
 8003a12:	2001      	movs	r0, #1
 8003a14:	e7f3      	b.n	80039fe <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003a16:	bf00      	nop
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40022000 	.word	0x40022000

08003a20 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a20:	4a31      	ldr	r2, [pc, #196]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003a22:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a24:	68d2      	ldr	r2, [r2, #12]
 8003a26:	f002 0203 	and.w	r2, r2, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003a2a:	f013 030c 	ands.w	r3, r3, #12
 8003a2e:	d00a      	beq.n	8003a46 <HAL_RCC_GetSysClockFreq+0x26>
 8003a30:	2b0c      	cmp	r3, #12
 8003a32:	d006      	beq.n	8003a42 <HAL_RCC_GetSysClockFreq+0x22>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a34:	2b04      	cmp	r3, #4
 8003a36:	d01f      	beq.n	8003a78 <HAL_RCC_GetSysClockFreq+0x58>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d020      	beq.n	8003a7e <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	4601      	mov	r1, r0
 8003a40:	e010      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x44>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a42:	2a01      	cmp	r2, #1
 8003a44:	d1f6      	bne.n	8003a34 <HAL_RCC_GetSysClockFreq+0x14>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a46:	4a28      	ldr	r2, [pc, #160]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003a48:	6812      	ldr	r2, [r2, #0]
 8003a4a:	f012 0f08 	tst.w	r2, #8
 8003a4e:	d10c      	bne.n	8003a6a <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a50:	4a25      	ldr	r2, [pc, #148]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003a52:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8003a56:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8003a5a:	4924      	ldr	r1, [pc, #144]	; (8003aec <HAL_RCC_GetSysClockFreq+0xcc>)
 8003a5c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003a60:	b143      	cbz	r3, 8003a74 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a62:	2000      	movs	r0, #0
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a64:	2b0c      	cmp	r3, #12
 8003a66:	d00d      	beq.n	8003a84 <HAL_RCC_GetSysClockFreq+0x64>
}
 8003a68:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a6a:	4a1f      	ldr	r2, [pc, #124]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003a6c:	6812      	ldr	r2, [r2, #0]
 8003a6e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003a72:	e7f2      	b.n	8003a5a <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 8003a74:	4608      	mov	r0, r1
 8003a76:	e7f5      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8003a78:	481d      	ldr	r0, [pc, #116]	; (8003af0 <HAL_RCC_GetSysClockFreq+0xd0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	e7f2      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 8003a7e:	481c      	ldr	r0, [pc, #112]	; (8003af0 <HAL_RCC_GetSysClockFreq+0xd0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a80:	2100      	movs	r1, #0
 8003a82:	e7ef      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003a84:	4b18      	ldr	r3, [pc, #96]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003a86:	68da      	ldr	r2, [r3, #12]
 8003a88:	f002 0203 	and.w	r2, r2, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003a92:	3301      	adds	r3, #1
    switch (pllsource)
 8003a94:	2a02      	cmp	r2, #2
 8003a96:	d00a      	beq.n	8003aae <HAL_RCC_GetSysClockFreq+0x8e>
 8003a98:	2a03      	cmp	r2, #3
 8003a9a:	d01a      	beq.n	8003ad2 <HAL_RCC_GetSysClockFreq+0xb2>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a9c:	fbb1 f1f3 	udiv	r1, r1, r3
 8003aa0:	4b11      	ldr	r3, [pc, #68]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003aa2:	68d8      	ldr	r0, [r3, #12]
 8003aa4:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8003aa8:	fb01 f000 	mul.w	r0, r1, r0
        break;
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0xa0>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003aae:	4810      	ldr	r0, [pc, #64]	; (8003af0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003ab0:	fbb0 f0f3 	udiv	r0, r0, r3
 8003ab4:	4b0c      	ldr	r3, [pc, #48]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003abc:	fb03 f000 	mul.w	r0, r3, r0
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8003ac0:	4b09      	ldr	r3, [pc, #36]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003ac8:	3301      	adds	r3, #1
 8003aca:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 8003acc:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8003ad0:	e7ca      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x48>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ad2:	4807      	ldr	r0, [pc, #28]	; (8003af0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003ad4:	fbb0 f0f3 	udiv	r0, r0, r3
 8003ad8:	4b03      	ldr	r3, [pc, #12]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003ae0:	fb03 f000 	mul.w	r0, r3, r0
        break;
 8003ae4:	e7ec      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0xa0>
 8003ae6:	bf00      	nop
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	08008bc8 	.word	0x08008bc8
 8003af0:	00f42400 	.word	0x00f42400

08003af4 <HAL_RCC_GetHCLKFreq>:
{
 8003af4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8003af6:	f7ff ff93 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 8003afa:	4b04      	ldr	r3, [pc, #16]	; (8003b0c <HAL_RCC_GetHCLKFreq+0x18>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003b02:	4a03      	ldr	r2, [pc, #12]	; (8003b10 <HAL_RCC_GetHCLKFreq+0x1c>)
 8003b04:	5cd3      	ldrb	r3, [r2, r3]
}
 8003b06:	40d8      	lsrs	r0, r3
 8003b08:	bd08      	pop	{r3, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	08008bb0 	.word	0x08008bb0

08003b14 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8003b14:	2800      	cmp	r0, #0
 8003b16:	f000 83b6 	beq.w	8004286 <HAL_RCC_OscConfig+0x772>
{
 8003b1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b1c:	b083      	sub	sp, #12
 8003b1e:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b20:	4b9e      	ldr	r3, [pc, #632]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003b22:	689d      	ldr	r5, [r3, #8]
 8003b24:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b28:	68de      	ldr	r6, [r3, #12]
 8003b2a:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b2e:	6803      	ldr	r3, [r0, #0]
 8003b30:	f013 0f10 	tst.w	r3, #16
 8003b34:	d056      	beq.n	8003be4 <HAL_RCC_OscConfig+0xd0>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003b36:	b30d      	cbz	r5, 8003b7c <HAL_RCC_OscConfig+0x68>
 8003b38:	2d0c      	cmp	r5, #12
 8003b3a:	d01d      	beq.n	8003b78 <HAL_RCC_OscConfig+0x64>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b3c:	69e3      	ldr	r3, [r4, #28]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f000 80bc 	beq.w	8003cbc <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_MSI_ENABLE();
 8003b44:	4a95      	ldr	r2, [pc, #596]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003b46:	6813      	ldr	r3, [r2, #0]
 8003b48:	f043 0301 	orr.w	r3, r3, #1
 8003b4c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003b4e:	f7fe fbb9 	bl	80022c4 <HAL_GetTick>
 8003b52:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b54:	4b91      	ldr	r3, [pc, #580]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f013 0f02 	tst.w	r3, #2
 8003b5c:	f040 809b 	bne.w	8003c96 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b60:	f7fe fbb0 	bl	80022c4 <HAL_GetTick>
 8003b64:	1bc0      	subs	r0, r0, r7
 8003b66:	2802      	cmp	r0, #2
 8003b68:	d9f4      	bls.n	8003b54 <HAL_RCC_OscConfig+0x40>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b6a:	4b8c      	ldr	r3, [pc, #560]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f013 0f02 	tst.w	r3, #2
 8003b72:	d1ef      	bne.n	8003b54 <HAL_RCC_OscConfig+0x40>
              return HAL_TIMEOUT;
 8003b74:	2003      	movs	r0, #3
 8003b76:	e391      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b78:	2e01      	cmp	r6, #1
 8003b7a:	d1df      	bne.n	8003b3c <HAL_RCC_OscConfig+0x28>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b7c:	4b87      	ldr	r3, [pc, #540]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f013 0f02 	tst.w	r3, #2
 8003b84:	d003      	beq.n	8003b8e <HAL_RCC_OscConfig+0x7a>
 8003b86:	69e3      	ldr	r3, [r4, #28]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f000 837e 	beq.w	800428a <HAL_RCC_OscConfig+0x776>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003b90:	4b82      	ldr	r3, [pc, #520]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f013 0f08 	tst.w	r3, #8
 8003b98:	d057      	beq.n	8003c4a <HAL_RCC_OscConfig+0x136>
 8003b9a:	4b80      	ldr	r3, [pc, #512]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ba2:	4298      	cmp	r0, r3
 8003ba4:	d858      	bhi.n	8003c58 <HAL_RCC_OscConfig+0x144>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ba6:	4b7d      	ldr	r3, [pc, #500]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	f042 0208 	orr.w	r2, r2, #8
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003bb6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003bc2:	6a21      	ldr	r1, [r4, #32]
 8003bc4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003bc8:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003bca:	2d00      	cmp	r5, #0
 8003bcc:	d05c      	beq.n	8003c88 <HAL_RCC_OscConfig+0x174>
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003bce:	f7ff ff91 	bl	8003af4 <HAL_RCC_GetHCLKFreq>
 8003bd2:	4b73      	ldr	r3, [pc, #460]	; (8003da0 <HAL_RCC_OscConfig+0x28c>)
 8003bd4:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8003bd6:	4b73      	ldr	r3, [pc, #460]	; (8003da4 <HAL_RCC_OscConfig+0x290>)
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	f7fe fb2d 	bl	8002238 <HAL_InitTick>
        if (status != HAL_OK)
 8003bde:	2800      	cmp	r0, #0
 8003be0:	f040 835c 	bne.w	800429c <HAL_RCC_OscConfig+0x788>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003be4:	6823      	ldr	r3, [r4, #0]
 8003be6:	f013 0f01 	tst.w	r3, #1
 8003bea:	f000 808b 	beq.w	8003d04 <HAL_RCC_OscConfig+0x1f0>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003bee:	2d08      	cmp	r5, #8
 8003bf0:	d07f      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x1de>
 8003bf2:	2d0c      	cmp	r5, #12
 8003bf4:	d07b      	beq.n	8003cee <HAL_RCC_OscConfig+0x1da>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bf6:	6863      	ldr	r3, [r4, #4]
 8003bf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bfc:	f000 80a7 	beq.w	8003d4e <HAL_RCC_OscConfig+0x23a>
 8003c00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c04:	f000 80a9 	beq.w	8003d5a <HAL_RCC_OscConfig+0x246>
 8003c08:	4b64      	ldr	r3, [pc, #400]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c18:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c1a:	6863      	ldr	r3, [r4, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80a9 	beq.w	8003d74 <HAL_RCC_OscConfig+0x260>
        tickstart = HAL_GetTick();
 8003c22:	f7fe fb4f 	bl	80022c4 <HAL_GetTick>
 8003c26:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c28:	4b5c      	ldr	r3, [pc, #368]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003c30:	d168      	bne.n	8003d04 <HAL_RCC_OscConfig+0x1f0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c32:	f7fe fb47 	bl	80022c4 <HAL_GetTick>
 8003c36:	1bc0      	subs	r0, r0, r7
 8003c38:	2864      	cmp	r0, #100	; 0x64
 8003c3a:	d9f5      	bls.n	8003c28 <HAL_RCC_OscConfig+0x114>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c3c:	4b57      	ldr	r3, [pc, #348]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003c44:	d1f0      	bne.n	8003c28 <HAL_RCC_OscConfig+0x114>
              return HAL_TIMEOUT;
 8003c46:	2003      	movs	r0, #3
 8003c48:	e328      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003c4a:	4b54      	ldr	r3, [pc, #336]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c50:	091b      	lsrs	r3, r3, #4
 8003c52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c56:	e7a4      	b.n	8003ba2 <HAL_RCC_OscConfig+0x8e>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c58:	f7ff fe98 	bl	800398c <RCC_SetFlashLatencyFromMSIRange>
 8003c5c:	2800      	cmp	r0, #0
 8003c5e:	f040 8316 	bne.w	800428e <HAL_RCC_OscConfig+0x77a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c62:	4b4e      	ldr	r3, [pc, #312]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	f042 0208 	orr.w	r2, r2, #8
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003c72:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003c74:	430a      	orrs	r2, r1
 8003c76:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c78:	685a      	ldr	r2, [r3, #4]
 8003c7a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003c7e:	6a21      	ldr	r1, [r4, #32]
 8003c80:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003c84:	605a      	str	r2, [r3, #4]
 8003c86:	e7a2      	b.n	8003bce <HAL_RCC_OscConfig+0xba>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c88:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003c8a:	f7ff fe7f 	bl	800398c <RCC_SetFlashLatencyFromMSIRange>
 8003c8e:	2800      	cmp	r0, #0
 8003c90:	d09d      	beq.n	8003bce <HAL_RCC_OscConfig+0xba>
              return HAL_ERROR;
 8003c92:	2001      	movs	r0, #1
 8003c94:	e302      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c96:	4b41      	ldr	r3, [pc, #260]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	f042 0208 	orr.w	r2, r2, #8
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003ca6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003cb2:	6a21      	ldr	r1, [r4, #32]
 8003cb4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003cb8:	605a      	str	r2, [r3, #4]
 8003cba:	e793      	b.n	8003be4 <HAL_RCC_OscConfig+0xd0>
        __HAL_RCC_MSI_DISABLE();
 8003cbc:	4a37      	ldr	r2, [pc, #220]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003cbe:	6813      	ldr	r3, [r2, #0]
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003cc6:	f7fe fafd 	bl	80022c4 <HAL_GetTick>
 8003cca:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ccc:	4b33      	ldr	r3, [pc, #204]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f013 0f02 	tst.w	r3, #2
 8003cd4:	d086      	beq.n	8003be4 <HAL_RCC_OscConfig+0xd0>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cd6:	f7fe faf5 	bl	80022c4 <HAL_GetTick>
 8003cda:	1bc0      	subs	r0, r0, r7
 8003cdc:	2802      	cmp	r0, #2
 8003cde:	d9f5      	bls.n	8003ccc <HAL_RCC_OscConfig+0x1b8>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ce0:	4b2e      	ldr	r3, [pc, #184]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f013 0f02 	tst.w	r3, #2
 8003ce8:	d0f0      	beq.n	8003ccc <HAL_RCC_OscConfig+0x1b8>
              return HAL_TIMEOUT;
 8003cea:	2003      	movs	r0, #3
 8003cec:	e2d6      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cee:	2e03      	cmp	r6, #3
 8003cf0:	d181      	bne.n	8003bf6 <HAL_RCC_OscConfig+0xe2>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf2:	4b2a      	ldr	r3, [pc, #168]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003cfa:	d003      	beq.n	8003d04 <HAL_RCC_OscConfig+0x1f0>
 8003cfc:	6863      	ldr	r3, [r4, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 82c7 	beq.w	8004292 <HAL_RCC_OscConfig+0x77e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d04:	6823      	ldr	r3, [r4, #0]
 8003d06:	f013 0f02 	tst.w	r3, #2
 8003d0a:	d060      	beq.n	8003dce <HAL_RCC_OscConfig+0x2ba>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003d0c:	2d04      	cmp	r5, #4
 8003d0e:	d04d      	beq.n	8003dac <HAL_RCC_OscConfig+0x298>
 8003d10:	2d0c      	cmp	r5, #12
 8003d12:	d049      	beq.n	8003da8 <HAL_RCC_OscConfig+0x294>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d14:	68e3      	ldr	r3, [r4, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f000 8090 	beq.w	8003e3c <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_HSI_ENABLE();
 8003d1c:	4a1f      	ldr	r2, [pc, #124]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003d1e:	6813      	ldr	r3, [r2, #0]
 8003d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d24:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003d26:	f7fe facd 	bl	80022c4 <HAL_GetTick>
 8003d2a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d2c:	4b1b      	ldr	r3, [pc, #108]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003d34:	d179      	bne.n	8003e2a <HAL_RCC_OscConfig+0x316>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d36:	f7fe fac5 	bl	80022c4 <HAL_GetTick>
 8003d3a:	1b40      	subs	r0, r0, r5
 8003d3c:	2802      	cmp	r0, #2
 8003d3e:	d9f5      	bls.n	8003d2c <HAL_RCC_OscConfig+0x218>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d40:	4b16      	ldr	r3, [pc, #88]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0x218>
              return HAL_TIMEOUT;
 8003d4a:	2003      	movs	r0, #3
 8003d4c:	e2a6      	b.n	800429c <HAL_RCC_OscConfig+0x788>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d4e:	4a13      	ldr	r2, [pc, #76]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003d50:	6813      	ldr	r3, [r2, #0]
 8003d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d56:	6013      	str	r3, [r2, #0]
 8003d58:	e75f      	b.n	8003c1a <HAL_RCC_OscConfig+0x106>
 8003d5a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d5e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	e752      	b.n	8003c1a <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8003d74:	f7fe faa6 	bl	80022c4 <HAL_GetTick>
 8003d78:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d7a:	4b08      	ldr	r3, [pc, #32]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003d82:	d0bf      	beq.n	8003d04 <HAL_RCC_OscConfig+0x1f0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d84:	f7fe fa9e 	bl	80022c4 <HAL_GetTick>
 8003d88:	1bc0      	subs	r0, r0, r7
 8003d8a:	2864      	cmp	r0, #100	; 0x64
 8003d8c:	d9f5      	bls.n	8003d7a <HAL_RCC_OscConfig+0x266>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d8e:	4b03      	ldr	r3, [pc, #12]	; (8003d9c <HAL_RCC_OscConfig+0x288>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003d96:	d0f0      	beq.n	8003d7a <HAL_RCC_OscConfig+0x266>
              return HAL_TIMEOUT;
 8003d98:	2003      	movs	r0, #3
 8003d9a:	e27f      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	20000024 	.word	0x20000024
 8003da4:	2000002c 	.word	0x2000002c
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003da8:	2e02      	cmp	r6, #2
 8003daa:	d1b3      	bne.n	8003d14 <HAL_RCC_OscConfig+0x200>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dac:	4ba9      	ldr	r3, [pc, #676]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003db4:	d003      	beq.n	8003dbe <HAL_RCC_OscConfig+0x2aa>
 8003db6:	68e3      	ldr	r3, [r4, #12]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 826c 	beq.w	8004296 <HAL_RCC_OscConfig+0x782>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dbe:	4aa5      	ldr	r2, [pc, #660]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003dc0:	6853      	ldr	r3, [r2, #4]
 8003dc2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003dc6:	6921      	ldr	r1, [r4, #16]
 8003dc8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003dcc:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dce:	6823      	ldr	r3, [r4, #0]
 8003dd0:	f013 0f08 	tst.w	r3, #8
 8003dd4:	d070      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x3a4>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dd6:	6963      	ldr	r3, [r4, #20]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d050      	beq.n	8003e7e <HAL_RCC_OscConfig+0x36a>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8003ddc:	69a3      	ldr	r3, [r4, #24]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d145      	bne.n	8003e6e <HAL_RCC_OscConfig+0x35a>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8003de2:	4a9c      	ldr	r2, [pc, #624]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003de4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003de8:	f023 0310 	bic.w	r3, r3, #16
 8003dec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 8003df0:	4a98      	ldr	r2, [pc, #608]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003df2:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003df6:	f043 0301 	orr.w	r3, r3, #1
 8003dfa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003dfe:	f7fe fa61 	bl	80022c4 <HAL_GetTick>
 8003e02:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e04:	4b93      	ldr	r3, [pc, #588]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e0a:	f013 0f02 	tst.w	r3, #2
 8003e0e:	d153      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x3a4>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e10:	f7fe fa58 	bl	80022c4 <HAL_GetTick>
 8003e14:	1b40      	subs	r0, r0, r5
 8003e16:	2807      	cmp	r0, #7
 8003e18:	d9f4      	bls.n	8003e04 <HAL_RCC_OscConfig+0x2f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e1a:	4b8e      	ldr	r3, [pc, #568]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e20:	f013 0f02 	tst.w	r3, #2
 8003e24:	d1ee      	bne.n	8003e04 <HAL_RCC_OscConfig+0x2f0>
            return HAL_TIMEOUT;
 8003e26:	2003      	movs	r0, #3
 8003e28:	e238      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2a:	4a8a      	ldr	r2, [pc, #552]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e2c:	6853      	ldr	r3, [r2, #4]
 8003e2e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003e32:	6921      	ldr	r1, [r4, #16]
 8003e34:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003e38:	6053      	str	r3, [r2, #4]
 8003e3a:	e7c8      	b.n	8003dce <HAL_RCC_OscConfig+0x2ba>
        __HAL_RCC_HSI_DISABLE();
 8003e3c:	4a85      	ldr	r2, [pc, #532]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e3e:	6813      	ldr	r3, [r2, #0]
 8003e40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e44:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003e46:	f7fe fa3d 	bl	80022c4 <HAL_GetTick>
 8003e4a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e4c:	4b81      	ldr	r3, [pc, #516]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003e54:	d0bb      	beq.n	8003dce <HAL_RCC_OscConfig+0x2ba>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e56:	f7fe fa35 	bl	80022c4 <HAL_GetTick>
 8003e5a:	1b40      	subs	r0, r0, r5
 8003e5c:	2802      	cmp	r0, #2
 8003e5e:	d9f5      	bls.n	8003e4c <HAL_RCC_OscConfig+0x338>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e60:	4b7c      	ldr	r3, [pc, #496]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003e68:	d0f0      	beq.n	8003e4c <HAL_RCC_OscConfig+0x338>
              return HAL_TIMEOUT;
 8003e6a:	2003      	movs	r0, #3
 8003e6c:	e216      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8003e6e:	4a79      	ldr	r2, [pc, #484]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e70:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003e74:	f043 0310 	orr.w	r3, r3, #16
 8003e78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8003e7c:	e7b8      	b.n	8003df0 <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_LSI_DISABLE();
 8003e7e:	4a75      	ldr	r2, [pc, #468]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e80:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003e84:	f023 0301 	bic.w	r3, r3, #1
 8003e88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003e8c:	f7fe fa1a 	bl	80022c4 <HAL_GetTick>
 8003e90:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e92:	4b70      	ldr	r3, [pc, #448]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003e94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e98:	f013 0f02 	tst.w	r3, #2
 8003e9c:	d00c      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x3a4>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e9e:	f7fe fa11 	bl	80022c4 <HAL_GetTick>
 8003ea2:	1b40      	subs	r0, r0, r5
 8003ea4:	2807      	cmp	r0, #7
 8003ea6:	d9f4      	bls.n	8003e92 <HAL_RCC_OscConfig+0x37e>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ea8:	4b6a      	ldr	r3, [pc, #424]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003eaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eae:	f013 0f02 	tst.w	r3, #2
 8003eb2:	d0ee      	beq.n	8003e92 <HAL_RCC_OscConfig+0x37e>
            return HAL_TIMEOUT;
 8003eb4:	2003      	movs	r0, #3
 8003eb6:	e1f1      	b.n	800429c <HAL_RCC_OscConfig+0x788>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	f013 0f04 	tst.w	r3, #4
 8003ebe:	f000 80f0 	beq.w	80040a2 <HAL_RCC_OscConfig+0x58e>
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ec2:	4b64      	ldr	r3, [pc, #400]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003eca:	d124      	bne.n	8003f16 <HAL_RCC_OscConfig+0x402>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ecc:	4b61      	ldr	r3, [pc, #388]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003ece:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003ed0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ed4:	659a      	str	r2, [r3, #88]	; 0x58
 8003ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003edc:	9301      	str	r3, [sp, #4]
 8003ede:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003ee0:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ee2:	4b5d      	ldr	r3, [pc, #372]	; (8004058 <HAL_RCC_OscConfig+0x544>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003eea:	d016      	beq.n	8003f1a <HAL_RCC_OscConfig+0x406>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003eec:	68a3      	ldr	r3, [r4, #8]
 8003eee:	f013 0f01 	tst.w	r3, #1
 8003ef2:	d033      	beq.n	8003f5c <HAL_RCC_OscConfig+0x448>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003ef4:	f013 0f04 	tst.w	r3, #4
 8003ef8:	d028      	beq.n	8003f4c <HAL_RCC_OscConfig+0x438>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003efa:	4b56      	ldr	r3, [pc, #344]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003efc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f00:	f042 0204 	orr.w	r2, r2, #4
 8003f04:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f08:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f0c:	f042 0201 	orr.w	r2, r2, #1
 8003f10:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003f14:	e02f      	b.n	8003f76 <HAL_RCC_OscConfig+0x462>
    FlagStatus       pwrclkchanged = RESET;
 8003f16:	2500      	movs	r5, #0
 8003f18:	e7e3      	b.n	8003ee2 <HAL_RCC_OscConfig+0x3ce>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f1a:	4a4f      	ldr	r2, [pc, #316]	; (8004058 <HAL_RCC_OscConfig+0x544>)
 8003f1c:	6813      	ldr	r3, [r2, #0]
 8003f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f22:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003f24:	f7fe f9ce 	bl	80022c4 <HAL_GetTick>
 8003f28:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f2a:	4b4b      	ldr	r3, [pc, #300]	; (8004058 <HAL_RCC_OscConfig+0x544>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003f32:	d1db      	bne.n	8003eec <HAL_RCC_OscConfig+0x3d8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f34:	f7fe f9c6 	bl	80022c4 <HAL_GetTick>
 8003f38:	1b80      	subs	r0, r0, r6
 8003f3a:	2802      	cmp	r0, #2
 8003f3c:	d9f5      	bls.n	8003f2a <HAL_RCC_OscConfig+0x416>
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f3e:	4b46      	ldr	r3, [pc, #280]	; (8004058 <HAL_RCC_OscConfig+0x544>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003f46:	d1f0      	bne.n	8003f2a <HAL_RCC_OscConfig+0x416>
            return HAL_TIMEOUT;
 8003f48:	2003      	movs	r0, #3
 8003f4a:	e1a7      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f4c:	4a41      	ldr	r2, [pc, #260]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003f4e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f52:	f043 0301 	orr.w	r3, r3, #1
 8003f56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f5a:	e00c      	b.n	8003f76 <HAL_RCC_OscConfig+0x462>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f5c:	4b3d      	ldr	r3, [pc, #244]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003f5e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f62:	f022 0201 	bic.w	r2, r2, #1
 8003f66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003f6a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f6e:	f022 0204 	bic.w	r2, r2, #4
 8003f72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f76:	68a3      	ldr	r3, [r4, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d053      	beq.n	8004024 <HAL_RCC_OscConfig+0x510>
      tickstart = HAL_GetTick();
 8003f7c:	f7fe f9a2 	bl	80022c4 <HAL_GetTick>
 8003f80:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f82:	4b34      	ldr	r3, [pc, #208]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f88:	f013 0f02 	tst.w	r3, #2
 8003f8c:	d10e      	bne.n	8003fac <HAL_RCC_OscConfig+0x498>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f8e:	f7fe f999 	bl	80022c4 <HAL_GetTick>
 8003f92:	1b80      	subs	r0, r0, r6
 8003f94:	f241 3388 	movw	r3, #5000	; 0x1388
 8003f98:	4298      	cmp	r0, r3
 8003f9a:	d9f2      	bls.n	8003f82 <HAL_RCC_OscConfig+0x46e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f9c:	4b2d      	ldr	r3, [pc, #180]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa2:	f013 0f02 	tst.w	r3, #2
 8003fa6:	d1ec      	bne.n	8003f82 <HAL_RCC_OscConfig+0x46e>
            return HAL_TIMEOUT;
 8003fa8:	2003      	movs	r0, #3
 8003faa:	e177      	b.n	800429c <HAL_RCC_OscConfig+0x788>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003fac:	68a3      	ldr	r3, [r4, #8]
 8003fae:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003fb2:	d01b      	beq.n	8003fec <HAL_RCC_OscConfig+0x4d8>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003fb4:	4a27      	ldr	r2, [pc, #156]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003fb6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003fc2:	4b24      	ldr	r3, [pc, #144]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc8:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003fcc:	d168      	bne.n	80040a0 <HAL_RCC_OscConfig+0x58c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fce:	f7fe f979 	bl	80022c4 <HAL_GetTick>
 8003fd2:	1b80      	subs	r0, r0, r6
 8003fd4:	f241 3388 	movw	r3, #5000	; 0x1388
 8003fd8:	4298      	cmp	r0, r3
 8003fda:	d9f2      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x4ae>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003fdc:	4b1d      	ldr	r3, [pc, #116]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003fe6:	d1ec      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x4ae>
              return HAL_TIMEOUT;
 8003fe8:	2003      	movs	r0, #3
 8003fea:	e157      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003fec:	4a19      	ldr	r2, [pc, #100]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003fee:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ff2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ff6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003ffa:	4b16      	ldr	r3, [pc, #88]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8003ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004000:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004004:	d04c      	beq.n	80040a0 <HAL_RCC_OscConfig+0x58c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004006:	f7fe f95d 	bl	80022c4 <HAL_GetTick>
 800400a:	1b80      	subs	r0, r0, r6
 800400c:	f241 3388 	movw	r3, #5000	; 0x1388
 8004010:	4298      	cmp	r0, r3
 8004012:	d9f2      	bls.n	8003ffa <HAL_RCC_OscConfig+0x4e6>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004014:	4b0f      	ldr	r3, [pc, #60]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8004016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800401a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800401e:	d0ec      	beq.n	8003ffa <HAL_RCC_OscConfig+0x4e6>
              return HAL_TIMEOUT;
 8004020:	2003      	movs	r0, #3
 8004022:	e13b      	b.n	800429c <HAL_RCC_OscConfig+0x788>
      tickstart = HAL_GetTick();
 8004024:	f7fe f94e 	bl	80022c4 <HAL_GetTick>
 8004028:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800402a:	4b0a      	ldr	r3, [pc, #40]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 800402c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004030:	f013 0f02 	tst.w	r3, #2
 8004034:	d012      	beq.n	800405c <HAL_RCC_OscConfig+0x548>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fe f945 	bl	80022c4 <HAL_GetTick>
 800403a:	1b80      	subs	r0, r0, r6
 800403c:	f241 3388 	movw	r3, #5000	; 0x1388
 8004040:	4298      	cmp	r0, r3
 8004042:	d9f2      	bls.n	800402a <HAL_RCC_OscConfig+0x516>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004044:	4b03      	ldr	r3, [pc, #12]	; (8004054 <HAL_RCC_OscConfig+0x540>)
 8004046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404a:	f013 0f02 	tst.w	r3, #2
 800404e:	d0ec      	beq.n	800402a <HAL_RCC_OscConfig+0x516>
            return HAL_TIMEOUT;
 8004050:	2003      	movs	r0, #3
 8004052:	e123      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 8004054:	40021000 	.word	0x40021000
 8004058:	40007000 	.word	0x40007000
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800405c:	4b97      	ldr	r3, [pc, #604]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800405e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004062:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004066:	d01b      	beq.n	80040a0 <HAL_RCC_OscConfig+0x58c>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004068:	4a94      	ldr	r2, [pc, #592]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800406a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800406e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004072:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004076:	4b91      	ldr	r3, [pc, #580]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 8004078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004080:	d00e      	beq.n	80040a0 <HAL_RCC_OscConfig+0x58c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004082:	f7fe f91f 	bl	80022c4 <HAL_GetTick>
 8004086:	1b80      	subs	r0, r0, r6
 8004088:	f241 3388 	movw	r3, #5000	; 0x1388
 800408c:	4298      	cmp	r0, r3
 800408e:	d9f2      	bls.n	8004076 <HAL_RCC_OscConfig+0x562>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004090:	4b8a      	ldr	r3, [pc, #552]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 8004092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004096:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800409a:	d0ec      	beq.n	8004076 <HAL_RCC_OscConfig+0x562>
              return HAL_TIMEOUT;
 800409c:	2003      	movs	r0, #3
 800409e:	e0fd      	b.n	800429c <HAL_RCC_OscConfig+0x788>
    if (pwrclkchanged == SET)
 80040a0:	bb15      	cbnz	r5, 80040e8 <HAL_RCC_OscConfig+0x5d4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	f013 0f20 	tst.w	r3, #32
 80040a8:	d041      	beq.n	800412e <HAL_RCC_OscConfig+0x61a>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80040aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80040ac:	b313      	cbz	r3, 80040f4 <HAL_RCC_OscConfig+0x5e0>
      __HAL_RCC_HSI48_ENABLE();
 80040ae:	4a83      	ldr	r2, [pc, #524]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 80040b0:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80040b4:	f043 0301 	orr.w	r3, r3, #1
 80040b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80040bc:	f7fe f902 	bl	80022c4 <HAL_GetTick>
 80040c0:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040c2:	4b7e      	ldr	r3, [pc, #504]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 80040c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040c8:	f013 0f02 	tst.w	r3, #2
 80040cc:	d12f      	bne.n	800412e <HAL_RCC_OscConfig+0x61a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040ce:	f7fe f8f9 	bl	80022c4 <HAL_GetTick>
 80040d2:	1b40      	subs	r0, r0, r5
 80040d4:	2802      	cmp	r0, #2
 80040d6:	d9f4      	bls.n	80040c2 <HAL_RCC_OscConfig+0x5ae>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040d8:	4b78      	ldr	r3, [pc, #480]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 80040da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040de:	f013 0f02 	tst.w	r3, #2
 80040e2:	d1ee      	bne.n	80040c2 <HAL_RCC_OscConfig+0x5ae>
            return HAL_TIMEOUT;
 80040e4:	2003      	movs	r0, #3
 80040e6:	e0d9      	b.n	800429c <HAL_RCC_OscConfig+0x788>
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e8:	4a74      	ldr	r2, [pc, #464]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 80040ea:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80040ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040f0:	6593      	str	r3, [r2, #88]	; 0x58
 80040f2:	e7d6      	b.n	80040a2 <HAL_RCC_OscConfig+0x58e>
      __HAL_RCC_HSI48_DISABLE();
 80040f4:	4a71      	ldr	r2, [pc, #452]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 80040f6:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004102:	f7fe f8df 	bl	80022c4 <HAL_GetTick>
 8004106:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004108:	4b6c      	ldr	r3, [pc, #432]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800410a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800410e:	f013 0f02 	tst.w	r3, #2
 8004112:	d00c      	beq.n	800412e <HAL_RCC_OscConfig+0x61a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004114:	f7fe f8d6 	bl	80022c4 <HAL_GetTick>
 8004118:	1b40      	subs	r0, r0, r5
 800411a:	2802      	cmp	r0, #2
 800411c:	d9f4      	bls.n	8004108 <HAL_RCC_OscConfig+0x5f4>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800411e:	4b67      	ldr	r3, [pc, #412]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 8004120:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004124:	f013 0f02 	tst.w	r3, #2
 8004128:	d0ee      	beq.n	8004108 <HAL_RCC_OscConfig+0x5f4>
            return HAL_TIMEOUT;
 800412a:	2003      	movs	r0, #3
 800412c:	e0b6      	b.n	800429c <HAL_RCC_OscConfig+0x788>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800412e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 80b2 	beq.w	800429a <HAL_RCC_OscConfig+0x786>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004136:	4a61      	ldr	r2, [pc, #388]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 8004138:	6892      	ldr	r2, [r2, #8]
 800413a:	f002 020c 	and.w	r2, r2, #12
 800413e:	2a0c      	cmp	r2, #12
 8004140:	d073      	beq.n	800422a <HAL_RCC_OscConfig+0x716>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004142:	2b02      	cmp	r3, #2
 8004144:	d018      	beq.n	8004178 <HAL_RCC_OscConfig+0x664>
        __HAL_RCC_PLL_DISABLE();
 8004146:	4a5d      	ldr	r2, [pc, #372]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 8004148:	6813      	ldr	r3, [r2, #0]
 800414a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800414e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004150:	f7fe f8b8 	bl	80022c4 <HAL_GetTick>
 8004154:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004156:	4b59      	ldr	r3, [pc, #356]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800415e:	d05d      	beq.n	800421c <HAL_RCC_OscConfig+0x708>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004160:	f7fe f8b0 	bl	80022c4 <HAL_GetTick>
 8004164:	1b00      	subs	r0, r0, r4
 8004166:	2802      	cmp	r0, #2
 8004168:	d9f5      	bls.n	8004156 <HAL_RCC_OscConfig+0x642>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800416a:	4b54      	ldr	r3, [pc, #336]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x642>
              return HAL_TIMEOUT;
 8004174:	2003      	movs	r0, #3
 8004176:	e091      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_PLL_DISABLE();
 8004178:	4a50      	ldr	r2, [pc, #320]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800417a:	6813      	ldr	r3, [r2, #0]
 800417c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004180:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004182:	f7fe f89f 	bl	80022c4 <HAL_GetTick>
 8004186:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004188:	4b4c      	ldr	r3, [pc, #304]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004190:	d00b      	beq.n	80041aa <HAL_RCC_OscConfig+0x696>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004192:	f7fe f897 	bl	80022c4 <HAL_GetTick>
 8004196:	1b40      	subs	r0, r0, r5
 8004198:	2802      	cmp	r0, #2
 800419a:	d9f5      	bls.n	8004188 <HAL_RCC_OscConfig+0x674>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800419c:	4b47      	ldr	r3, [pc, #284]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80041a4:	d0f0      	beq.n	8004188 <HAL_RCC_OscConfig+0x674>
              return HAL_TIMEOUT;
 80041a6:	2003      	movs	r0, #3
 80041a8:	e078      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041aa:	4a44      	ldr	r2, [pc, #272]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 80041ac:	68d3      	ldr	r3, [r2, #12]
 80041ae:	4944      	ldr	r1, [pc, #272]	; (80042c0 <HAL_RCC_OscConfig+0x7ac>)
 80041b0:	4019      	ands	r1, r3
 80041b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80041b4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80041b6:	3801      	subs	r0, #1
 80041b8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80041bc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80041be:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80041c2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80041c4:	0840      	lsrs	r0, r0, #1
 80041c6:	3801      	subs	r0, #1
 80041c8:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 80041cc:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80041ce:	0840      	lsrs	r0, r0, #1
 80041d0:	3801      	subs	r0, #1
 80041d2:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80041d6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80041d8:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 80041dc:	4319      	orrs	r1, r3
 80041de:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80041e0:	6813      	ldr	r3, [r2, #0]
 80041e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041e6:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041e8:	68d3      	ldr	r3, [r2, #12]
 80041ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041ee:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80041f0:	f7fe f868 	bl	80022c4 <HAL_GetTick>
 80041f4:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041f6:	4b31      	ldr	r3, [pc, #196]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80041fe:	d10b      	bne.n	8004218 <HAL_RCC_OscConfig+0x704>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004200:	f7fe f860 	bl	80022c4 <HAL_GetTick>
 8004204:	1b00      	subs	r0, r0, r4
 8004206:	2802      	cmp	r0, #2
 8004208:	d9f5      	bls.n	80041f6 <HAL_RCC_OscConfig+0x6e2>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800420a:	4b2c      	ldr	r3, [pc, #176]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004212:	d1f0      	bne.n	80041f6 <HAL_RCC_OscConfig+0x6e2>
              return HAL_TIMEOUT;
 8004214:	2003      	movs	r0, #3
 8004216:	e041      	b.n	800429c <HAL_RCC_OscConfig+0x788>
  return HAL_OK;
 8004218:	2000      	movs	r0, #0
 800421a:	e03f      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800421c:	4a27      	ldr	r2, [pc, #156]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 800421e:	68d1      	ldr	r1, [r2, #12]
 8004220:	4b28      	ldr	r3, [pc, #160]	; (80042c4 <HAL_RCC_OscConfig+0x7b0>)
 8004222:	400b      	ands	r3, r1
 8004224:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8004226:	2000      	movs	r0, #0
 8004228:	e038      	b.n	800429c <HAL_RCC_OscConfig+0x788>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 800422a:	2b01      	cmp	r3, #1
 800422c:	d038      	beq.n	80042a0 <HAL_RCC_OscConfig+0x78c>
        pll_config = RCC->PLLCFGR;
 800422e:	4b23      	ldr	r3, [pc, #140]	; (80042bc <HAL_RCC_OscConfig+0x7a8>)
 8004230:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004232:	f003 0103 	and.w	r1, r3, #3
 8004236:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004238:	4291      	cmp	r1, r2
 800423a:	d133      	bne.n	80042a4 <HAL_RCC_OscConfig+0x790>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800423c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004242:	3901      	subs	r1, #1
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004244:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004248:	d12e      	bne.n	80042a8 <HAL_RCC_OscConfig+0x794>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800424a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800424e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004250:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004254:	d12a      	bne.n	80042ac <HAL_RCC_OscConfig+0x798>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004256:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800425a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800425c:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8004260:	d126      	bne.n	80042b0 <HAL_RCC_OscConfig+0x79c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004262:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8004266:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004268:	0852      	lsrs	r2, r2, #1
 800426a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800426c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004270:	d120      	bne.n	80042b4 <HAL_RCC_OscConfig+0x7a0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004272:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8004276:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004278:	0852      	lsrs	r2, r2, #1
 800427a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800427c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8004280:	d11a      	bne.n	80042b8 <HAL_RCC_OscConfig+0x7a4>
  return HAL_OK;
 8004282:	2000      	movs	r0, #0
 8004284:	e00a      	b.n	800429c <HAL_RCC_OscConfig+0x788>
    return HAL_ERROR;
 8004286:	2001      	movs	r0, #1
}
 8004288:	4770      	bx	lr
        return HAL_ERROR;
 800428a:	2001      	movs	r0, #1
 800428c:	e006      	b.n	800429c <HAL_RCC_OscConfig+0x788>
            return HAL_ERROR;
 800428e:	2001      	movs	r0, #1
 8004290:	e004      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        return HAL_ERROR;
 8004292:	2001      	movs	r0, #1
 8004294:	e002      	b.n	800429c <HAL_RCC_OscConfig+0x788>
        return HAL_ERROR;
 8004296:	2001      	movs	r0, #1
 8004298:	e000      	b.n	800429c <HAL_RCC_OscConfig+0x788>
  return HAL_OK;
 800429a:	2000      	movs	r0, #0
}
 800429c:	b003      	add	sp, #12
 800429e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 80042a0:	2001      	movs	r0, #1
 80042a2:	e7fb      	b.n	800429c <HAL_RCC_OscConfig+0x788>
          return HAL_ERROR;
 80042a4:	2001      	movs	r0, #1
 80042a6:	e7f9      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 80042a8:	2001      	movs	r0, #1
 80042aa:	e7f7      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 80042ac:	2001      	movs	r0, #1
 80042ae:	e7f5      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 80042b0:	2001      	movs	r0, #1
 80042b2:	e7f3      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 80042b4:	2001      	movs	r0, #1
 80042b6:	e7f1      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 80042b8:	2001      	movs	r0, #1
 80042ba:	e7ef      	b.n	800429c <HAL_RCC_OscConfig+0x788>
 80042bc:	40021000 	.word	0x40021000
 80042c0:	019f800c 	.word	0x019f800c
 80042c4:	feeefffc 	.word	0xfeeefffc

080042c8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80042c8:	2800      	cmp	r0, #0
 80042ca:	f000 80e9 	beq.w	80044a0 <HAL_RCC_ClockConfig+0x1d8>
{
 80042ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d0:	460d      	mov	r5, r1
 80042d2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042d4:	4b76      	ldr	r3, [pc, #472]	; (80044b0 <HAL_RCC_ClockConfig+0x1e8>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 030f 	and.w	r3, r3, #15
 80042dc:	428b      	cmp	r3, r1
 80042de:	d20b      	bcs.n	80042f8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e0:	4a73      	ldr	r2, [pc, #460]	; (80044b0 <HAL_RCC_ClockConfig+0x1e8>)
 80042e2:	6813      	ldr	r3, [r2, #0]
 80042e4:	f023 030f 	bic.w	r3, r3, #15
 80042e8:	430b      	orrs	r3, r1
 80042ea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ec:	6813      	ldr	r3, [r2, #0]
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	428b      	cmp	r3, r1
 80042f4:	f040 80d6 	bne.w	80044a4 <HAL_RCC_ClockConfig+0x1dc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	f013 0f02 	tst.w	r3, #2
 80042fe:	d00c      	beq.n	800431a <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004300:	68a2      	ldr	r2, [r4, #8]
 8004302:	4b6c      	ldr	r3, [pc, #432]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800430a:	429a      	cmp	r2, r3
 800430c:	d905      	bls.n	800431a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800430e:	4969      	ldr	r1, [pc, #420]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004310:	688b      	ldr	r3, [r1, #8]
 8004312:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004316:	431a      	orrs	r2, r3
 8004318:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	f013 0f01 	tst.w	r3, #1
 8004320:	d076      	beq.n	8004410 <HAL_RCC_ClockConfig+0x148>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004322:	6863      	ldr	r3, [r4, #4]
 8004324:	2b03      	cmp	r3, #3
 8004326:	d00d      	beq.n	8004344 <HAL_RCC_ClockConfig+0x7c>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004328:	2b02      	cmp	r3, #2
 800432a:	d025      	beq.n	8004378 <HAL_RCC_ClockConfig+0xb0>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800432c:	2b00      	cmp	r3, #0
 800432e:	d13c      	bne.n	80043aa <HAL_RCC_ClockConfig+0xe2>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004330:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004334:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f013 0f02 	tst.w	r3, #2
 800433e:	d121      	bne.n	8004384 <HAL_RCC_ClockConfig+0xbc>
          return HAL_ERROR;
 8004340:	2001      	movs	r0, #1
 8004342:	e0a6      	b.n	8004492 <HAL_RCC_ClockConfig+0x1ca>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004344:	4b5b      	ldr	r3, [pc, #364]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800434c:	d101      	bne.n	8004352 <HAL_RCC_ClockConfig+0x8a>
        return HAL_ERROR;
 800434e:	2001      	movs	r0, #1
 8004350:	e09f      	b.n	8004492 <HAL_RCC_ClockConfig+0x1ca>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004352:	f7ff fad5 	bl	8003900 <RCC_GetSysClockFreqFromPLLSource>
      if (pllfreq > 80000000U)
 8004356:	4b58      	ldr	r3, [pc, #352]	; (80044b8 <HAL_RCC_ClockConfig+0x1f0>)
 8004358:	4298      	cmp	r0, r3
 800435a:	d92d      	bls.n	80043b8 <HAL_RCC_ClockConfig+0xf0>
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800435c:	4b55      	ldr	r3, [pc, #340]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8004364:	d12a      	bne.n	80043bc <HAL_RCC_ClockConfig+0xf4>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004366:	4a53      	ldr	r2, [pc, #332]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004368:	6893      	ldr	r3, [r2, #8]
 800436a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800436e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004372:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004374:	2780      	movs	r7, #128	; 0x80
 8004376:	e024      	b.n	80043c2 <HAL_RCC_ClockConfig+0xfa>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004378:	4b4e      	ldr	r3, [pc, #312]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004380:	f000 8092 	beq.w	80044a8 <HAL_RCC_ClockConfig+0x1e0>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004384:	f7ff fb4c 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
      if (pllfreq > 80000000U)
 8004388:	4b4b      	ldr	r3, [pc, #300]	; (80044b8 <HAL_RCC_ClockConfig+0x1f0>)
 800438a:	4298      	cmp	r0, r3
 800438c:	d918      	bls.n	80043c0 <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800438e:	4b49      	ldr	r3, [pc, #292]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8004396:	d137      	bne.n	8004408 <HAL_RCC_ClockConfig+0x140>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004398:	4a46      	ldr	r2, [pc, #280]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 800439a:	6893      	ldr	r3, [r2, #8]
 800439c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043a4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80043a6:	2780      	movs	r7, #128	; 0x80
 80043a8:	e00b      	b.n	80043c2 <HAL_RCC_ClockConfig+0xfa>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043aa:	4b42      	ldr	r3, [pc, #264]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80043b2:	d1e7      	bne.n	8004384 <HAL_RCC_ClockConfig+0xbc>
          return HAL_ERROR;
 80043b4:	2001      	movs	r0, #1
 80043b6:	e06c      	b.n	8004492 <HAL_RCC_ClockConfig+0x1ca>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80043b8:	2700      	movs	r7, #0
 80043ba:	e002      	b.n	80043c2 <HAL_RCC_ClockConfig+0xfa>
 80043bc:	2700      	movs	r7, #0
 80043be:	e000      	b.n	80043c2 <HAL_RCC_ClockConfig+0xfa>
 80043c0:	2700      	movs	r7, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043c2:	4a3c      	ldr	r2, [pc, #240]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 80043c4:	6893      	ldr	r3, [r2, #8]
 80043c6:	f023 0303 	bic.w	r3, r3, #3
 80043ca:	6861      	ldr	r1, [r4, #4]
 80043cc:	430b      	orrs	r3, r1
 80043ce:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80043d0:	f7fd ff78 	bl	80022c4 <HAL_GetTick>
 80043d4:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d6:	4b37      	ldr	r3, [pc, #220]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	6862      	ldr	r2, [r4, #4]
 80043e0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80043e4:	d012      	beq.n	800440c <HAL_RCC_ClockConfig+0x144>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e6:	f7fd ff6d 	bl	80022c4 <HAL_GetTick>
 80043ea:	1b80      	subs	r0, r0, r6
 80043ec:	f241 3388 	movw	r3, #5000	; 0x1388
 80043f0:	4298      	cmp	r0, r3
 80043f2:	d9f0      	bls.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f4:	4b2f      	ldr	r3, [pc, #188]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f003 030c 	and.w	r3, r3, #12
 80043fc:	6862      	ldr	r2, [r4, #4]
 80043fe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004402:	d0e8      	beq.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
          return HAL_TIMEOUT;
 8004404:	2003      	movs	r0, #3
 8004406:	e044      	b.n	8004492 <HAL_RCC_ClockConfig+0x1ca>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004408:	2700      	movs	r7, #0
 800440a:	e7da      	b.n	80043c2 <HAL_RCC_ClockConfig+0xfa>
  if(hpre == RCC_SYSCLK_DIV2)
 800440c:	2f00      	cmp	r7, #0
 800440e:	d141      	bne.n	8004494 <HAL_RCC_ClockConfig+0x1cc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	f013 0f02 	tst.w	r3, #2
 8004416:	d00c      	beq.n	8004432 <HAL_RCC_ClockConfig+0x16a>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004418:	68a2      	ldr	r2, [r4, #8]
 800441a:	4b26      	ldr	r3, [pc, #152]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004422:	429a      	cmp	r2, r3
 8004424:	d205      	bcs.n	8004432 <HAL_RCC_ClockConfig+0x16a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004426:	4923      	ldr	r1, [pc, #140]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004428:	688b      	ldr	r3, [r1, #8]
 800442a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800442e:	431a      	orrs	r2, r3
 8004430:	608a      	str	r2, [r1, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004432:	4b1f      	ldr	r3, [pc, #124]	; (80044b0 <HAL_RCC_ClockConfig+0x1e8>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 030f 	and.w	r3, r3, #15
 800443a:	42ab      	cmp	r3, r5
 800443c:	d90a      	bls.n	8004454 <HAL_RCC_ClockConfig+0x18c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800443e:	4a1c      	ldr	r2, [pc, #112]	; (80044b0 <HAL_RCC_ClockConfig+0x1e8>)
 8004440:	6813      	ldr	r3, [r2, #0]
 8004442:	f023 030f 	bic.w	r3, r3, #15
 8004446:	432b      	orrs	r3, r5
 8004448:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	6813      	ldr	r3, [r2, #0]
 800444c:	f003 030f 	and.w	r3, r3, #15
 8004450:	42ab      	cmp	r3, r5
 8004452:	d12b      	bne.n	80044ac <HAL_RCC_ClockConfig+0x1e4>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004454:	6823      	ldr	r3, [r4, #0]
 8004456:	f013 0f04 	tst.w	r3, #4
 800445a:	d006      	beq.n	800446a <HAL_RCC_ClockConfig+0x1a2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800445c:	4a15      	ldr	r2, [pc, #84]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 800445e:	6893      	ldr	r3, [r2, #8]
 8004460:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004464:	68e1      	ldr	r1, [r4, #12]
 8004466:	430b      	orrs	r3, r1
 8004468:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	f013 0f08 	tst.w	r3, #8
 8004470:	d007      	beq.n	8004482 <HAL_RCC_ClockConfig+0x1ba>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004472:	4a10      	ldr	r2, [pc, #64]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004474:	6893      	ldr	r3, [r2, #8]
 8004476:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800447a:	6921      	ldr	r1, [r4, #16]
 800447c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004480:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004482:	f7ff fb37 	bl	8003af4 <HAL_RCC_GetHCLKFreq>
 8004486:	4b0d      	ldr	r3, [pc, #52]	; (80044bc <HAL_RCC_ClockConfig+0x1f4>)
 8004488:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 800448a:	4b0d      	ldr	r3, [pc, #52]	; (80044c0 <HAL_RCC_ClockConfig+0x1f8>)
 800448c:	6818      	ldr	r0, [r3, #0]
 800448e:	f7fd fed3 	bl	8002238 <HAL_InitTick>
}
 8004492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004494:	4a07      	ldr	r2, [pc, #28]	; (80044b4 <HAL_RCC_ClockConfig+0x1ec>)
 8004496:	6893      	ldr	r3, [r2, #8]
 8004498:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800449c:	6093      	str	r3, [r2, #8]
 800449e:	e7b7      	b.n	8004410 <HAL_RCC_ClockConfig+0x148>
    return HAL_ERROR;
 80044a0:	2001      	movs	r0, #1
}
 80044a2:	4770      	bx	lr
      return HAL_ERROR;
 80044a4:	2001      	movs	r0, #1
 80044a6:	e7f4      	b.n	8004492 <HAL_RCC_ClockConfig+0x1ca>
          return HAL_ERROR;
 80044a8:	2001      	movs	r0, #1
 80044aa:	e7f2      	b.n	8004492 <HAL_RCC_ClockConfig+0x1ca>
      return HAL_ERROR;
 80044ac:	2001      	movs	r0, #1
 80044ae:	e7f0      	b.n	8004492 <HAL_RCC_ClockConfig+0x1ca>
 80044b0:	40022000 	.word	0x40022000
 80044b4:	40021000 	.word	0x40021000
 80044b8:	04c4b400 	.word	0x04c4b400
 80044bc:	20000024 	.word	0x20000024
 80044c0:	2000002c 	.word	0x2000002c

080044c4 <HAL_RCC_GetPCLK1Freq>:
{
 80044c4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044c6:	f7ff fb15 	bl	8003af4 <HAL_RCC_GetHCLKFreq>
 80044ca:	4b04      	ldr	r3, [pc, #16]	; (80044dc <HAL_RCC_GetPCLK1Freq+0x18>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80044d2:	4a03      	ldr	r2, [pc, #12]	; (80044e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80044d4:	5cd3      	ldrb	r3, [r2, r3]
}
 80044d6:	40d8      	lsrs	r0, r3
 80044d8:	bd08      	pop	{r3, pc}
 80044da:	bf00      	nop
 80044dc:	40021000 	.word	0x40021000
 80044e0:	08008bc0 	.word	0x08008bc0

080044e4 <HAL_RCC_GetPCLK2Freq>:
{
 80044e4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044e6:	f7ff fb05 	bl	8003af4 <HAL_RCC_GetHCLKFreq>
 80044ea:	4b04      	ldr	r3, [pc, #16]	; (80044fc <HAL_RCC_GetPCLK2Freq+0x18>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80044f2:	4a03      	ldr	r2, [pc, #12]	; (8004500 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80044f4:	5cd3      	ldrb	r3, [r2, r3]
}
 80044f6:	40d8      	lsrs	r0, r3
 80044f8:	bd08      	pop	{r3, pc}
 80044fa:	bf00      	nop
 80044fc:	40021000 	.word	0x40021000
 8004500:	08008bc0 	.word	0x08008bc0

08004504 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8004504:	b570      	push	{r4, r5, r6, lr}
 8004506:	4604      	mov	r4, r0
 8004508:	460e      	mov	r6, r1
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 800450a:	6803      	ldr	r3, [r0, #0]
 800450c:	2b02      	cmp	r3, #2
 800450e:	d051      	beq.n	80045b4 <RCCEx_PLLSAI2_Config+0xb0>
 8004510:	2b03      	cmp	r3, #3
 8004512:	d056      	beq.n	80045c2 <RCCEx_PLLSAI2_Config+0xbe>
 8004514:	2b01      	cmp	r3, #1
 8004516:	d001      	beq.n	800451c <RCCEx_PLLSAI2_Config+0x18>
 8004518:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 800451a:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800451c:	4b2f      	ldr	r3, [pc, #188]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f013 0f02 	tst.w	r3, #2
 8004524:	d054      	beq.n	80045d0 <RCCEx_PLLSAI2_Config+0xcc>
    __HAL_RCC_PLLSAI2_DISABLE();
 8004526:	4a2d      	ldr	r2, [pc, #180]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 8004528:	6813      	ldr	r3, [r2, #0]
 800452a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800452e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004530:	f7fd fec8 	bl	80022c4 <HAL_GetTick>
 8004534:	4605      	mov	r5, r0
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004536:	4b29      	ldr	r3, [pc, #164]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800453e:	d009      	beq.n	8004554 <RCCEx_PLLSAI2_Config+0x50>
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004540:	f7fd fec0 	bl	80022c4 <HAL_GetTick>
 8004544:	1b43      	subs	r3, r0, r5
 8004546:	2b02      	cmp	r3, #2
 8004548:	d9f5      	bls.n	8004536 <RCCEx_PLLSAI2_Config+0x32>
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800454a:	4b24      	ldr	r3, [pc, #144]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004552:	d13f      	bne.n	80045d4 <RCCEx_PLLSAI2_Config+0xd0>
      if (Divider == DIVIDER_P_UPDATE)
 8004554:	b986      	cbnz	r6, 8004578 <RCCEx_PLLSAI2_Config+0x74>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004556:	4821      	ldr	r0, [pc, #132]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 8004558:	6943      	ldr	r3, [r0, #20]
 800455a:	4a21      	ldr	r2, [pc, #132]	; (80045e0 <RCCEx_PLLSAI2_Config+0xdc>)
 800455c:	401a      	ands	r2, r3
 800455e:	68a1      	ldr	r1, [r4, #8]
 8004560:	68e3      	ldr	r3, [r4, #12]
 8004562:	06db      	lsls	r3, r3, #27
 8004564:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004568:	6861      	ldr	r1, [r4, #4]
 800456a:	3901      	subs	r1, #1
 800456c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8004570:	6821      	ldr	r1, [r4, #0]
 8004572:	430b      	orrs	r3, r1
 8004574:	431a      	orrs	r2, r3
 8004576:	6142      	str	r2, [r0, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8004578:	4a18      	ldr	r2, [pc, #96]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 800457a:	6813      	ldr	r3, [r2, #0]
 800457c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004580:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004582:	f7fd fe9f 	bl	80022c4 <HAL_GetTick>
 8004586:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004588:	4b14      	ldr	r3, [pc, #80]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004590:	d109      	bne.n	80045a6 <RCCEx_PLLSAI2_Config+0xa2>
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004592:	f7fd fe97 	bl	80022c4 <HAL_GetTick>
 8004596:	1b43      	subs	r3, r0, r5
 8004598:	2b02      	cmp	r3, #2
 800459a:	d9f5      	bls.n	8004588 <RCCEx_PLLSAI2_Config+0x84>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800459c:	4b0f      	ldr	r3, [pc, #60]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80045a4:	d018      	beq.n	80045d8 <RCCEx_PLLSAI2_Config+0xd4>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 80045a6:	4a0d      	ldr	r2, [pc, #52]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 80045a8:	6953      	ldr	r3, [r2, #20]
 80045aa:	6921      	ldr	r1, [r4, #16]
 80045ac:	430b      	orrs	r3, r1
 80045ae:	6153      	str	r3, [r2, #20]
 80045b0:	2000      	movs	r0, #0
 80045b2:	e7b2      	b.n	800451a <RCCEx_PLLSAI2_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045b4:	4b09      	ldr	r3, [pc, #36]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80045bc:	d1b3      	bne.n	8004526 <RCCEx_PLLSAI2_Config+0x22>
        status = HAL_ERROR;
 80045be:	2001      	movs	r0, #1
 80045c0:	e7ab      	b.n	800451a <RCCEx_PLLSAI2_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80045c2:	4b06      	ldr	r3, [pc, #24]	; (80045dc <RCCEx_PLLSAI2_Config+0xd8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f413 2fc0 	tst.w	r3, #393216	; 0x60000
 80045ca:	d1ac      	bne.n	8004526 <RCCEx_PLLSAI2_Config+0x22>
        status = HAL_ERROR;
 80045cc:	2001      	movs	r0, #1
 80045ce:	e7a4      	b.n	800451a <RCCEx_PLLSAI2_Config+0x16>
        status = HAL_ERROR;
 80045d0:	2001      	movs	r0, #1
 80045d2:	e7a2      	b.n	800451a <RCCEx_PLLSAI2_Config+0x16>
          status = HAL_TIMEOUT;
 80045d4:	2003      	movs	r0, #3
 80045d6:	e7a0      	b.n	800451a <RCCEx_PLLSAI2_Config+0x16>
            status = HAL_TIMEOUT;
 80045d8:	2003      	movs	r0, #3
 80045da:	e79e      	b.n	800451a <RCCEx_PLLSAI2_Config+0x16>
 80045dc:	40021000 	.word	0x40021000
 80045e0:	07ff800c 	.word	0x07ff800c

080045e4 <RCCEx_PLLSAI1_Config>:
{
 80045e4:	b570      	push	{r4, r5, r6, lr}
 80045e6:	4604      	mov	r4, r0
 80045e8:	460e      	mov	r6, r1
  switch (pPllSai1->PLLSAI1Source)
 80045ea:	6803      	ldr	r3, [r0, #0]
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d052      	beq.n	8004696 <RCCEx_PLLSAI1_Config+0xb2>
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d057      	beq.n	80046a4 <RCCEx_PLLSAI1_Config+0xc0>
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d001      	beq.n	80045fc <RCCEx_PLLSAI1_Config+0x18>
 80045f8:	2001      	movs	r0, #1
}
 80045fa:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045fc:	4b45      	ldr	r3, [pc, #276]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f013 0f02 	tst.w	r3, #2
 8004604:	d07f      	beq.n	8004706 <RCCEx_PLLSAI1_Config+0x122>
    __HAL_RCC_PLLSAI1_DISABLE();
 8004606:	4a43      	ldr	r2, [pc, #268]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 8004608:	6813      	ldr	r3, [r2, #0]
 800460a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800460e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004610:	f7fd fe58 	bl	80022c4 <HAL_GetTick>
 8004614:	4605      	mov	r5, r0
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004616:	4b3f      	ldr	r3, [pc, #252]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800461e:	d009      	beq.n	8004634 <RCCEx_PLLSAI1_Config+0x50>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004620:	f7fd fe50 	bl	80022c4 <HAL_GetTick>
 8004624:	1b43      	subs	r3, r0, r5
 8004626:	2b02      	cmp	r3, #2
 8004628:	d9f5      	bls.n	8004616 <RCCEx_PLLSAI1_Config+0x32>
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800462a:	4b3a      	ldr	r3, [pc, #232]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004632:	d16a      	bne.n	800470a <RCCEx_PLLSAI1_Config+0x126>
      if (Divider == DIVIDER_P_UPDATE)
 8004634:	2e00      	cmp	r6, #0
 8004636:	d13c      	bne.n	80046b2 <RCCEx_PLLSAI1_Config+0xce>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004638:	4836      	ldr	r0, [pc, #216]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 800463a:	6903      	ldr	r3, [r0, #16]
 800463c:	4a36      	ldr	r2, [pc, #216]	; (8004718 <RCCEx_PLLSAI1_Config+0x134>)
 800463e:	401a      	ands	r2, r3
 8004640:	68a1      	ldr	r1, [r4, #8]
 8004642:	68e3      	ldr	r3, [r4, #12]
 8004644:	06db      	lsls	r3, r3, #27
 8004646:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800464a:	6861      	ldr	r1, [r4, #4]
 800464c:	3901      	subs	r1, #1
 800464e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8004652:	6821      	ldr	r1, [r4, #0]
 8004654:	430b      	orrs	r3, r1
 8004656:	431a      	orrs	r2, r3
 8004658:	6102      	str	r2, [r0, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800465a:	4a2e      	ldr	r2, [pc, #184]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 800465c:	6813      	ldr	r3, [r2, #0]
 800465e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004662:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004664:	f7fd fe2e 	bl	80022c4 <HAL_GetTick>
 8004668:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800466a:	4b2a      	ldr	r3, [pc, #168]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004672:	d109      	bne.n	8004688 <RCCEx_PLLSAI1_Config+0xa4>
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004674:	f7fd fe26 	bl	80022c4 <HAL_GetTick>
 8004678:	1b43      	subs	r3, r0, r5
 800467a:	2b02      	cmp	r3, #2
 800467c:	d9f5      	bls.n	800466a <RCCEx_PLLSAI1_Config+0x86>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800467e:	4b25      	ldr	r3, [pc, #148]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004686:	d042      	beq.n	800470e <RCCEx_PLLSAI1_Config+0x12a>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8004688:	4a22      	ldr	r2, [pc, #136]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 800468a:	6913      	ldr	r3, [r2, #16]
 800468c:	69a1      	ldr	r1, [r4, #24]
 800468e:	430b      	orrs	r3, r1
 8004690:	6113      	str	r3, [r2, #16]
 8004692:	2000      	movs	r0, #0
 8004694:	e7b1      	b.n	80045fa <RCCEx_PLLSAI1_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004696:	4b1f      	ldr	r3, [pc, #124]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800469e:	d1b2      	bne.n	8004606 <RCCEx_PLLSAI1_Config+0x22>
        status = HAL_ERROR;
 80046a0:	2001      	movs	r0, #1
 80046a2:	e7aa      	b.n	80045fa <RCCEx_PLLSAI1_Config+0x16>
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80046a4:	4b1b      	ldr	r3, [pc, #108]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f413 2fc0 	tst.w	r3, #393216	; 0x60000
 80046ac:	d1ab      	bne.n	8004606 <RCCEx_PLLSAI1_Config+0x22>
        status = HAL_ERROR;
 80046ae:	2001      	movs	r0, #1
 80046b0:	e7a3      	b.n	80045fa <RCCEx_PLLSAI1_Config+0x16>
      else if (Divider == DIVIDER_Q_UPDATE)
 80046b2:	2e01      	cmp	r6, #1
 80046b4:	d013      	beq.n	80046de <RCCEx_PLLSAI1_Config+0xfa>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046b6:	4817      	ldr	r0, [pc, #92]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 80046b8:	6903      	ldr	r3, [r0, #16]
 80046ba:	4a18      	ldr	r2, [pc, #96]	; (800471c <RCCEx_PLLSAI1_Config+0x138>)
 80046bc:	401a      	ands	r2, r3
 80046be:	68a1      	ldr	r1, [r4, #8]
 80046c0:	6963      	ldr	r3, [r4, #20]
 80046c2:	085b      	lsrs	r3, r3, #1
 80046c4:	3b01      	subs	r3, #1
 80046c6:	065b      	lsls	r3, r3, #25
 80046c8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80046cc:	6861      	ldr	r1, [r4, #4]
 80046ce:	3901      	subs	r1, #1
 80046d0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80046d4:	6821      	ldr	r1, [r4, #0]
 80046d6:	430b      	orrs	r3, r1
 80046d8:	431a      	orrs	r2, r3
 80046da:	6102      	str	r2, [r0, #16]
 80046dc:	e7bd      	b.n	800465a <RCCEx_PLLSAI1_Config+0x76>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046de:	480d      	ldr	r0, [pc, #52]	; (8004714 <RCCEx_PLLSAI1_Config+0x130>)
 80046e0:	6903      	ldr	r3, [r0, #16]
 80046e2:	4a0f      	ldr	r2, [pc, #60]	; (8004720 <RCCEx_PLLSAI1_Config+0x13c>)
 80046e4:	401a      	ands	r2, r3
 80046e6:	68a1      	ldr	r1, [r4, #8]
 80046e8:	6923      	ldr	r3, [r4, #16]
 80046ea:	085b      	lsrs	r3, r3, #1
 80046ec:	3b01      	subs	r3, #1
 80046ee:	055b      	lsls	r3, r3, #21
 80046f0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80046f4:	6861      	ldr	r1, [r4, #4]
 80046f6:	3901      	subs	r1, #1
 80046f8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80046fc:	6821      	ldr	r1, [r4, #0]
 80046fe:	430b      	orrs	r3, r1
 8004700:	431a      	orrs	r2, r3
 8004702:	6102      	str	r2, [r0, #16]
 8004704:	e7a9      	b.n	800465a <RCCEx_PLLSAI1_Config+0x76>
        status = HAL_ERROR;
 8004706:	2001      	movs	r0, #1
 8004708:	e777      	b.n	80045fa <RCCEx_PLLSAI1_Config+0x16>
          status = HAL_TIMEOUT;
 800470a:	2003      	movs	r0, #3
 800470c:	e775      	b.n	80045fa <RCCEx_PLLSAI1_Config+0x16>
            status = HAL_TIMEOUT;
 800470e:	2003      	movs	r0, #3
 8004710:	e773      	b.n	80045fa <RCCEx_PLLSAI1_Config+0x16>
 8004712:	bf00      	nop
 8004714:	40021000 	.word	0x40021000
 8004718:	07ff800c 	.word	0x07ff800c
 800471c:	f9ff800c 	.word	0xf9ff800c
 8004720:	ff9f800c 	.word	0xff9f800c

08004724 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004728:	b082      	sub	sp, #8
 800472a:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800472c:	6803      	ldr	r3, [r0, #0]
 800472e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004732:	d034      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004734:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8004736:	2b40      	cmp	r3, #64	; 0x40
 8004738:	d01f      	beq.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800473a:	d80b      	bhi.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x30>
 800473c:	b323      	cbz	r3, 8004788 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800473e:	2b20      	cmp	r3, #32
 8004740:	d105      	bne.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x2a>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004742:	2100      	movs	r1, #0
 8004744:	3020      	adds	r0, #32
 8004746:	f7ff fedd 	bl	8004504 <RCCEx_PLLSAI2_Config>
 800474a:	4606      	mov	r6, r0
        break;
 800474c:	e021      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->Sai1ClockSelection)
 800474e:	2701      	movs	r7, #1
 8004750:	463e      	mov	r6, r7
 8004752:	e026      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8004754:	2b60      	cmp	r3, #96	; 0x60
 8004756:	d020      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004758:	2b80      	cmp	r3, #128	; 0x80
 800475a:	d10b      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800475c:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800475e:	4a69      	ldr	r2, [pc, #420]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004760:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004764:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004768:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800476a:	430b      	orrs	r3, r1
 800476c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004770:	2700      	movs	r7, #0
 8004772:	e016      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004774:	2701      	movs	r7, #1
 8004776:	463e      	mov	r6, r7
 8004778:	e013      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800477a:	4a62      	ldr	r2, [pc, #392]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800477c:	68d3      	ldr	r3, [r2, #12]
 800477e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004782:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004784:	2600      	movs	r6, #0
 8004786:	e7ea      	b.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004788:	2100      	movs	r1, #0
 800478a:	3004      	adds	r0, #4
 800478c:	f7ff ff2a 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 8004790:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8004792:	2e00      	cmp	r6, #0
 8004794:	d0e3      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8004796:	4637      	mov	r7, r6
 8004798:	e003      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    switch (PeriphClkInit->Sai1ClockSelection)
 800479a:	2600      	movs	r6, #0
 800479c:	e7df      	b.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800479e:	2700      	movs	r7, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047a0:	463e      	mov	r6, r7
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80047a8:	d033      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch (PeriphClkInit->Sai2ClockSelection)
 80047aa:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80047ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047b0:	d022      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80047b2:	d80d      	bhi.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80047b4:	b333      	cbz	r3, 8004804 <HAL_RCCEx_PeriphCLKConfig+0xe0>
 80047b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047ba:	d106      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xa6>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047bc:	2100      	movs	r1, #0
 80047be:	f104 0020 	add.w	r0, r4, #32
 80047c2:	f7ff fe9f 	bl	8004504 <RCCEx_PLLSAI2_Config>
 80047c6:	4606      	mov	r6, r0
        break;
 80047c8:	e008      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai2ClockSelection)
 80047ca:	2701      	movs	r7, #1
 80047cc:	463e      	mov	r6, r7
 80047ce:	e020      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xee>
 80047d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047d4:	d002      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
 80047d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047da:	d10a      	bne.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    if (ret == HAL_OK)
 80047dc:	b9c6      	cbnz	r6, 8004810 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047de:	4a49      	ldr	r2, [pc, #292]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047e0:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80047e4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80047e8:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80047ea:	430b      	orrs	r3, r1
 80047ec:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80047f0:	e00f      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch (PeriphClkInit->Sai2ClockSelection)
 80047f2:	2701      	movs	r7, #1
 80047f4:	463e      	mov	r6, r7
 80047f6:	e00c      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xee>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047f8:	4a42      	ldr	r2, [pc, #264]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047fa:	68d3      	ldr	r3, [r2, #12]
 80047fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004800:	60d3      	str	r3, [r2, #12]
        break;
 8004802:	e7eb      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004804:	2100      	movs	r1, #0
 8004806:	1d20      	adds	r0, r4, #4
 8004808:	f7ff feec 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 800480c:	4606      	mov	r6, r0
        break;
 800480e:	e7e5      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8004810:	4637      	mov	r7, r6
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004812:	6823      	ldr	r3, [r4, #0]
 8004814:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004818:	d07d      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800481a:	4b3a      	ldr	r3, [pc, #232]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800481c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800481e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004822:	d14f      	bne.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004824:	4b37      	ldr	r3, [pc, #220]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004826:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004828:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800482c:	659a      	str	r2, [r3, #88]	; 0x58
 800482e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004834:	9301      	str	r3, [sp, #4]
 8004836:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004838:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800483c:	4a32      	ldr	r2, [pc, #200]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800483e:	6813      	ldr	r3, [r2, #0]
 8004840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004844:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004846:	f7fd fd3d 	bl	80022c4 <HAL_GetTick>
 800484a:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800484c:	4b2e      	ldr	r3, [pc, #184]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004854:	d109      	bne.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x146>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004856:	f7fd fd35 	bl	80022c4 <HAL_GetTick>
 800485a:	1b40      	subs	r0, r0, r5
 800485c:	2802      	cmp	r0, #2
 800485e:	d9f5      	bls.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x128>
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004860:	4b29      	ldr	r3, [pc, #164]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004868:	d048      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    if (ret == HAL_OK)
 800486a:	2e00      	cmp	r6, #0
 800486c:	d14e      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800486e:	4b25      	ldr	r3, [pc, #148]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004874:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004878:	d016      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x184>
 800487a:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800487e:	429a      	cmp	r2, r3
 8004880:	d012      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x184>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004882:	4a20      	ldr	r2, [pc, #128]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004884:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800488c:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004890:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8004894:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004898:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800489c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80048a0:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80048a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048a8:	f013 0f01 	tst.w	r3, #1
 80048ac:	d10d      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048ae:	4a15      	ldr	r2, [pc, #84]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048b0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80048b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048b8:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80048bc:	430b      	orrs	r3, r1
 80048be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048c2:	e024      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    FlagStatus       pwrclkchanged = RESET;
 80048c4:	f04f 0800 	mov.w	r8, #0
 80048c8:	e7b8      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x118>
        tickstart = HAL_GetTick();
 80048ca:	f7fd fcfb 	bl	80022c4 <HAL_GetTick>
 80048ce:	4605      	mov	r5, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048d0:	4b0c      	ldr	r3, [pc, #48]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048d6:	f013 0f02 	tst.w	r3, #2
 80048da:	d1e8      	bne.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048dc:	f7fd fcf2 	bl	80022c4 <HAL_GetTick>
 80048e0:	1b40      	subs	r0, r0, r5
 80048e2:	f241 3388 	movw	r3, #5000	; 0x1388
 80048e6:	4298      	cmp	r0, r3
 80048e8:	d9f2      	bls.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048ea:	4b06      	ldr	r3, [pc, #24]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80048ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f0:	f013 0f02 	tst.w	r3, #2
 80048f4:	d1db      	bne.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
              ret = HAL_TIMEOUT;
 80048f6:	2703      	movs	r7, #3
 80048f8:	463e      	mov	r6, r7
 80048fa:	e008      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
          ret = HAL_TIMEOUT;
 80048fc:	2703      	movs	r7, #3
 80048fe:	463e      	mov	r6, r7
 8004900:	e005      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	40007000 	.word	0x40007000
 800490c:	4637      	mov	r7, r6
    if (pwrclkchanged == SET)
 800490e:	f1b8 0f00 	cmp.w	r8, #0
 8004912:	f040 8151 	bne.w	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	f013 0f01 	tst.w	r3, #1
 800491c:	d008      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800491e:	4ab8      	ldr	r2, [pc, #736]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004920:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004924:	f023 0303 	bic.w	r3, r3, #3
 8004928:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800492a:	430b      	orrs	r3, r1
 800492c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	f013 0f02 	tst.w	r3, #2
 8004936:	d008      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x226>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004938:	4ab1      	ldr	r2, [pc, #708]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 800493a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800493e:	f023 030c 	bic.w	r3, r3, #12
 8004942:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004944:	430b      	orrs	r3, r1
 8004946:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	f013 0f04 	tst.w	r3, #4
 8004950:	d008      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x240>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004952:	4aab      	ldr	r2, [pc, #684]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004954:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004958:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800495c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800495e:	430b      	orrs	r3, r1
 8004960:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004964:	6823      	ldr	r3, [r4, #0]
 8004966:	f013 0f08 	tst.w	r3, #8
 800496a:	d008      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800496c:	4aa4      	ldr	r2, [pc, #656]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 800496e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004972:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004976:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004978:	430b      	orrs	r3, r1
 800497a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	f013 0f10 	tst.w	r3, #16
 8004984:	d008      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x274>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004986:	4a9e      	ldr	r2, [pc, #632]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004988:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800498c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004990:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004992:	430b      	orrs	r3, r1
 8004994:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	f013 0f20 	tst.w	r3, #32
 800499e:	d008      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049a0:	4a97      	ldr	r2, [pc, #604]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80049a2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049a6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80049aa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80049ac:	430b      	orrs	r3, r1
 80049ae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80049b8:	d008      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049ba:	4a91      	ldr	r2, [pc, #580]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80049bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049c0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80049c4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80049c6:	430b      	orrs	r3, r1
 80049c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049cc:	6823      	ldr	r3, [r4, #0]
 80049ce:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80049d2:	d008      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049d4:	4a8a      	ldr	r2, [pc, #552]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80049d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049da:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80049de:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80049e0:	430b      	orrs	r3, r1
 80049e2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80049e6:	6823      	ldr	r3, [r4, #0]
 80049e8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80049ec:	d008      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80049ee:	4a84      	ldr	r2, [pc, #528]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 80049f0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80049f4:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80049f8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80049fa:	430b      	orrs	r3, r1
 80049fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8004a00:	6823      	ldr	r3, [r4, #0]
 8004a02:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004a06:	d00c      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    switch (PeriphClkInit->FdcanClockSelection)
 8004a08:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8004a0a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a0e:	f000 80d9 	beq.w	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8004a12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a16:	f000 80e5 	beq.w	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 80d7 	beq.w	8004bce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004a20:	2701      	movs	r7, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a22:	6823      	ldr	r3, [r4, #0]
 8004a24:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004a28:	d008      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x318>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a2a:	4a75      	ldr	r2, [pc, #468]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004a2c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a30:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a34:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004a36:	430b      	orrs	r3, r1
 8004a38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a3c:	6823      	ldr	r3, [r4, #0]
 8004a3e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004a42:	d008      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x332>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a44:	4a6e      	ldr	r2, [pc, #440]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004a46:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a4a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004a4e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004a50:	430b      	orrs	r3, r1
 8004a52:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004a5c:	d008      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x34c>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a5e:	4a68      	ldr	r2, [pc, #416]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004a60:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a64:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004a68:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004a6a:	430b      	orrs	r3, r1
 8004a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a70:	6823      	ldr	r3, [r4, #0]
 8004a72:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004a76:	d008      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x366>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a78:	4a61      	ldr	r2, [pc, #388]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004a7a:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004a7e:	f023 0303 	bic.w	r3, r3, #3
 8004a82:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004a84:	430b      	orrs	r3, r1
 8004a86:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a8a:	6823      	ldr	r3, [r4, #0]
 8004a8c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004a90:	d011      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x392>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a92:	4a5b      	ldr	r2, [pc, #364]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004a94:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004a98:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004a9c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8004a9e:	430b      	orrs	r3, r1
 8004aa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004aa4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004aa6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004aaa:	f000 80a3 	beq.w	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004aae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ab2:	f000 80a7 	beq.w	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004ab6:	6823      	ldr	r3, [r4, #0]
 8004ab8:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004abc:	d01f      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x3da>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004abe:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8004ac0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ac4:	f000 80a7 	beq.w	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8004ac8:	4a4d      	ldr	r2, [pc, #308]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004aca:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8004ace:	f021 6140 	bic.w	r1, r1, #201326592	; 0xc000000
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8004ad8:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004adc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ae0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ae4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8004ae6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aea:	f000 809c 	beq.w	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x502>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8004aee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004af2:	f000 80a1 	beq.w	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x514>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8004af6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004afa:	f000 80a3 	beq.w	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x520>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8004b04:	d011      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x406>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b06:	4a3e      	ldr	r2, [pc, #248]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004b08:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004b0c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004b10:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8004b12:	430b      	orrs	r3, r1
 8004b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b18:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8004b1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b1e:	f000 8097 	beq.w	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b26:	f000 8098 	beq.w	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x536>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8004b30:	d00f      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b32:	4a33      	ldr	r2, [pc, #204]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004b34:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004b38:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8004b3c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8004b40:	430b      	orrs	r3, r1
 8004b42:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b46:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8004b4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b4e:	f000 808d 	beq.w	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x548>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004b58:	d009      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b5a:	4a29      	ldr	r2, [pc, #164]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004b5c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004b60:	f023 0304 	bic.w	r3, r3, #4
 8004b64:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8004b68:	430b      	orrs	r3, r1
 8004b6a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8004b74:	d009      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x466>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b76:	4a22      	ldr	r2, [pc, #136]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004b78:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004b7c:	f023 0318 	bic.w	r3, r3, #24
 8004b80:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8004b84:	430b      	orrs	r3, r1
 8004b86:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8004b90:	d00e      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004b92:	4a1b      	ldr	r2, [pc, #108]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004b94:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004b98:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004b9c:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004ba6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8004baa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004bae:	d066      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x55a>
}
 8004bb0:	4638      	mov	r0, r7
 8004bb2:	b002      	add	sp, #8
 8004bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bb8:	4a11      	ldr	r2, [pc, #68]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004bba:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004bbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bc0:	6593      	str	r3, [r2, #88]	; 0x58
 8004bc2:	e6a8      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc4:	4a0e      	ldr	r2, [pc, #56]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004bc6:	68d3      	ldr	r3, [r2, #12]
 8004bc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bcc:	60d3      	str	r3, [r2, #12]
    if (ret == HAL_OK)
 8004bce:	b97e      	cbnz	r6, 8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004bd0:	4a0b      	ldr	r2, [pc, #44]	; (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>)
 8004bd2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004bd6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8004bda:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8004be2:	e71e      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004be4:	2100      	movs	r1, #0
 8004be6:	1d20      	adds	r0, r4, #4
 8004be8:	f7ff fcfc 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 8004bec:	4606      	mov	r6, r0
        break;
 8004bee:	e7ee      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004bf0:	4637      	mov	r7, r6
 8004bf2:	e716      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bf4:	68d3      	ldr	r3, [r2, #12]
 8004bf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bfa:	60d3      	str	r3, [r2, #12]
 8004bfc:	e75b      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8004bfe:	bf00      	nop
 8004c00:	40021000 	.word	0x40021000
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c04:	2101      	movs	r1, #1
 8004c06:	1d20      	adds	r0, r4, #4
 8004c08:	f7ff fcec 	bl	80045e4 <RCCEx_PLLSAI1_Config>
        if (ret != HAL_OK)
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	f43f af52 	beq.w	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x392>
          status = ret;
 8004c12:	4607      	mov	r7, r0
 8004c14:	e74f      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x392>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c16:	4a1c      	ldr	r2, [pc, #112]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8004c18:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004c1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c20:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004c24:	e75e      	b.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c26:	2101      	movs	r1, #1
 8004c28:	1d20      	adds	r0, r4, #4
 8004c2a:	f7ff fcdb 	bl	80045e4 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 8004c2e:	2800      	cmp	r0, #0
 8004c30:	f43f af65 	beq.w	8004afe <HAL_RCCEx_PeriphCLKConfig+0x3da>
        status = ret;
 8004c34:	4607      	mov	r7, r0
 8004c36:	e762      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c38:	4a13      	ldr	r2, [pc, #76]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8004c3a:	68d3      	ldr	r3, [r2, #12]
 8004c3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c40:	60d3      	str	r3, [r2, #12]
 8004c42:	e75c      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c44:	4a10      	ldr	r2, [pc, #64]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8004c46:	68d3      	ldr	r3, [r2, #12]
 8004c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c4c:	60d3      	str	r3, [r2, #12]
 8004c4e:	e756      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c50:	68d3      	ldr	r3, [r2, #12]
 8004c52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c56:	60d3      	str	r3, [r2, #12]
 8004c58:	e767      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x406>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	1d20      	adds	r0, r4, #4
 8004c5e:	f7ff fcc1 	bl	80045e4 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 8004c62:	2800      	cmp	r0, #0
 8004c64:	f43f af61 	beq.w	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x406>
        status = ret;
 8004c68:	4607      	mov	r7, r0
 8004c6a:	e75e      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x406>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c6c:	2102      	movs	r1, #2
 8004c6e:	1d20      	adds	r0, r4, #4
 8004c70:	f7ff fcb8 	bl	80045e4 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 8004c74:	2800      	cmp	r0, #0
 8004c76:	f43f af6c 	beq.w	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        status = ret;
 8004c7a:	4607      	mov	r7, r0
 8004c7c:	e769      	b.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c7e:	68d3      	ldr	r3, [r2, #12]
 8004c80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c84:	60d3      	str	r3, [r2, #12]
 8004c86:	e793      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004c88:	40021000 	.word	0x40021000

08004c8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c90:	b082      	sub	sp, #8
 8004c92:	4605      	mov	r5, r0
 8004c94:	4688      	mov	r8, r1
 8004c96:	4617      	mov	r7, r2
 8004c98:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c9a:	f7fd fb13 	bl	80022c4 <HAL_GetTick>
 8004c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ca0:	1a1b      	subs	r3, r3, r0
 8004ca2:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8004ca6:	f7fd fb0d 	bl	80022c4 <HAL_GetTick>
 8004caa:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004cac:	4b2a      	ldr	r3, [pc, #168]	; (8004d58 <SPI_WaitFlagStateUntilTimeout+0xcc>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004cb4:	fb09 f303 	mul.w	r3, r9, r3
 8004cb8:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cba:	682b      	ldr	r3, [r5, #0]
 8004cbc:	689c      	ldr	r4, [r3, #8]
 8004cbe:	ea38 0404 	bics.w	r4, r8, r4
 8004cc2:	bf0c      	ite	eq
 8004cc4:	2301      	moveq	r3, #1
 8004cc6:	2300      	movne	r3, #0
 8004cc8:	42bb      	cmp	r3, r7
 8004cca:	d040      	beq.n	8004d4e <SPI_WaitFlagStateUntilTimeout+0xc2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ccc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004cd0:	d0f3      	beq.n	8004cba <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004cd2:	f7fd faf7 	bl	80022c4 <HAL_GetTick>
 8004cd6:	eba0 000a 	sub.w	r0, r0, sl
 8004cda:	4548      	cmp	r0, r9
 8004cdc:	d20a      	bcs.n	8004cf4 <SPI_WaitFlagStateUntilTimeout+0x68>
 8004cde:	f1b9 0f00 	cmp.w	r9, #0
 8004ce2:	d007      	beq.n	8004cf4 <SPI_WaitFlagStateUntilTimeout+0x68>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ce4:	9a01      	ldr	r2, [sp, #4]
 8004ce6:	b102      	cbz	r2, 8004cea <SPI_WaitFlagStateUntilTimeout+0x5e>
 8004ce8:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8004cea:	9b01      	ldr	r3, [sp, #4]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	9301      	str	r3, [sp, #4]
 8004cf0:	4691      	mov	r9, r2
 8004cf2:	e7e2      	b.n	8004cba <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cf4:	682a      	ldr	r2, [r5, #0]
 8004cf6:	6853      	ldr	r3, [r2, #4]
 8004cf8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004cfc:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cfe:	686b      	ldr	r3, [r5, #4]
 8004d00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d04:	d00b      	beq.n	8004d1e <SPI_WaitFlagStateUntilTimeout+0x92>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d06:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d0c:	d014      	beq.n	8004d38 <SPI_WaitFlagStateUntilTimeout+0xac>
        hspi->State = HAL_SPI_STATE_READY;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8004d14:	2300      	movs	r3, #0
 8004d16:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8004d1a:	2003      	movs	r0, #3
 8004d1c:	e018      	b.n	8004d50 <SPI_WaitFlagStateUntilTimeout+0xc4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d1e:	68ab      	ldr	r3, [r5, #8]
 8004d20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d24:	d002      	beq.n	8004d2c <SPI_WaitFlagStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d2a:	d1ec      	bne.n	8004d06 <SPI_WaitFlagStateUntilTimeout+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8004d2c:	682a      	ldr	r2, [r5, #0]
 8004d2e:	6813      	ldr	r3, [r2, #0]
 8004d30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	e7e6      	b.n	8004d06 <SPI_WaitFlagStateUntilTimeout+0x7a>
          SPI_RESET_CRC(hspi);
 8004d38:	682a      	ldr	r2, [r5, #0]
 8004d3a:	6813      	ldr	r3, [r2, #0]
 8004d3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	682a      	ldr	r2, [r5, #0]
 8004d44:	6813      	ldr	r3, [r2, #0]
 8004d46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004d4a:	6013      	str	r3, [r2, #0]
 8004d4c:	e7df      	b.n	8004d0e <SPI_WaitFlagStateUntilTimeout+0x82>
    }
  }

  return HAL_OK;
 8004d4e:	2000      	movs	r0, #0
}
 8004d50:	b002      	add	sp, #8
 8004d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d56:	bf00      	nop
 8004d58:	20000024 	.word	0x20000024

08004d5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d60:	b082      	sub	sp, #8
 8004d62:	4606      	mov	r6, r0
 8004d64:	460c      	mov	r4, r1
 8004d66:	4615      	mov	r5, r2
 8004d68:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004d70:	f7fd faa8 	bl	80022c4 <HAL_GetTick>
 8004d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d76:	1a1b      	subs	r3, r3, r0
 8004d78:	eb03 0807 	add.w	r8, r3, r7
  tmp_tickstart = HAL_GetTick();
 8004d7c:	f7fd faa2 	bl	80022c4 <HAL_GetTick>
 8004d80:	4681      	mov	r9, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d82:	f8d6 a000 	ldr.w	sl, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d86:	4b31      	ldr	r3, [pc, #196]	; (8004e4c <SPI_WaitFifoStateUntilTimeout+0xf0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004d8e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004d92:	0d1b      	lsrs	r3, r3, #20
 8004d94:	fb08 f303 	mul.w	r3, r8, r3
 8004d98:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d9a:	e002      	b.n	8004da2 <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d9c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004da0:	d112      	bne.n	8004dc8 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 8004da2:	6833      	ldr	r3, [r6, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	ea03 0c04 	and.w	ip, r3, r4
 8004daa:	45ac      	cmp	ip, r5
 8004dac:	d04a      	beq.n	8004e44 <SPI_WaitFifoStateUntilTimeout+0xe8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004dae:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8004db2:	d1f3      	bne.n	8004d9c <SPI_WaitFifoStateUntilTimeout+0x40>
 8004db4:	2d00      	cmp	r5, #0
 8004db6:	d1f1      	bne.n	8004d9c <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 8004db8:	f89a 300c 	ldrb.w	r3, [sl, #12]
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8004dc2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004dc6:	e7e9      	b.n	8004d9c <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dc8:	f7fd fa7c 	bl	80022c4 <HAL_GetTick>
 8004dcc:	eba0 0009 	sub.w	r0, r0, r9
 8004dd0:	4540      	cmp	r0, r8
 8004dd2:	d20a      	bcs.n	8004dea <SPI_WaitFifoStateUntilTimeout+0x8e>
 8004dd4:	f1b8 0f00 	cmp.w	r8, #0
 8004dd8:	d007      	beq.n	8004dea <SPI_WaitFifoStateUntilTimeout+0x8e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004dda:	9a01      	ldr	r2, [sp, #4]
 8004ddc:	b102      	cbz	r2, 8004de0 <SPI_WaitFifoStateUntilTimeout+0x84>
 8004dde:	4642      	mov	r2, r8
      {
        tmp_timeout = 0U;
      }
      count--;
 8004de0:	9b01      	ldr	r3, [sp, #4]
 8004de2:	3b01      	subs	r3, #1
 8004de4:	9301      	str	r3, [sp, #4]
 8004de6:	4690      	mov	r8, r2
 8004de8:	e7db      	b.n	8004da2 <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004dea:	6832      	ldr	r2, [r6, #0]
 8004dec:	6853      	ldr	r3, [r2, #4]
 8004dee:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004df2:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004df4:	6873      	ldr	r3, [r6, #4]
 8004df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dfa:	d00b      	beq.n	8004e14 <SPI_WaitFifoStateUntilTimeout+0xb8>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dfc:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004dfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e02:	d014      	beq.n	8004e2e <SPI_WaitFifoStateUntilTimeout+0xd2>
        hspi->State = HAL_SPI_STATE_READY;
 8004e04:	2301      	movs	r3, #1
 8004e06:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8004e10:	2003      	movs	r0, #3
 8004e12:	e018      	b.n	8004e46 <SPI_WaitFifoStateUntilTimeout+0xea>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e14:	68b3      	ldr	r3, [r6, #8]
 8004e16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e1a:	d002      	beq.n	8004e22 <SPI_WaitFifoStateUntilTimeout+0xc6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e20:	d1ec      	bne.n	8004dfc <SPI_WaitFifoStateUntilTimeout+0xa0>
          __HAL_SPI_DISABLE(hspi);
 8004e22:	6832      	ldr	r2, [r6, #0]
 8004e24:	6813      	ldr	r3, [r2, #0]
 8004e26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e2a:	6013      	str	r3, [r2, #0]
 8004e2c:	e7e6      	b.n	8004dfc <SPI_WaitFifoStateUntilTimeout+0xa0>
          SPI_RESET_CRC(hspi);
 8004e2e:	6832      	ldr	r2, [r6, #0]
 8004e30:	6813      	ldr	r3, [r2, #0]
 8004e32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e36:	6013      	str	r3, [r2, #0]
 8004e38:	6832      	ldr	r2, [r6, #0]
 8004e3a:	6813      	ldr	r3, [r2, #0]
 8004e3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004e40:	6013      	str	r3, [r2, #0]
 8004e42:	e7df      	b.n	8004e04 <SPI_WaitFifoStateUntilTimeout+0xa8>
    }
  }

  return HAL_OK;
 8004e44:	2000      	movs	r0, #0
}
 8004e46:	b002      	add	sp, #8
 8004e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e4c:	20000024 	.word	0x20000024

08004e50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e50:	b570      	push	{r4, r5, r6, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	4604      	mov	r4, r0
 8004e56:	460d      	mov	r5, r1
 8004e58:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e5a:	9200      	str	r2, [sp, #0]
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004e64:	f7ff ff7a 	bl	8004d5c <SPI_WaitFifoStateUntilTimeout>
 8004e68:	b9b0      	cbnz	r0, 8004e98 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e6a:	9600      	str	r6, [sp, #0]
 8004e6c:	462b      	mov	r3, r5
 8004e6e:	2200      	movs	r2, #0
 8004e70:	2180      	movs	r1, #128	; 0x80
 8004e72:	4620      	mov	r0, r4
 8004e74:	f7ff ff0a 	bl	8004c8c <SPI_WaitFlagStateUntilTimeout>
 8004e78:	b9a8      	cbnz	r0, 8004ea6 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e7a:	9600      	str	r6, [sp, #0]
 8004e7c:	462b      	mov	r3, r5
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004e84:	4620      	mov	r0, r4
 8004e86:	f7ff ff69 	bl	8004d5c <SPI_WaitFifoStateUntilTimeout>
 8004e8a:	b150      	cbz	r0, 8004ea2 <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e8c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004e8e:	f043 0320 	orr.w	r3, r3, #32
 8004e92:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e94:	2003      	movs	r0, #3
 8004e96:	e004      	b.n	8004ea2 <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e98:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004e9a:	f043 0320 	orr.w	r3, r3, #32
 8004e9e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ea0:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8004ea2:	b002      	add	sp, #8
 8004ea4:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ea6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004ea8:	f043 0320 	orr.w	r3, r3, #32
 8004eac:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8004eae:	2003      	movs	r0, #3
 8004eb0:	e7f7      	b.n	8004ea2 <SPI_EndRxTxTransaction+0x52>

08004eb2 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	d06a      	beq.n	8004f8c <HAL_SPI_Init+0xda>
{
 8004eb6:	b510      	push	{r4, lr}
 8004eb8:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004eba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004ebc:	b933      	cbnz	r3, 8004ecc <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ebe:	6843      	ldr	r3, [r0, #4]
 8004ec0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ec4:	d005      	beq.n	8004ed2 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	61c3      	str	r3, [r0, #28]
 8004eca:	e002      	b.n	8004ed2 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ed0:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ed6:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d04d      	beq.n	8004f7a <HAL_SPI_Init+0xc8>
  hspi->State = HAL_SPI_STATE_BUSY;
 8004ede:	2302      	movs	r3, #2
 8004ee0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8004ee4:	6822      	ldr	r2, [r4, #0]
 8004ee6:	6813      	ldr	r3, [r2, #0]
 8004ee8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004eec:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eee:	68e3      	ldr	r3, [r4, #12]
 8004ef0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ef4:	d947      	bls.n	8004f86 <HAL_SPI_Init+0xd4>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ef6:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ef8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004efc:	d004      	beq.n	8004f08 <HAL_SPI_Init+0x56>
 8004efe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f02:	d001      	beq.n	8004f08 <HAL_SPI_Init+0x56>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f04:	2300      	movs	r3, #0
 8004f06:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f08:	6863      	ldr	r3, [r4, #4]
 8004f0a:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004f0e:	68a1      	ldr	r1, [r4, #8]
 8004f10:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8004f14:	430b      	orrs	r3, r1
 8004f16:	6921      	ldr	r1, [r4, #16]
 8004f18:	f001 0102 	and.w	r1, r1, #2
 8004f1c:	430b      	orrs	r3, r1
 8004f1e:	6961      	ldr	r1, [r4, #20]
 8004f20:	f001 0101 	and.w	r1, r1, #1
 8004f24:	430b      	orrs	r3, r1
 8004f26:	69a1      	ldr	r1, [r4, #24]
 8004f28:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8004f2c:	430b      	orrs	r3, r1
 8004f2e:	69e1      	ldr	r1, [r4, #28]
 8004f30:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8004f34:	430b      	orrs	r3, r1
 8004f36:	6a21      	ldr	r1, [r4, #32]
 8004f38:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004f3c:	430b      	orrs	r3, r1
 8004f3e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004f40:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8004f44:	6820      	ldr	r0, [r4, #0]
 8004f46:	430b      	orrs	r3, r1
 8004f48:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f4a:	8b63      	ldrh	r3, [r4, #26]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004f52:	f001 0110 	and.w	r1, r1, #16
 8004f56:	430b      	orrs	r3, r1
 8004f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f5a:	f001 0108 	and.w	r1, r1, #8
 8004f5e:	430b      	orrs	r3, r1
 8004f60:	68e1      	ldr	r1, [r4, #12]
 8004f62:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8004f66:	430b      	orrs	r3, r1
 8004f68:	6821      	ldr	r1, [r4, #0]
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f6e:	2000      	movs	r0, #0
 8004f70:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004f72:	2301      	movs	r3, #1
 8004f74:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8004f78:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8004f7a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8004f7e:	4620      	mov	r0, r4
 8004f80:	f7fc ff80 	bl	8001e84 <HAL_SPI_MspInit>
 8004f84:	e7ab      	b.n	8004ede <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f8a:	e7b5      	b.n	8004ef8 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8004f8c:	2001      	movs	r0, #1
}
 8004f8e:	4770      	bx	lr

08004f90 <HAL_SPI_Transmit>:
{
 8004f90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f94:	b083      	sub	sp, #12
 8004f96:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8004f98:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	f000 80f6 	beq.w	800518e <HAL_SPI_Transmit+0x1fe>
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	4688      	mov	r8, r1
 8004fa6:	4691      	mov	r9, r2
 8004fa8:	2301      	movs	r3, #1
 8004faa:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8004fae:	f7fd f989 	bl	80022c4 <HAL_GetTick>
 8004fb2:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8004fb4:	f894 605d 	ldrb.w	r6, [r4, #93]	; 0x5d
 8004fb8:	b2f6      	uxtb	r6, r6
 8004fba:	2e01      	cmp	r6, #1
 8004fbc:	f040 80d4 	bne.w	8005168 <HAL_SPI_Transmit+0x1d8>
  if ((pData == NULL) || (Size == 0U))
 8004fc0:	f1b8 0f00 	cmp.w	r8, #0
 8004fc4:	f000 80d1 	beq.w	800516a <HAL_SPI_Transmit+0x1da>
 8004fc8:	f1b9 0f00 	cmp.w	r9, #0
 8004fcc:	f000 80cd 	beq.w	800516a <HAL_SPI_Transmit+0x1da>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004fda:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004fde:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004fe2:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004fe6:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004fe8:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004fec:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004ff0:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004ff2:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ff4:	68a3      	ldr	r3, [r4, #8]
 8004ff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ffa:	d01e      	beq.n	800503a <HAL_SPI_Transmit+0xaa>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005004:	d103      	bne.n	800500e <HAL_SPI_Transmit+0x7e>
    __HAL_SPI_ENABLE(hspi);
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800500c:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800500e:	68e3      	ldr	r3, [r4, #12]
 8005010:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005014:	d942      	bls.n	800509c <HAL_SPI_Transmit+0x10c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005016:	6863      	ldr	r3, [r4, #4]
 8005018:	b113      	cbz	r3, 8005020 <HAL_SPI_Transmit+0x90>
 800501a:	f1b9 0f01 	cmp.w	r9, #1
 800501e:	d123      	bne.n	8005068 <HAL_SPI_Transmit+0xd8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005020:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005022:	6823      	ldr	r3, [r4, #0]
 8005024:	8812      	ldrh	r2, [r2, #0]
 8005026:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005028:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800502a:	3302      	adds	r3, #2
 800502c:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800502e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29b      	uxth	r3, r3
 8005036:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005038:	e016      	b.n	8005068 <HAL_SPI_Transmit+0xd8>
    __HAL_SPI_DISABLE(hspi);
 800503a:	6822      	ldr	r2, [r4, #0]
 800503c:	6813      	ldr	r3, [r2, #0]
 800503e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005042:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8005044:	6822      	ldr	r2, [r4, #0]
 8005046:	6813      	ldr	r3, [r2, #0]
 8005048:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800504c:	6013      	str	r3, [r2, #0]
 800504e:	e7d5      	b.n	8004ffc <HAL_SPI_Transmit+0x6c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005050:	f7fd f938 	bl	80022c4 <HAL_GetTick>
 8005054:	1bc0      	subs	r0, r0, r7
 8005056:	42a8      	cmp	r0, r5
 8005058:	d303      	bcc.n	8005062 <HAL_SPI_Transmit+0xd2>
 800505a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800505e:	f040 808e 	bne.w	800517e <HAL_SPI_Transmit+0x1ee>
 8005062:	2d00      	cmp	r5, #0
 8005064:	f000 808d 	beq.w	8005182 <HAL_SPI_Transmit+0x1f2>
    while (hspi->TxXferCount > 0U)
 8005068:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800506a:	b29b      	uxth	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d066      	beq.n	800513e <HAL_SPI_Transmit+0x1ae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005070:	6823      	ldr	r3, [r4, #0]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	f012 0f02 	tst.w	r2, #2
 8005078:	d0ea      	beq.n	8005050 <HAL_SPI_Transmit+0xc0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800507a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800507c:	8812      	ldrh	r2, [r2, #0]
 800507e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005080:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005082:	3302      	adds	r3, #2
 8005084:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005086:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	; 0x3e
 800508a:	fa1f fc8c 	uxth.w	ip, ip
 800508e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005092:	fa1f fc8c 	uxth.w	ip, ip
 8005096:	f8a4 c03e 	strh.w	ip, [r4, #62]	; 0x3e
 800509a:	e7e5      	b.n	8005068 <HAL_SPI_Transmit+0xd8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800509c:	6863      	ldr	r3, [r4, #4]
 800509e:	b113      	cbz	r3, 80050a6 <HAL_SPI_Transmit+0x116>
 80050a0:	f1b9 0f01 	cmp.w	r9, #1
 80050a4:	d133      	bne.n	800510e <HAL_SPI_Transmit+0x17e>
      if (hspi->TxXferCount > 1U)
 80050a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d90c      	bls.n	80050c8 <HAL_SPI_Transmit+0x138>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	8812      	ldrh	r2, [r2, #0]
 80050b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050b8:	3302      	adds	r3, #2
 80050ba:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80050bc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b02      	subs	r3, #2
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80050c6:	e022      	b.n	800510e <HAL_SPI_Transmit+0x17e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050c8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80050ca:	6823      	ldr	r3, [r4, #0]
 80050cc:	7812      	ldrb	r2, [r2, #0]
 80050ce:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 80050d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050d2:	3301      	adds	r3, #1
 80050d4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80050d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80050d8:	b29b      	uxth	r3, r3
 80050da:	3b01      	subs	r3, #1
 80050dc:	b29b      	uxth	r3, r3
 80050de:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80050e0:	e015      	b.n	800510e <HAL_SPI_Transmit+0x17e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80050e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050ea:	3301      	adds	r3, #1
 80050ec:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 80050ee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80050f8:	e009      	b.n	800510e <HAL_SPI_Transmit+0x17e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050fa:	f7fd f8e3 	bl	80022c4 <HAL_GetTick>
 80050fe:	1bc0      	subs	r0, r0, r7
 8005100:	42a8      	cmp	r0, r5
 8005102:	d302      	bcc.n	800510a <HAL_SPI_Transmit+0x17a>
 8005104:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005108:	d13d      	bne.n	8005186 <HAL_SPI_Transmit+0x1f6>
 800510a:	2d00      	cmp	r5, #0
 800510c:	d03d      	beq.n	800518a <HAL_SPI_Transmit+0x1fa>
    while (hspi->TxXferCount > 0U)
 800510e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005110:	b29b      	uxth	r3, r3
 8005112:	b1a3      	cbz	r3, 800513e <HAL_SPI_Transmit+0x1ae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005114:	6822      	ldr	r2, [r4, #0]
 8005116:	6893      	ldr	r3, [r2, #8]
 8005118:	f013 0f02 	tst.w	r3, #2
 800511c:	d0ed      	beq.n	80050fa <HAL_SPI_Transmit+0x16a>
        if (hspi->TxXferCount > 1U)
 800511e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005120:	b29b      	uxth	r3, r3
 8005122:	2b01      	cmp	r3, #1
 8005124:	d9dd      	bls.n	80050e2 <HAL_SPI_Transmit+0x152>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005126:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800512c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800512e:	3302      	adds	r3, #2
 8005130:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005132:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b02      	subs	r3, #2
 8005138:	b29b      	uxth	r3, r3
 800513a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800513c:	e7e7      	b.n	800510e <HAL_SPI_Transmit+0x17e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800513e:	463a      	mov	r2, r7
 8005140:	4629      	mov	r1, r5
 8005142:	4620      	mov	r0, r4
 8005144:	f7ff fe84 	bl	8004e50 <SPI_EndRxTxTransaction>
 8005148:	b108      	cbz	r0, 800514e <HAL_SPI_Transmit+0x1be>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800514a:	2320      	movs	r3, #32
 800514c:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800514e:	68a3      	ldr	r3, [r4, #8]
 8005150:	b933      	cbnz	r3, 8005160 <HAL_SPI_Transmit+0x1d0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005152:	9301      	str	r3, [sp, #4]
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	9201      	str	r2, [sp, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	9301      	str	r3, [sp, #4]
 800515e:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005160:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005162:	b913      	cbnz	r3, 800516a <HAL_SPI_Transmit+0x1da>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005164:	2600      	movs	r6, #0
 8005166:	e000      	b.n	800516a <HAL_SPI_Transmit+0x1da>
    errorcode = HAL_BUSY;
 8005168:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 800516a:	2301      	movs	r3, #1
 800516c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005170:	2300      	movs	r3, #0
 8005172:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8005176:	4630      	mov	r0, r6
 8005178:	b003      	add	sp, #12
 800517a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 800517e:	2603      	movs	r6, #3
 8005180:	e7f3      	b.n	800516a <HAL_SPI_Transmit+0x1da>
 8005182:	2603      	movs	r6, #3
 8005184:	e7f1      	b.n	800516a <HAL_SPI_Transmit+0x1da>
          errorcode = HAL_TIMEOUT;
 8005186:	2603      	movs	r6, #3
 8005188:	e7ef      	b.n	800516a <HAL_SPI_Transmit+0x1da>
 800518a:	2603      	movs	r6, #3
 800518c:	e7ed      	b.n	800516a <HAL_SPI_Transmit+0x1da>
  __HAL_LOCK(hspi);
 800518e:	2602      	movs	r6, #2
 8005190:	e7f1      	b.n	8005176 <HAL_SPI_Transmit+0x1e6>

08005192 <HAL_TIM_PeriodElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005192:	4770      	bx	lr

08005194 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005194:	4770      	bx	lr

08005196 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005196:	4770      	bx	lr

08005198 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005198:	4770      	bx	lr

0800519a <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800519a:	4770      	bx	lr

0800519c <HAL_TIM_IRQHandler>:
{
 800519c:	b510      	push	{r4, lr}
 800519e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051a0:	6803      	ldr	r3, [r0, #0]
 80051a2:	691a      	ldr	r2, [r3, #16]
 80051a4:	f012 0f02 	tst.w	r2, #2
 80051a8:	d011      	beq.n	80051ce <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051aa:	68da      	ldr	r2, [r3, #12]
 80051ac:	f012 0f02 	tst.w	r2, #2
 80051b0:	d00d      	beq.n	80051ce <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051b2:	f06f 0202 	mvn.w	r2, #2
 80051b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051b8:	2301      	movs	r3, #1
 80051ba:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051bc:	6803      	ldr	r3, [r0, #0]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	f013 0f03 	tst.w	r3, #3
 80051c4:	d079      	beq.n	80052ba <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80051c6:	f7ff ffe6 	bl	8005196 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ca:	2300      	movs	r3, #0
 80051cc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	691a      	ldr	r2, [r3, #16]
 80051d2:	f012 0f04 	tst.w	r2, #4
 80051d6:	d012      	beq.n	80051fe <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	f012 0f04 	tst.w	r2, #4
 80051de:	d00e      	beq.n	80051fe <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051e0:	f06f 0204 	mvn.w	r2, #4
 80051e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051e6:	2302      	movs	r3, #2
 80051e8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051ea:	6823      	ldr	r3, [r4, #0]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	f413 7f40 	tst.w	r3, #768	; 0x300
 80051f2:	d068      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80051f4:	4620      	mov	r0, r4
 80051f6:	f7ff ffce 	bl	8005196 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051fa:	2300      	movs	r3, #0
 80051fc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	691a      	ldr	r2, [r3, #16]
 8005202:	f012 0f08 	tst.w	r2, #8
 8005206:	d012      	beq.n	800522e <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	f012 0f08 	tst.w	r2, #8
 800520e:	d00e      	beq.n	800522e <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005210:	f06f 0208 	mvn.w	r2, #8
 8005214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005216:	2304      	movs	r3, #4
 8005218:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	69db      	ldr	r3, [r3, #28]
 800521e:	f013 0f03 	tst.w	r3, #3
 8005222:	d057      	beq.n	80052d4 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8005224:	4620      	mov	r0, r4
 8005226:	f7ff ffb6 	bl	8005196 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800522a:	2300      	movs	r3, #0
 800522c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800522e:	6823      	ldr	r3, [r4, #0]
 8005230:	691a      	ldr	r2, [r3, #16]
 8005232:	f012 0f10 	tst.w	r2, #16
 8005236:	d012      	beq.n	800525e <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	f012 0f10 	tst.w	r2, #16
 800523e:	d00e      	beq.n	800525e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005240:	f06f 0210 	mvn.w	r2, #16
 8005244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005246:	2308      	movs	r3, #8
 8005248:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005252:	d046      	beq.n	80052e2 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8005254:	4620      	mov	r0, r4
 8005256:	f7ff ff9e 	bl	8005196 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800525a:	2300      	movs	r3, #0
 800525c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800525e:	6823      	ldr	r3, [r4, #0]
 8005260:	691a      	ldr	r2, [r3, #16]
 8005262:	f012 0f01 	tst.w	r2, #1
 8005266:	d003      	beq.n	8005270 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005268:	68da      	ldr	r2, [r3, #12]
 800526a:	f012 0f01 	tst.w	r2, #1
 800526e:	d13f      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005270:	6823      	ldr	r3, [r4, #0]
 8005272:	691a      	ldr	r2, [r3, #16]
 8005274:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005278:	d003      	beq.n	8005282 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800527a:	68da      	ldr	r2, [r3, #12]
 800527c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005280:	d13d      	bne.n	80052fe <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005282:	6823      	ldr	r3, [r4, #0]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	f412 7f80 	tst.w	r2, #256	; 0x100
 800528a:	d003      	beq.n	8005294 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800528c:	68da      	ldr	r2, [r3, #12]
 800528e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005292:	d13b      	bne.n	800530c <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	f012 0f40 	tst.w	r2, #64	; 0x40
 800529c:	d003      	beq.n	80052a6 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800529e:	68da      	ldr	r2, [r3, #12]
 80052a0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80052a4:	d139      	bne.n	800531a <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052a6:	6823      	ldr	r3, [r4, #0]
 80052a8:	691a      	ldr	r2, [r3, #16]
 80052aa:	f012 0f20 	tst.w	r2, #32
 80052ae:	d003      	beq.n	80052b8 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052b0:	68da      	ldr	r2, [r3, #12]
 80052b2:	f012 0f20 	tst.w	r2, #32
 80052b6:	d137      	bne.n	8005328 <HAL_TIM_IRQHandler+0x18c>
}
 80052b8:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ba:	f7ff ff6b 	bl	8005194 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052be:	4620      	mov	r0, r4
 80052c0:	f7ff ff6a 	bl	8005198 <HAL_TIM_PWM_PulseFinishedCallback>
 80052c4:	e781      	b.n	80051ca <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052c6:	4620      	mov	r0, r4
 80052c8:	f7ff ff64 	bl	8005194 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052cc:	4620      	mov	r0, r4
 80052ce:	f7ff ff63 	bl	8005198 <HAL_TIM_PWM_PulseFinishedCallback>
 80052d2:	e792      	b.n	80051fa <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d4:	4620      	mov	r0, r4
 80052d6:	f7ff ff5d 	bl	8005194 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052da:	4620      	mov	r0, r4
 80052dc:	f7ff ff5c 	bl	8005198 <HAL_TIM_PWM_PulseFinishedCallback>
 80052e0:	e7a3      	b.n	800522a <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052e2:	4620      	mov	r0, r4
 80052e4:	f7ff ff56 	bl	8005194 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e8:	4620      	mov	r0, r4
 80052ea:	f7ff ff55 	bl	8005198 <HAL_TIM_PWM_PulseFinishedCallback>
 80052ee:	e7b4      	b.n	800525a <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80052f0:	f06f 0201 	mvn.w	r2, #1
 80052f4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80052f6:	4620      	mov	r0, r4
 80052f8:	f7ff ff4b 	bl	8005192 <HAL_TIM_PeriodElapsedCallback>
 80052fc:	e7b8      	b.n	8005270 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052fe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005302:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005304:	4620      	mov	r0, r4
 8005306:	f000 f9aa 	bl	800565e <HAL_TIMEx_BreakCallback>
 800530a:	e7ba      	b.n	8005282 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800530c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005310:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005312:	4620      	mov	r0, r4
 8005314:	f000 f9a4 	bl	8005660 <HAL_TIMEx_Break2Callback>
 8005318:	e7bc      	b.n	8005294 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800531a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800531e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005320:	4620      	mov	r0, r4
 8005322:	f7ff ff3a 	bl	800519a <HAL_TIM_TriggerCallback>
 8005326:	e7be      	b.n	80052a6 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005328:	f06f 0220 	mvn.w	r2, #32
 800532c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800532e:	4620      	mov	r0, r4
 8005330:	f000 f994 	bl	800565c <HAL_TIMEx_CommutCallback>
}
 8005334:	e7c0      	b.n	80052b8 <HAL_TIM_IRQHandler+0x11c>
	...

08005338 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005338:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800533a:	4a30      	ldr	r2, [pc, #192]	; (80053fc <TIM_Base_SetConfig+0xc4>)
 800533c:	4290      	cmp	r0, r2
 800533e:	d012      	beq.n	8005366 <TIM_Base_SetConfig+0x2e>
 8005340:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005344:	d00f      	beq.n	8005366 <TIM_Base_SetConfig+0x2e>
 8005346:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800534a:	4290      	cmp	r0, r2
 800534c:	d00b      	beq.n	8005366 <TIM_Base_SetConfig+0x2e>
 800534e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005352:	4290      	cmp	r0, r2
 8005354:	d007      	beq.n	8005366 <TIM_Base_SetConfig+0x2e>
 8005356:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800535a:	4290      	cmp	r0, r2
 800535c:	d003      	beq.n	8005366 <TIM_Base_SetConfig+0x2e>
 800535e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005362:	4290      	cmp	r0, r2
 8005364:	d103      	bne.n	800536e <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800536a:	684a      	ldr	r2, [r1, #4]
 800536c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800536e:	4a23      	ldr	r2, [pc, #140]	; (80053fc <TIM_Base_SetConfig+0xc4>)
 8005370:	4290      	cmp	r0, r2
 8005372:	d01e      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 8005374:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005378:	d01b      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 800537a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800537e:	4290      	cmp	r0, r2
 8005380:	d017      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 8005382:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005386:	4290      	cmp	r0, r2
 8005388:	d013      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 800538a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800538e:	4290      	cmp	r0, r2
 8005390:	d00f      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 8005392:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005396:	4290      	cmp	r0, r2
 8005398:	d00b      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 800539a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800539e:	4290      	cmp	r0, r2
 80053a0:	d007      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 80053a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80053a6:	4290      	cmp	r0, r2
 80053a8:	d003      	beq.n	80053b2 <TIM_Base_SetConfig+0x7a>
 80053aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80053ae:	4290      	cmp	r0, r2
 80053b0:	d103      	bne.n	80053ba <TIM_Base_SetConfig+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053b6:	68ca      	ldr	r2, [r1, #12]
 80053b8:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053be:	694a      	ldr	r2, [r1, #20]
 80053c0:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80053c2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053c4:	688b      	ldr	r3, [r1, #8]
 80053c6:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053c8:	680b      	ldr	r3, [r1, #0]
 80053ca:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053cc:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <TIM_Base_SetConfig+0xc4>)
 80053ce:	4298      	cmp	r0, r3
 80053d0:	d00f      	beq.n	80053f2 <TIM_Base_SetConfig+0xba>
 80053d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053d6:	4298      	cmp	r0, r3
 80053d8:	d00b      	beq.n	80053f2 <TIM_Base_SetConfig+0xba>
 80053da:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80053de:	4298      	cmp	r0, r3
 80053e0:	d007      	beq.n	80053f2 <TIM_Base_SetConfig+0xba>
 80053e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053e6:	4298      	cmp	r0, r3
 80053e8:	d003      	beq.n	80053f2 <TIM_Base_SetConfig+0xba>
 80053ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053ee:	4298      	cmp	r0, r3
 80053f0:	d101      	bne.n	80053f6 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053f2:	690b      	ldr	r3, [r1, #16]
 80053f4:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053f6:	2301      	movs	r3, #1
 80053f8:	6143      	str	r3, [r0, #20]
}
 80053fa:	4770      	bx	lr
 80053fc:	40012c00 	.word	0x40012c00

08005400 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8005400:	2800      	cmp	r0, #0
 8005402:	d053      	beq.n	80054ac <HAL_TIM_Encoder_Init+0xac>
{
 8005404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005406:	460d      	mov	r5, r1
 8005408:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800540a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800540e:	2b00      	cmp	r3, #0
 8005410:	d047      	beq.n	80054a2 <HAL_TIM_Encoder_Init+0xa2>
  htim->State = HAL_TIM_STATE_BUSY;
 8005412:	2302      	movs	r3, #2
 8005414:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005418:	6822      	ldr	r2, [r4, #0]
 800541a:	6893      	ldr	r3, [r2, #8]
 800541c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005420:	f023 0307 	bic.w	r3, r3, #7
 8005424:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005426:	4621      	mov	r1, r4
 8005428:	f851 0b04 	ldr.w	r0, [r1], #4
 800542c:	f7ff ff84 	bl	8005338 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8005430:	6821      	ldr	r1, [r4, #0]
 8005432:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8005434:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8005436:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8005438:	6828      	ldr	r0, [r5, #0]
 800543a:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800543c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005440:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005444:	68ab      	ldr	r3, [r5, #8]
 8005446:	69af      	ldr	r7, [r5, #24]
 8005448:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800544c:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800544e:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 8005452:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005456:	68ea      	ldr	r2, [r5, #12]
 8005458:	69ef      	ldr	r7, [r5, #28]
 800545a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800545e:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005460:	6a2b      	ldr	r3, [r5, #32]
 8005462:	031b      	lsls	r3, r3, #12
 8005464:	692f      	ldr	r7, [r5, #16]
 8005466:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
 800546a:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800546c:	f026 06aa 	bic.w	r6, r6, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005470:	686a      	ldr	r2, [r5, #4]
 8005472:	696d      	ldr	r5, [r5, #20]
 8005474:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8005478:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 800547a:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 800547c:	6821      	ldr	r1, [r4, #0]
 800547e:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005484:	2301      	movs	r3, #1
 8005486:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800548a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800548e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005492:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005496:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800549a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800549e:	2000      	movs	r0, #0
}
 80054a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80054a2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80054a6:	f7fc fd1f 	bl	8001ee8 <HAL_TIM_Encoder_MspInit>
 80054aa:	e7b2      	b.n	8005412 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 80054ac:	2001      	movs	r0, #1
}
 80054ae:	4770      	bx	lr

080054b0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054b0:	f001 011f 	and.w	r1, r1, #31
 80054b4:	f04f 0c01 	mov.w	ip, #1
 80054b8:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054bc:	6a03      	ldr	r3, [r0, #32]
 80054be:	ea23 030c 	bic.w	r3, r3, ip
 80054c2:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054c4:	6a03      	ldr	r3, [r0, #32]
 80054c6:	408a      	lsls	r2, r1
 80054c8:	4313      	orrs	r3, r2
 80054ca:	6203      	str	r3, [r0, #32]
}
 80054cc:	4770      	bx	lr

080054ce <HAL_TIM_Encoder_Start_IT>:
{
 80054ce:	b538      	push	{r3, r4, r5, lr}
 80054d0:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80054d2:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 80054d6:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80054d8:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80054dc:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 80054e0:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80054e2:	f894 c045 	ldrb.w	ip, [r4, #69]	; 0x45
  if (Channel == TIM_CHANNEL_1)
 80054e6:	460d      	mov	r5, r1
 80054e8:	bb09      	cbnz	r1, 800552e <HAL_TIM_Encoder_Start_IT+0x60>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054ea:	2801      	cmp	r0, #1
 80054ec:	d15e      	bne.n	80055ac <HAL_TIM_Encoder_Start_IT+0xde>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80054ee:	2a01      	cmp	r2, #1
 80054f0:	d15d      	bne.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054f2:	2302      	movs	r3, #2
 80054f4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054f8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  switch (Channel)
 80054fc:	2d00      	cmp	r5, #0
 80054fe:	d039      	beq.n	8005574 <HAL_TIM_Encoder_Start_IT+0xa6>
 8005500:	2d04      	cmp	r5, #4
 8005502:	d048      	beq.n	8005596 <HAL_TIM_Encoder_Start_IT+0xc8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005504:	2201      	movs	r2, #1
 8005506:	2100      	movs	r1, #0
 8005508:	6820      	ldr	r0, [r4, #0]
 800550a:	f7ff ffd1 	bl	80054b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800550e:	2201      	movs	r2, #1
 8005510:	2104      	movs	r1, #4
 8005512:	6820      	ldr	r0, [r4, #0]
 8005514:	f7ff ffcc 	bl	80054b0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005518:	6822      	ldr	r2, [r4, #0]
 800551a:	68d3      	ldr	r3, [r2, #12]
 800551c:	f043 0302 	orr.w	r3, r3, #2
 8005520:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005522:	6822      	ldr	r2, [r4, #0]
 8005524:	68d3      	ldr	r3, [r2, #12]
 8005526:	f043 0304 	orr.w	r3, r3, #4
 800552a:	60d3      	str	r3, [r2, #12]
      break;
 800552c:	e02c      	b.n	8005588 <HAL_TIM_Encoder_Start_IT+0xba>
 800552e:	b2db      	uxtb	r3, r3
 8005530:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 8005534:	2904      	cmp	r1, #4
 8005536:	d012      	beq.n	800555e <HAL_TIM_Encoder_Start_IT+0x90>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005538:	2801      	cmp	r0, #1
 800553a:	d13d      	bne.n	80055b8 <HAL_TIM_Encoder_Start_IT+0xea>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800553c:	2b01      	cmp	r3, #1
 800553e:	d136      	bne.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005540:	2a01      	cmp	r2, #1
 8005542:	d13b      	bne.n	80055bc <HAL_TIM_Encoder_Start_IT+0xee>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005544:	f1bc 0f01 	cmp.w	ip, #1
 8005548:	d13a      	bne.n	80055c0 <HAL_TIM_Encoder_Start_IT+0xf2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800554a:	2302      	movs	r3, #2
 800554c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005550:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005554:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005558:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800555c:	e7ce      	b.n	80054fc <HAL_TIM_Encoder_Start_IT+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800555e:	2b01      	cmp	r3, #1
 8005560:	d126      	bne.n	80055b0 <HAL_TIM_Encoder_Start_IT+0xe2>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005562:	f1bc 0f01 	cmp.w	ip, #1
 8005566:	d125      	bne.n	80055b4 <HAL_TIM_Encoder_Start_IT+0xe6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005568:	2302      	movs	r3, #2
 800556a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800556e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005572:	e7c3      	b.n	80054fc <HAL_TIM_Encoder_Start_IT+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005574:	2201      	movs	r2, #1
 8005576:	2100      	movs	r1, #0
 8005578:	6820      	ldr	r0, [r4, #0]
 800557a:	f7ff ff99 	bl	80054b0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800557e:	6822      	ldr	r2, [r4, #0]
 8005580:	68d3      	ldr	r3, [r2, #12]
 8005582:	f043 0302 	orr.w	r3, r3, #2
 8005586:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8005588:	6822      	ldr	r2, [r4, #0]
 800558a:	6813      	ldr	r3, [r2, #0]
 800558c:	f043 0301 	orr.w	r3, r3, #1
 8005590:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005592:	2000      	movs	r0, #0
 8005594:	e00b      	b.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005596:	2201      	movs	r2, #1
 8005598:	2104      	movs	r1, #4
 800559a:	6820      	ldr	r0, [r4, #0]
 800559c:	f7ff ff88 	bl	80054b0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80055a0:	6822      	ldr	r2, [r4, #0]
 80055a2:	68d3      	ldr	r3, [r2, #12]
 80055a4:	f043 0304 	orr.w	r3, r3, #4
 80055a8:	60d3      	str	r3, [r2, #12]
      break;
 80055aa:	e7ed      	b.n	8005588 <HAL_TIM_Encoder_Start_IT+0xba>
      return HAL_ERROR;
 80055ac:	2001      	movs	r0, #1
}
 80055ae:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80055b0:	2001      	movs	r0, #1
 80055b2:	e7fc      	b.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>
 80055b4:	4618      	mov	r0, r3
 80055b6:	e7fa      	b.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>
      return HAL_ERROR;
 80055b8:	2001      	movs	r0, #1
 80055ba:	e7f8      	b.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>
 80055bc:	4618      	mov	r0, r3
 80055be:	e7f6      	b.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>
 80055c0:	4610      	mov	r0, r2
 80055c2:	e7f4      	b.n	80055ae <HAL_TIM_Encoder_Start_IT+0xe0>

080055c4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055c4:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80055c8:	2a01      	cmp	r2, #1
 80055ca:	d042      	beq.n	8005652 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
{
 80055cc:	b430      	push	{r4, r5}
 80055ce:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80055d0:	2201      	movs	r2, #1
 80055d2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d6:	2202      	movs	r2, #2
 80055d8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055dc:	6800      	ldr	r0, [r0, #0]
 80055de:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055e0:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055e2:	4d1d      	ldr	r5, [pc, #116]	; (8005658 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 80055e4:	42a8      	cmp	r0, r5
 80055e6:	d003      	beq.n	80055f0 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 80055e8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80055ec:	42a8      	cmp	r0, r5
 80055ee:	d103      	bne.n	80055f8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055f0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055f4:	684d      	ldr	r5, [r1, #4]
 80055f6:	432a      	orrs	r2, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055fc:	680d      	ldr	r5, [r1, #0]
 80055fe:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005600:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	4814      	ldr	r0, [pc, #80]	; (8005658 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 8005606:	4282      	cmp	r2, r0
 8005608:	d016      	beq.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 800560a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800560e:	d013      	beq.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8005610:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 8005614:	4282      	cmp	r2, r0
 8005616:	d00f      	beq.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8005618:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800561c:	4282      	cmp	r2, r0
 800561e:	d00b      	beq.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8005620:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8005624:	4282      	cmp	r2, r0
 8005626:	d007      	beq.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8005628:	f500 3094 	add.w	r0, r0, #75776	; 0x12800
 800562c:	4282      	cmp	r2, r0
 800562e:	d003      	beq.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8005630:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 8005634:	4282      	cmp	r2, r0
 8005636:	d104      	bne.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005638:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800563c:	6889      	ldr	r1, [r1, #8]
 800563e:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005640:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005642:	2201      	movs	r2, #1
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005648:	2000      	movs	r0, #0
 800564a:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c

  return HAL_OK;
}
 800564e:	bc30      	pop	{r4, r5}
 8005650:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005652:	2002      	movs	r0, #2
}
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	40012c00 	.word	0x40012c00

0800565c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800565c:	4770      	bx	lr

0800565e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800565e:	4770      	bx	lr

08005660 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005660:	4770      	bx	lr

08005662 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005662:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005664:	e852 3f00 	ldrex	r3, [r2]
 8005668:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566c:	e842 3100 	strex	r1, r3, [r2]
 8005670:	2900      	cmp	r1, #0
 8005672:	d1f6      	bne.n	8005662 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005674:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005676:	f102 0308 	add.w	r3, r2, #8
 800567a:	e853 3f00 	ldrex	r3, [r3]
 800567e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005682:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	3208      	adds	r2, #8
 8005688:	e842 3100 	strex	r1, r3, [r2]
 800568c:	2900      	cmp	r1, #0
 800568e:	d1f1      	bne.n	8005674 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005690:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005692:	2b01      	cmp	r3, #1
 8005694:	d006      	beq.n	80056a4 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005696:	2320      	movs	r3, #32
 8005698:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800569c:	2300      	movs	r3, #0
 800569e:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056a0:	6743      	str	r3, [r0, #116]	; 0x74
}
 80056a2:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056a4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a6:	e852 3f00 	ldrex	r3, [r2]
 80056aa:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ae:	e842 3100 	strex	r1, r3, [r2]
 80056b2:	2900      	cmp	r1, #0
 80056b4:	d1f6      	bne.n	80056a4 <UART_EndRxTransfer+0x42>
 80056b6:	e7ee      	b.n	8005696 <UART_EndRxTransfer+0x34>

080056b8 <UART_SetConfig>:
{
 80056b8:	b570      	push	{r4, r5, r6, lr}
 80056ba:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80056bc:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056be:	6883      	ldr	r3, [r0, #8]
 80056c0:	6902      	ldr	r2, [r0, #16]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	6942      	ldr	r2, [r0, #20]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	69c2      	ldr	r2, [r0, #28]
 80056ca:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056cc:	6808      	ldr	r0, [r1, #0]
 80056ce:	4a97      	ldr	r2, [pc, #604]	; (800592c <UART_SetConfig+0x274>)
 80056d0:	4002      	ands	r2, r0
 80056d2:	431a      	orrs	r2, r3
 80056d4:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056d6:	6822      	ldr	r2, [r4, #0]
 80056d8:	6853      	ldr	r3, [r2, #4]
 80056da:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80056de:	68e1      	ldr	r1, [r4, #12]
 80056e0:	430b      	orrs	r3, r1
 80056e2:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056e4:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056e6:	6822      	ldr	r2, [r4, #0]
 80056e8:	4b91      	ldr	r3, [pc, #580]	; (8005930 <UART_SetConfig+0x278>)
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d001      	beq.n	80056f2 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80056ee:	6a23      	ldr	r3, [r4, #32]
 80056f0:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056f2:	6893      	ldr	r3, [r2, #8]
 80056f4:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80056f8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80056fc:	430b      	orrs	r3, r1
 80056fe:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005700:	6822      	ldr	r2, [r4, #0]
 8005702:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005704:	f023 030f 	bic.w	r3, r3, #15
 8005708:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800570a:	430b      	orrs	r3, r1
 800570c:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	4a88      	ldr	r2, [pc, #544]	; (8005934 <UART_SetConfig+0x27c>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d010      	beq.n	8005738 <UART_SetConfig+0x80>
 8005716:	4a88      	ldr	r2, [pc, #544]	; (8005938 <UART_SetConfig+0x280>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d021      	beq.n	8005760 <UART_SetConfig+0xa8>
 800571c:	4a87      	ldr	r2, [pc, #540]	; (800593c <UART_SetConfig+0x284>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d037      	beq.n	8005792 <UART_SetConfig+0xda>
 8005722:	4a87      	ldr	r2, [pc, #540]	; (8005940 <UART_SetConfig+0x288>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d05c      	beq.n	80057e2 <UART_SetConfig+0x12a>
 8005728:	4a86      	ldr	r2, [pc, #536]	; (8005944 <UART_SetConfig+0x28c>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d06b      	beq.n	8005806 <UART_SetConfig+0x14e>
 800572e:	4a80      	ldr	r2, [pc, #512]	; (8005930 <UART_SetConfig+0x278>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d07d      	beq.n	8005830 <UART_SetConfig+0x178>
 8005734:	2210      	movs	r2, #16
 8005736:	e03a      	b.n	80057ae <UART_SetConfig+0xf6>
 8005738:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 800573c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005740:	f002 0203 	and.w	r2, r2, #3
 8005744:	2a03      	cmp	r2, #3
 8005746:	d809      	bhi.n	800575c <UART_SetConfig+0xa4>
 8005748:	e8df f002 	tbb	[pc, r2]
 800574c:	06870402 	.word	0x06870402
 8005750:	2201      	movs	r2, #1
 8005752:	e02c      	b.n	80057ae <UART_SetConfig+0xf6>
 8005754:	2204      	movs	r2, #4
 8005756:	e02a      	b.n	80057ae <UART_SetConfig+0xf6>
 8005758:	2208      	movs	r2, #8
 800575a:	e028      	b.n	80057ae <UART_SetConfig+0xf6>
 800575c:	2210      	movs	r2, #16
 800575e:	e026      	b.n	80057ae <UART_SetConfig+0xf6>
 8005760:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8005764:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005768:	f002 020c 	and.w	r2, r2, #12
 800576c:	2a0c      	cmp	r2, #12
 800576e:	d80e      	bhi.n	800578e <UART_SetConfig+0xd6>
 8005770:	e8df f002 	tbb	[pc, r2]
 8005774:	0d0d0d07 	.word	0x0d0d0d07
 8005778:	0d0d0d09 	.word	0x0d0d0d09
 800577c:	0d0d0d75 	.word	0x0d0d0d75
 8005780:	0b          	.byte	0x0b
 8005781:	00          	.byte	0x00
 8005782:	2200      	movs	r2, #0
 8005784:	e013      	b.n	80057ae <UART_SetConfig+0xf6>
 8005786:	2204      	movs	r2, #4
 8005788:	e011      	b.n	80057ae <UART_SetConfig+0xf6>
 800578a:	2208      	movs	r2, #8
 800578c:	e00f      	b.n	80057ae <UART_SetConfig+0xf6>
 800578e:	2210      	movs	r2, #16
 8005790:	e00d      	b.n	80057ae <UART_SetConfig+0xf6>
 8005792:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8005796:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800579a:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800579e:	2a20      	cmp	r2, #32
 80057a0:	d05f      	beq.n	8005862 <UART_SetConfig+0x1aa>
 80057a2:	d81a      	bhi.n	80057da <UART_SetConfig+0x122>
 80057a4:	2a00      	cmp	r2, #0
 80057a6:	d05e      	beq.n	8005866 <UART_SetConfig+0x1ae>
 80057a8:	2a10      	cmp	r2, #16
 80057aa:	d15e      	bne.n	800586a <UART_SetConfig+0x1b2>
 80057ac:	2204      	movs	r2, #4
  if (UART_INSTANCE_LOWPOWER(huart))
 80057ae:	4960      	ldr	r1, [pc, #384]	; (8005930 <UART_SetConfig+0x278>)
 80057b0:	428b      	cmp	r3, r1
 80057b2:	d076      	beq.n	80058a2 <UART_SetConfig+0x1ea>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057b4:	69e0      	ldr	r0, [r4, #28]
 80057b6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80057ba:	f000 80cb 	beq.w	8005954 <UART_SetConfig+0x29c>
    switch (clocksource)
 80057be:	2a08      	cmp	r2, #8
 80057c0:	f200 8136 	bhi.w	8005a30 <UART_SetConfig+0x378>
 80057c4:	e8df f012 	tbh	[pc, r2, lsl #1]
 80057c8:	011b00f9 	.word	0x011b00f9
 80057cc:	013400f7 	.word	0x013400f7
 80057d0:	0134011e 	.word	0x0134011e
 80057d4:	01340134 	.word	0x01340134
 80057d8:	0121      	.short	0x0121
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057da:	2a30      	cmp	r2, #48	; 0x30
 80057dc:	d147      	bne.n	800586e <UART_SetConfig+0x1b6>
 80057de:	2208      	movs	r2, #8
 80057e0:	e7e5      	b.n	80057ae <UART_SetConfig+0xf6>
 80057e2:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 80057e6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80057ea:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 80057ee:	2a80      	cmp	r2, #128	; 0x80
 80057f0:	d03f      	beq.n	8005872 <UART_SetConfig+0x1ba>
 80057f2:	d804      	bhi.n	80057fe <UART_SetConfig+0x146>
 80057f4:	b3fa      	cbz	r2, 8005876 <UART_SetConfig+0x1be>
 80057f6:	2a40      	cmp	r2, #64	; 0x40
 80057f8:	d13f      	bne.n	800587a <UART_SetConfig+0x1c2>
 80057fa:	2204      	movs	r2, #4
 80057fc:	e7d7      	b.n	80057ae <UART_SetConfig+0xf6>
 80057fe:	2ac0      	cmp	r2, #192	; 0xc0
 8005800:	d13d      	bne.n	800587e <UART_SetConfig+0x1c6>
 8005802:	2208      	movs	r2, #8
 8005804:	e7d3      	b.n	80057ae <UART_SetConfig+0xf6>
 8005806:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800580a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800580e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005812:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005816:	d034      	beq.n	8005882 <UART_SetConfig+0x1ca>
 8005818:	d805      	bhi.n	8005826 <UART_SetConfig+0x16e>
 800581a:	b3a2      	cbz	r2, 8005886 <UART_SetConfig+0x1ce>
 800581c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005820:	d133      	bne.n	800588a <UART_SetConfig+0x1d2>
 8005822:	2204      	movs	r2, #4
 8005824:	e7c3      	b.n	80057ae <UART_SetConfig+0xf6>
 8005826:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800582a:	d130      	bne.n	800588e <UART_SetConfig+0x1d6>
 800582c:	2208      	movs	r2, #8
 800582e:	e7be      	b.n	80057ae <UART_SetConfig+0xf6>
 8005830:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8005834:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005838:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800583c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005840:	d027      	beq.n	8005892 <UART_SetConfig+0x1da>
 8005842:	d805      	bhi.n	8005850 <UART_SetConfig+0x198>
 8005844:	b33a      	cbz	r2, 8005896 <UART_SetConfig+0x1de>
 8005846:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800584a:	d126      	bne.n	800589a <UART_SetConfig+0x1e2>
 800584c:	2204      	movs	r2, #4
 800584e:	e7ae      	b.n	80057ae <UART_SetConfig+0xf6>
 8005850:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8005854:	d123      	bne.n	800589e <UART_SetConfig+0x1e6>
 8005856:	2208      	movs	r2, #8
 8005858:	e7a9      	b.n	80057ae <UART_SetConfig+0xf6>
 800585a:	2202      	movs	r2, #2
 800585c:	e7a7      	b.n	80057ae <UART_SetConfig+0xf6>
 800585e:	2202      	movs	r2, #2
 8005860:	e7a5      	b.n	80057ae <UART_SetConfig+0xf6>
 8005862:	2202      	movs	r2, #2
 8005864:	e7a3      	b.n	80057ae <UART_SetConfig+0xf6>
 8005866:	2200      	movs	r2, #0
 8005868:	e7a1      	b.n	80057ae <UART_SetConfig+0xf6>
 800586a:	2210      	movs	r2, #16
 800586c:	e79f      	b.n	80057ae <UART_SetConfig+0xf6>
 800586e:	2210      	movs	r2, #16
 8005870:	e79d      	b.n	80057ae <UART_SetConfig+0xf6>
 8005872:	2202      	movs	r2, #2
 8005874:	e79b      	b.n	80057ae <UART_SetConfig+0xf6>
 8005876:	2200      	movs	r2, #0
 8005878:	e799      	b.n	80057ae <UART_SetConfig+0xf6>
 800587a:	2210      	movs	r2, #16
 800587c:	e797      	b.n	80057ae <UART_SetConfig+0xf6>
 800587e:	2210      	movs	r2, #16
 8005880:	e795      	b.n	80057ae <UART_SetConfig+0xf6>
 8005882:	2202      	movs	r2, #2
 8005884:	e793      	b.n	80057ae <UART_SetConfig+0xf6>
 8005886:	2200      	movs	r2, #0
 8005888:	e791      	b.n	80057ae <UART_SetConfig+0xf6>
 800588a:	2210      	movs	r2, #16
 800588c:	e78f      	b.n	80057ae <UART_SetConfig+0xf6>
 800588e:	2210      	movs	r2, #16
 8005890:	e78d      	b.n	80057ae <UART_SetConfig+0xf6>
 8005892:	2202      	movs	r2, #2
 8005894:	e78b      	b.n	80057ae <UART_SetConfig+0xf6>
 8005896:	2200      	movs	r2, #0
 8005898:	e789      	b.n	80057ae <UART_SetConfig+0xf6>
 800589a:	2210      	movs	r2, #16
 800589c:	e787      	b.n	80057ae <UART_SetConfig+0xf6>
 800589e:	2210      	movs	r2, #16
 80058a0:	e785      	b.n	80057ae <UART_SetConfig+0xf6>
    switch (clocksource)
 80058a2:	2a08      	cmp	r2, #8
 80058a4:	f200 80b4 	bhi.w	8005a10 <UART_SetConfig+0x358>
 80058a8:	e8df f002 	tbb	[pc, r2]
 80058ac:	b23e3808 	.word	0xb23e3808
 80058b0:	b2b2b23b 	.word	0xb2b2b23b
 80058b4:	05          	.byte	0x05
 80058b5:	00          	.byte	0x00
 80058b6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80058ba:	e004      	b.n	80058c6 <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80058bc:	f7fe fe02 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80058c0:	2800      	cmp	r0, #0
 80058c2:	f000 80a7 	beq.w	8005a14 <UART_SetConfig+0x35c>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80058c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80058c8:	4b1f      	ldr	r3, [pc, #124]	; (8005948 <UART_SetConfig+0x290>)
 80058ca:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80058ce:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058d2:	6865      	ldr	r5, [r4, #4]
 80058d4:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80058d8:	4299      	cmp	r1, r3
 80058da:	f200 809d 	bhi.w	8005a18 <UART_SetConfig+0x360>
 80058de:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80058e2:	f200 809b 	bhi.w	8005a1c <UART_SetConfig+0x364>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058e6:	2600      	movs	r6, #0
 80058e8:	4633      	mov	r3, r6
 80058ea:	4631      	mov	r1, r6
 80058ec:	f7fb f990 	bl	8000c10 <__aeabi_uldivmod>
 80058f0:	0209      	lsls	r1, r1, #8
 80058f2:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80058f6:	0200      	lsls	r0, r0, #8
 80058f8:	086b      	lsrs	r3, r5, #1
 80058fa:	18c0      	adds	r0, r0, r3
 80058fc:	462a      	mov	r2, r5
 80058fe:	4633      	mov	r3, r6
 8005900:	f141 0100 	adc.w	r1, r1, #0
 8005904:	f7fb f984 	bl	8000c10 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005908:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800590c:	4b0f      	ldr	r3, [pc, #60]	; (800594c <UART_SetConfig+0x294>)
 800590e:	429a      	cmp	r2, r3
 8005910:	f200 8086 	bhi.w	8005a20 <UART_SetConfig+0x368>
          huart->Instance->BRR = usartdiv;
 8005914:	6823      	ldr	r3, [r4, #0]
 8005916:	60d8      	str	r0, [r3, #12]
 8005918:	4630      	mov	r0, r6
 800591a:	e067      	b.n	80059ec <UART_SetConfig+0x334>
        pclk = HAL_RCC_GetPCLK2Freq();
 800591c:	f7fe fde2 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8005920:	e7ce      	b.n	80058c0 <UART_SetConfig+0x208>
        pclk = HAL_RCC_GetSysClockFreq();
 8005922:	f7fe f87d 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
        break;
 8005926:	e7cb      	b.n	80058c0 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8005928:	4809      	ldr	r0, [pc, #36]	; (8005950 <UART_SetConfig+0x298>)
 800592a:	e7cc      	b.n	80058c6 <UART_SetConfig+0x20e>
 800592c:	cfff69f3 	.word	0xcfff69f3
 8005930:	40008000 	.word	0x40008000
 8005934:	40013800 	.word	0x40013800
 8005938:	40004400 	.word	0x40004400
 800593c:	40004800 	.word	0x40004800
 8005940:	40004c00 	.word	0x40004c00
 8005944:	40005000 	.word	0x40005000
 8005948:	08008c08 	.word	0x08008c08
 800594c:	000ffcff 	.word	0x000ffcff
 8005950:	00f42400 	.word	0x00f42400
    switch (clocksource)
 8005954:	2a08      	cmp	r2, #8
 8005956:	d865      	bhi.n	8005a24 <UART_SetConfig+0x36c>
 8005958:	e8df f002 	tbb	[pc, r2]
 800595c:	64052707 	.word	0x64052707
 8005960:	6464642a 	.word	0x6464642a
 8005964:	0b          	.byte	0x0b
 8005965:	00          	.byte	0x00
 8005966:	4835      	ldr	r0, [pc, #212]	; (8005a3c <UART_SetConfig+0x384>)
 8005968:	e003      	b.n	8005972 <UART_SetConfig+0x2ba>
        pclk = HAL_RCC_GetPCLK1Freq();
 800596a:	f7fe fdab 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800596e:	2800      	cmp	r0, #0
 8005970:	d05a      	beq.n	8005a28 <UART_SetConfig+0x370>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005972:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005974:	4b32      	ldr	r3, [pc, #200]	; (8005a40 <UART_SetConfig+0x388>)
 8005976:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800597a:	fbb0 f0f3 	udiv	r0, r0, r3
 800597e:	6862      	ldr	r2, [r4, #4]
 8005980:	0853      	lsrs	r3, r2, #1
 8005982:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005986:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800598a:	f1a3 0110 	sub.w	r1, r3, #16
 800598e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005992:	4291      	cmp	r1, r2
 8005994:	d84a      	bhi.n	8005a2c <UART_SetConfig+0x374>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005996:	b29a      	uxth	r2, r3
 8005998:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800599c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80059a0:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80059a2:	6822      	ldr	r2, [r4, #0]
 80059a4:	60d3      	str	r3, [r2, #12]
 80059a6:	2000      	movs	r0, #0
 80059a8:	e020      	b.n	80059ec <UART_SetConfig+0x334>
        pclk = HAL_RCC_GetPCLK2Freq();
 80059aa:	f7fe fd9b 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
        break;
 80059ae:	e7de      	b.n	800596e <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetSysClockFreq();
 80059b0:	f7fe f836 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
        break;
 80059b4:	e7db      	b.n	800596e <UART_SetConfig+0x2b6>
    switch (clocksource)
 80059b6:	4821      	ldr	r0, [pc, #132]	; (8005a3c <UART_SetConfig+0x384>)
 80059b8:	e003      	b.n	80059c2 <UART_SetConfig+0x30a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80059ba:	f7fe fd83 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80059be:	2800      	cmp	r0, #0
 80059c0:	d038      	beq.n	8005a34 <UART_SetConfig+0x37c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059c2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80059c4:	4b1e      	ldr	r3, [pc, #120]	; (8005a40 <UART_SetConfig+0x388>)
 80059c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80059ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80059ce:	6863      	ldr	r3, [r4, #4]
 80059d0:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80059d4:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059d8:	f1a0 0210 	sub.w	r2, r0, #16
 80059dc:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d829      	bhi.n	8005a38 <UART_SetConfig+0x380>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	b280      	uxth	r0, r0
 80059e8:	60d8      	str	r0, [r3, #12]
 80059ea:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 80059ec:	2301      	movs	r3, #1
 80059ee:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80059f2:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80059f6:	2300      	movs	r3, #0
 80059f8:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80059fa:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80059fc:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80059fe:	f7fe fd71 	bl	80044e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8005a02:	e7dc      	b.n	80059be <UART_SetConfig+0x306>
        pclk = HAL_RCC_GetSysClockFreq();
 8005a04:	f7fe f80c 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
        break;
 8005a08:	e7d9      	b.n	80059be <UART_SetConfig+0x306>
        pclk = (uint32_t) LSE_VALUE;
 8005a0a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005a0e:	e7d8      	b.n	80059c2 <UART_SetConfig+0x30a>
    switch (clocksource)
 8005a10:	2001      	movs	r0, #1
 8005a12:	e7eb      	b.n	80059ec <UART_SetConfig+0x334>
 8005a14:	2000      	movs	r0, #0
 8005a16:	e7e9      	b.n	80059ec <UART_SetConfig+0x334>
        ret = HAL_ERROR;
 8005a18:	2001      	movs	r0, #1
 8005a1a:	e7e7      	b.n	80059ec <UART_SetConfig+0x334>
 8005a1c:	2001      	movs	r0, #1
 8005a1e:	e7e5      	b.n	80059ec <UART_SetConfig+0x334>
          ret = HAL_ERROR;
 8005a20:	2001      	movs	r0, #1
 8005a22:	e7e3      	b.n	80059ec <UART_SetConfig+0x334>
    switch (clocksource)
 8005a24:	2001      	movs	r0, #1
 8005a26:	e7e1      	b.n	80059ec <UART_SetConfig+0x334>
 8005a28:	2000      	movs	r0, #0
 8005a2a:	e7df      	b.n	80059ec <UART_SetConfig+0x334>
        ret = HAL_ERROR;
 8005a2c:	2001      	movs	r0, #1
 8005a2e:	e7dd      	b.n	80059ec <UART_SetConfig+0x334>
    switch (clocksource)
 8005a30:	2001      	movs	r0, #1
 8005a32:	e7db      	b.n	80059ec <UART_SetConfig+0x334>
 8005a34:	2000      	movs	r0, #0
 8005a36:	e7d9      	b.n	80059ec <UART_SetConfig+0x334>
        ret = HAL_ERROR;
 8005a38:	2001      	movs	r0, #1
 8005a3a:	e7d7      	b.n	80059ec <UART_SetConfig+0x334>
 8005a3c:	00f42400 	.word	0x00f42400
 8005a40:	08008c08 	.word	0x08008c08

08005a44 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a44:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005a46:	f013 0f01 	tst.w	r3, #1
 8005a4a:	d006      	beq.n	8005a5a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a4c:	6802      	ldr	r2, [r0, #0]
 8005a4e:	6853      	ldr	r3, [r2, #4]
 8005a50:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005a54:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005a56:	430b      	orrs	r3, r1
 8005a58:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a5a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005a5c:	f013 0f02 	tst.w	r3, #2
 8005a60:	d006      	beq.n	8005a70 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a62:	6802      	ldr	r2, [r0, #0]
 8005a64:	6853      	ldr	r3, [r2, #4]
 8005a66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a6a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8005a6c:	430b      	orrs	r3, r1
 8005a6e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a70:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005a72:	f013 0f04 	tst.w	r3, #4
 8005a76:	d006      	beq.n	8005a86 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a78:	6802      	ldr	r2, [r0, #0]
 8005a7a:	6853      	ldr	r3, [r2, #4]
 8005a7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a80:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8005a82:	430b      	orrs	r3, r1
 8005a84:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a86:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005a88:	f013 0f08 	tst.w	r3, #8
 8005a8c:	d006      	beq.n	8005a9c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a8e:	6802      	ldr	r2, [r0, #0]
 8005a90:	6853      	ldr	r3, [r2, #4]
 8005a92:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005a96:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a9c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005a9e:	f013 0f10 	tst.w	r3, #16
 8005aa2:	d006      	beq.n	8005ab2 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aa4:	6802      	ldr	r2, [r0, #0]
 8005aa6:	6893      	ldr	r3, [r2, #8]
 8005aa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005aac:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8005aae:	430b      	orrs	r3, r1
 8005ab0:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ab2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005ab4:	f013 0f20 	tst.w	r3, #32
 8005ab8:	d006      	beq.n	8005ac8 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005aba:	6802      	ldr	r2, [r0, #0]
 8005abc:	6893      	ldr	r3, [r2, #8]
 8005abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ac2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005ac4:	430b      	orrs	r3, r1
 8005ac6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ac8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005aca:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005ace:	d00a      	beq.n	8005ae6 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ad0:	6802      	ldr	r2, [r0, #0]
 8005ad2:	6853      	ldr	r3, [r2, #4]
 8005ad4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ad8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005ada:	430b      	orrs	r3, r1
 8005adc:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ade:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005ae0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ae4:	d00b      	beq.n	8005afe <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ae6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005ae8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005aec:	d006      	beq.n	8005afc <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005aee:	6802      	ldr	r2, [r0, #0]
 8005af0:	6853      	ldr	r3, [r2, #4]
 8005af2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005af6:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8005af8:	430b      	orrs	r3, r1
 8005afa:	6053      	str	r3, [r2, #4]
}
 8005afc:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005afe:	6802      	ldr	r2, [r0, #0]
 8005b00:	6853      	ldr	r3, [r2, #4]
 8005b02:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005b06:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005b08:	430b      	orrs	r3, r1
 8005b0a:	6053      	str	r3, [r2, #4]
 8005b0c:	e7eb      	b.n	8005ae6 <UART_AdvFeatureConfig+0xa2>

08005b0e <UART_WaitOnFlagUntilTimeout>:
{
 8005b0e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b12:	4605      	mov	r5, r0
 8005b14:	460f      	mov	r7, r1
 8005b16:	4616      	mov	r6, r2
 8005b18:	4699      	mov	r9, r3
 8005b1a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b1e:	682b      	ldr	r3, [r5, #0]
 8005b20:	69dc      	ldr	r4, [r3, #28]
 8005b22:	ea37 0404 	bics.w	r4, r7, r4
 8005b26:	bf0c      	ite	eq
 8005b28:	2401      	moveq	r4, #1
 8005b2a:	2400      	movne	r4, #0
 8005b2c:	42b4      	cmp	r4, r6
 8005b2e:	d132      	bne.n	8005b96 <UART_WaitOnFlagUntilTimeout+0x88>
    if (Timeout != HAL_MAX_DELAY)
 8005b30:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005b34:	d0f3      	beq.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b36:	f7fc fbc5 	bl	80022c4 <HAL_GetTick>
 8005b3a:	eba0 0009 	sub.w	r0, r0, r9
 8005b3e:	4540      	cmp	r0, r8
 8005b40:	d82c      	bhi.n	8005b9c <UART_WaitOnFlagUntilTimeout+0x8e>
 8005b42:	f1b8 0f00 	cmp.w	r8, #0
 8005b46:	d02b      	beq.n	8005ba0 <UART_WaitOnFlagUntilTimeout+0x92>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005b48:	682b      	ldr	r3, [r5, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	f012 0f04 	tst.w	r2, #4
 8005b50:	d0e5      	beq.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b52:	69da      	ldr	r2, [r3, #28]
 8005b54:	f012 0f08 	tst.w	r2, #8
 8005b58:	d111      	bne.n	8005b7e <UART_WaitOnFlagUntilTimeout+0x70>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b5a:	69da      	ldr	r2, [r3, #28]
 8005b5c:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005b60:	d0dd      	beq.n	8005b1e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b66:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8005b68:	4628      	mov	r0, r5
 8005b6a:	f7ff fd7a 	bl	8005662 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b6e:	2320      	movs	r3, #32
 8005b70:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 8005b74:	2300      	movs	r3, #0
 8005b76:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 8005b7a:	2003      	movs	r0, #3
 8005b7c:	e00c      	b.n	8005b98 <UART_WaitOnFlagUntilTimeout+0x8a>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b7e:	2408      	movs	r4, #8
 8005b80:	621c      	str	r4, [r3, #32]
           UART_EndRxTransfer(huart);
 8005b82:	4628      	mov	r0, r5
 8005b84:	f7ff fd6d 	bl	8005662 <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b88:	f8c5 4090 	str.w	r4, [r5, #144]	; 0x90
           __HAL_UNLOCK(huart);
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
           return HAL_ERROR;
 8005b92:	2001      	movs	r0, #1
 8005b94:	e000      	b.n	8005b98 <UART_WaitOnFlagUntilTimeout+0x8a>
  return HAL_OK;
 8005b96:	2000      	movs	r0, #0
}
 8005b98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8005b9c:	2003      	movs	r0, #3
 8005b9e:	e7fb      	b.n	8005b98 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ba0:	2003      	movs	r0, #3
 8005ba2:	e7f9      	b.n	8005b98 <UART_WaitOnFlagUntilTimeout+0x8a>

08005ba4 <UART_CheckIdleState>:
{
 8005ba4:	b530      	push	{r4, r5, lr}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005baa:	2300      	movs	r3, #0
 8005bac:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 8005bb0:	f7fc fb88 	bl	80022c4 <HAL_GetTick>
 8005bb4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005bb6:	6822      	ldr	r2, [r4, #0]
 8005bb8:	6812      	ldr	r2, [r2, #0]
 8005bba:	f012 0f08 	tst.w	r2, #8
 8005bbe:	d110      	bne.n	8005be2 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bc0:	6823      	ldr	r3, [r4, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f013 0f04 	tst.w	r3, #4
 8005bc8:	d128      	bne.n	8005c1c <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8005bca:	2320      	movs	r3, #32
 8005bcc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005bd0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bd8:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 8005bda:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005bde:	b003      	add	sp, #12
 8005be0:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005be2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005be6:	9300      	str	r3, [sp, #0]
 8005be8:	4603      	mov	r3, r0
 8005bea:	2200      	movs	r2, #0
 8005bec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	f7ff ff8c 	bl	8005b0e <UART_WaitOnFlagUntilTimeout>
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	d0e2      	beq.n	8005bc0 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005bfa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfc:	e852 3f00 	ldrex	r3, [r2]
 8005c00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c04:	e842 3100 	strex	r1, r3, [r2]
 8005c08:	2900      	cmp	r1, #0
 8005c0a:	d1f6      	bne.n	8005bfa <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8005c0c:	2320      	movs	r3, #32
 8005c0e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      __HAL_UNLOCK(huart);
 8005c12:	2300      	movs	r3, #0
 8005c14:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8005c18:	2003      	movs	r0, #3
 8005c1a:	e7e0      	b.n	8005bde <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c20:	9300      	str	r3, [sp, #0]
 8005c22:	462b      	mov	r3, r5
 8005c24:	2200      	movs	r2, #0
 8005c26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	f7ff ff6f 	bl	8005b0e <UART_WaitOnFlagUntilTimeout>
 8005c30:	2800      	cmp	r0, #0
 8005c32:	d0ca      	beq.n	8005bca <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c34:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c36:	e852 3f00 	ldrex	r3, [r2]
 8005c3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3e:	e842 3100 	strex	r1, r3, [r2]
 8005c42:	2900      	cmp	r1, #0
 8005c44:	d1f6      	bne.n	8005c34 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c46:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c48:	f102 0308 	add.w	r3, r2, #8
 8005c4c:	e853 3f00 	ldrex	r3, [r3]
 8005c50:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c54:	3208      	adds	r2, #8
 8005c56:	e842 3100 	strex	r1, r3, [r2]
 8005c5a:	2900      	cmp	r1, #0
 8005c5c:	d1f3      	bne.n	8005c46 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8005c5e:	2320      	movs	r3, #32
 8005c60:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      __HAL_UNLOCK(huart);
 8005c64:	2300      	movs	r3, #0
 8005c66:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8005c6a:	2003      	movs	r0, #3
 8005c6c:	e7b7      	b.n	8005bde <UART_CheckIdleState+0x3a>

08005c6e <HAL_UART_Init>:
  if (huart == NULL)
 8005c6e:	b378      	cbz	r0, 8005cd0 <HAL_UART_Init+0x62>
{
 8005c70:	b510      	push	{r4, lr}
 8005c72:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005c74:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8005c78:	b30b      	cbz	r3, 8005cbe <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8005c7a:	2324      	movs	r3, #36	; 0x24
 8005c7c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8005c80:	6822      	ldr	r2, [r4, #0]
 8005c82:	6813      	ldr	r3, [r2, #0]
 8005c84:	f023 0301 	bic.w	r3, r3, #1
 8005c88:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	f7ff fd14 	bl	80056b8 <UART_SetConfig>
 8005c90:	2801      	cmp	r0, #1
 8005c92:	d013      	beq.n	8005cbc <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005c96:	b9bb      	cbnz	r3, 8005cc8 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c98:	6822      	ldr	r2, [r4, #0]
 8005c9a:	6853      	ldr	r3, [r2, #4]
 8005c9c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005ca0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ca2:	6822      	ldr	r2, [r4, #0]
 8005ca4:	6893      	ldr	r3, [r2, #8]
 8005ca6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8005caa:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8005cac:	6822      	ldr	r2, [r4, #0]
 8005cae:	6813      	ldr	r3, [r2, #0]
 8005cb0:	f043 0301 	orr.w	r3, r3, #1
 8005cb4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	f7ff ff74 	bl	8005ba4 <UART_CheckIdleState>
}
 8005cbc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8005cbe:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8005cc2:	f7fc f955 	bl	8001f70 <HAL_UART_MspInit>
 8005cc6:	e7d8      	b.n	8005c7a <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f7ff febb 	bl	8005a44 <UART_AdvFeatureConfig>
 8005cce:	e7e3      	b.n	8005c98 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8005cd0:	2001      	movs	r0, #1
}
 8005cd2:	4770      	bx	lr

08005cd4 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cd4:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005cd6:	b92b      	cbnz	r3, 8005ce4 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005cde:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8005ce2:	4770      	bx	lr
{
 8005ce4:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ce6:	6803      	ldr	r3, [r0, #0]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005cee:	6899      	ldr	r1, [r3, #8]
 8005cf0:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cf2:	4d09      	ldr	r5, [pc, #36]	; (8005d18 <UARTEx_SetNbDataToProcess+0x44>)
 8005cf4:	5c6b      	ldrb	r3, [r5, r1]
 8005cf6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005cf8:	4c08      	ldr	r4, [pc, #32]	; (8005d1c <UARTEx_SetNbDataToProcess+0x48>)
 8005cfa:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cfc:	fb93 f3f1 	sdiv	r3, r3, r1
 8005d00:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d04:	5cab      	ldrb	r3, [r5, r2]
 8005d06:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d08:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d0a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d0e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8005d12:	bc30      	pop	{r4, r5}
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	08008c28 	.word	0x08008c28
 8005d1c:	08008c20 	.word	0x08008c20

08005d20 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8005d20:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d018      	beq.n	8005d5a <HAL_UARTEx_DisableFifoMode+0x3a>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005d2e:	2324      	movs	r3, #36	; 0x24
 8005d30:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d34:	6803      	ldr	r3, [r0, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005d38:	6819      	ldr	r1, [r3, #0]
 8005d3a:	f021 0101 	bic.w	r1, r1, #1
 8005d3e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d40:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d44:	2300      	movs	r3, #0
 8005d46:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d48:	6801      	ldr	r1, [r0, #0]
 8005d4a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8005d52:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8005d56:	4618      	mov	r0, r3
 8005d58:	4770      	bx	lr
  __HAL_LOCK(huart);
 8005d5a:	2002      	movs	r0, #2
}
 8005d5c:	4770      	bx	lr

08005d5e <HAL_UARTEx_SetTxFifoThreshold>:
{
 8005d5e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005d60:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d01d      	beq.n	8005da4 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8005d68:	4604      	mov	r4, r0
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005d70:	2324      	movs	r3, #36	; 0x24
 8005d72:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d76:	6803      	ldr	r3, [r0, #0]
 8005d78:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	f022 0201 	bic.w	r2, r2, #1
 8005d80:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005d82:	6802      	ldr	r2, [r0, #0]
 8005d84:	6893      	ldr	r3, [r2, #8]
 8005d86:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8005d8a:	4319      	orrs	r1, r3
 8005d8c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005d8e:	f7ff ffa1 	bl	8005cd4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005d96:	2320      	movs	r3, #32
 8005d98:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005da2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005da4:	2002      	movs	r0, #2
 8005da6:	e7fc      	b.n	8005da2 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08005da8 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8005da8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005daa:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d01d      	beq.n	8005dee <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8005db2:	4604      	mov	r4, r0
 8005db4:	2301      	movs	r3, #1
 8005db6:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005dba:	2324      	movs	r3, #36	; 0x24
 8005dbc:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dc0:	6803      	ldr	r3, [r0, #0]
 8005dc2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	f022 0201 	bic.w	r2, r2, #1
 8005dca:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005dcc:	6802      	ldr	r2, [r0, #0]
 8005dce:	6893      	ldr	r3, [r2, #8]
 8005dd0:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8005dd4:	4319      	orrs	r1, r3
 8005dd6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005dd8:	f7ff ff7c 	bl	8005cd4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ddc:	6823      	ldr	r3, [r4, #0]
 8005dde:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005de0:	2320      	movs	r3, #32
 8005de2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8005de6:	2000      	movs	r0, #0
 8005de8:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005dec:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005dee:	2002      	movs	r0, #2
 8005df0:	e7fc      	b.n	8005dec <HAL_UARTEx_SetRxFifoThreshold+0x44>

08005df2 <__cvt>:
 8005df2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005df6:	ec55 4b10 	vmov	r4, r5, d0
 8005dfa:	2d00      	cmp	r5, #0
 8005dfc:	460e      	mov	r6, r1
 8005dfe:	4619      	mov	r1, r3
 8005e00:	462b      	mov	r3, r5
 8005e02:	bfb4      	ite	lt
 8005e04:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005e08:	2300      	movge	r3, #0
 8005e0a:	4691      	mov	r9, r2
 8005e0c:	bfbf      	itttt	lt
 8005e0e:	4622      	movlt	r2, r4
 8005e10:	461d      	movlt	r5, r3
 8005e12:	232d      	movlt	r3, #45	; 0x2d
 8005e14:	4614      	movlt	r4, r2
 8005e16:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e1a:	700b      	strb	r3, [r1, #0]
 8005e1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e1e:	f023 0820 	bic.w	r8, r3, #32
 8005e22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e26:	d005      	beq.n	8005e34 <__cvt+0x42>
 8005e28:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e2c:	d100      	bne.n	8005e30 <__cvt+0x3e>
 8005e2e:	3601      	adds	r6, #1
 8005e30:	2102      	movs	r1, #2
 8005e32:	e000      	b.n	8005e36 <__cvt+0x44>
 8005e34:	2103      	movs	r1, #3
 8005e36:	ab03      	add	r3, sp, #12
 8005e38:	4632      	mov	r2, r6
 8005e3a:	9301      	str	r3, [sp, #4]
 8005e3c:	ab02      	add	r3, sp, #8
 8005e3e:	ec45 4b10 	vmov	d0, r4, r5
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	4653      	mov	r3, sl
 8005e46:	f000 fe7f 	bl	8006b48 <_dtoa_r>
 8005e4a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e4e:	4607      	mov	r7, r0
 8005e50:	d102      	bne.n	8005e58 <__cvt+0x66>
 8005e52:	f019 0f01 	tst.w	r9, #1
 8005e56:	d022      	beq.n	8005e9e <__cvt+0xac>
 8005e58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e5c:	eb07 0906 	add.w	r9, r7, r6
 8005e60:	d110      	bne.n	8005e84 <__cvt+0x92>
 8005e62:	783b      	ldrb	r3, [r7, #0]
 8005e64:	2b30      	cmp	r3, #48	; 0x30
 8005e66:	d10a      	bne.n	8005e7e <__cvt+0x8c>
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	4629      	mov	r1, r5
 8005e70:	f7fa fe0e 	bl	8000a90 <__aeabi_dcmpeq>
 8005e74:	b918      	cbnz	r0, 8005e7e <__cvt+0x8c>
 8005e76:	f1c6 0601 	rsb	r6, r6, #1
 8005e7a:	f8ca 6000 	str.w	r6, [sl]
 8005e7e:	f8da 3000 	ldr.w	r3, [sl]
 8005e82:	4499      	add	r9, r3
 8005e84:	2200      	movs	r2, #0
 8005e86:	2300      	movs	r3, #0
 8005e88:	4620      	mov	r0, r4
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	f7fa fe00 	bl	8000a90 <__aeabi_dcmpeq>
 8005e90:	b108      	cbz	r0, 8005e96 <__cvt+0xa4>
 8005e92:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e96:	2230      	movs	r2, #48	; 0x30
 8005e98:	9b03      	ldr	r3, [sp, #12]
 8005e9a:	454b      	cmp	r3, r9
 8005e9c:	d307      	bcc.n	8005eae <__cvt+0xbc>
 8005e9e:	9b03      	ldr	r3, [sp, #12]
 8005ea0:	4638      	mov	r0, r7
 8005ea2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ea4:	1bdb      	subs	r3, r3, r7
 8005ea6:	6013      	str	r3, [r2, #0]
 8005ea8:	b004      	add	sp, #16
 8005eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eae:	1c59      	adds	r1, r3, #1
 8005eb0:	9103      	str	r1, [sp, #12]
 8005eb2:	701a      	strb	r2, [r3, #0]
 8005eb4:	e7f0      	b.n	8005e98 <__cvt+0xa6>

08005eb6 <__exponent>:
 8005eb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005eb8:	2900      	cmp	r1, #0
 8005eba:	4603      	mov	r3, r0
 8005ebc:	bfb8      	it	lt
 8005ebe:	4249      	neglt	r1, r1
 8005ec0:	f803 2b02 	strb.w	r2, [r3], #2
 8005ec4:	bfb4      	ite	lt
 8005ec6:	222d      	movlt	r2, #45	; 0x2d
 8005ec8:	222b      	movge	r2, #43	; 0x2b
 8005eca:	2909      	cmp	r1, #9
 8005ecc:	7042      	strb	r2, [r0, #1]
 8005ece:	dd29      	ble.n	8005f24 <__exponent+0x6e>
 8005ed0:	f10d 0207 	add.w	r2, sp, #7
 8005ed4:	260a      	movs	r6, #10
 8005ed6:	4617      	mov	r7, r2
 8005ed8:	4694      	mov	ip, r2
 8005eda:	3a01      	subs	r2, #1
 8005edc:	fb91 f5f6 	sdiv	r5, r1, r6
 8005ee0:	fb06 1415 	mls	r4, r6, r5, r1
 8005ee4:	3430      	adds	r4, #48	; 0x30
 8005ee6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005eea:	460c      	mov	r4, r1
 8005eec:	4629      	mov	r1, r5
 8005eee:	2c63      	cmp	r4, #99	; 0x63
 8005ef0:	dcf2      	bgt.n	8005ed8 <__exponent+0x22>
 8005ef2:	3130      	adds	r1, #48	; 0x30
 8005ef4:	f1ac 0402 	sub.w	r4, ip, #2
 8005ef8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005efc:	1c41      	adds	r1, r0, #1
 8005efe:	4622      	mov	r2, r4
 8005f00:	42ba      	cmp	r2, r7
 8005f02:	d30a      	bcc.n	8005f1a <__exponent+0x64>
 8005f04:	f10d 0209 	add.w	r2, sp, #9
 8005f08:	eba2 020c 	sub.w	r2, r2, ip
 8005f0c:	42bc      	cmp	r4, r7
 8005f0e:	bf88      	it	hi
 8005f10:	2200      	movhi	r2, #0
 8005f12:	4413      	add	r3, r2
 8005f14:	1a18      	subs	r0, r3, r0
 8005f16:	b003      	add	sp, #12
 8005f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f1a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005f1e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005f22:	e7ed      	b.n	8005f00 <__exponent+0x4a>
 8005f24:	2330      	movs	r3, #48	; 0x30
 8005f26:	3130      	adds	r1, #48	; 0x30
 8005f28:	7083      	strb	r3, [r0, #2]
 8005f2a:	1d03      	adds	r3, r0, #4
 8005f2c:	70c1      	strb	r1, [r0, #3]
 8005f2e:	e7f1      	b.n	8005f14 <__exponent+0x5e>

08005f30 <_printf_float>:
 8005f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f34:	ed2d 8b02 	vpush	{d8}
 8005f38:	b08d      	sub	sp, #52	; 0x34
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	4616      	mov	r6, r2
 8005f3e:	461f      	mov	r7, r3
 8005f40:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f44:	4605      	mov	r5, r0
 8005f46:	f000 fce9 	bl	800691c <_localeconv_r>
 8005f4a:	f8d0 a000 	ldr.w	sl, [r0]
 8005f4e:	4650      	mov	r0, sl
 8005f50:	f7fa f972 	bl	8000238 <strlen>
 8005f54:	2300      	movs	r3, #0
 8005f56:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f5a:	ee08 0a10 	vmov	s16, r0
 8005f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	9305      	str	r3, [sp, #20]
 8005f64:	f8d8 3000 	ldr.w	r3, [r8]
 8005f68:	3307      	adds	r3, #7
 8005f6a:	f023 0307 	bic.w	r3, r3, #7
 8005f6e:	f103 0208 	add.w	r2, r3, #8
 8005f72:	f8c8 2000 	str.w	r2, [r8]
 8005f76:	f04f 32ff 	mov.w	r2, #4294967295
 8005f7a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f82:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f86:	9307      	str	r3, [sp, #28]
 8005f88:	4b9f      	ldr	r3, [pc, #636]	; (8006208 <_printf_float+0x2d8>)
 8005f8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005f92:	f7fa fdaf 	bl	8000af4 <__aeabi_dcmpun>
 8005f96:	bb88      	cbnz	r0, 8005ffc <_printf_float+0xcc>
 8005f98:	f04f 32ff 	mov.w	r2, #4294967295
 8005f9c:	4b9a      	ldr	r3, [pc, #616]	; (8006208 <_printf_float+0x2d8>)
 8005f9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fa2:	f7fa fd89 	bl	8000ab8 <__aeabi_dcmple>
 8005fa6:	bb48      	cbnz	r0, 8005ffc <_printf_float+0xcc>
 8005fa8:	2200      	movs	r2, #0
 8005faa:	2300      	movs	r3, #0
 8005fac:	4640      	mov	r0, r8
 8005fae:	4649      	mov	r1, r9
 8005fb0:	f7fa fd78 	bl	8000aa4 <__aeabi_dcmplt>
 8005fb4:	b110      	cbz	r0, 8005fbc <_printf_float+0x8c>
 8005fb6:	232d      	movs	r3, #45	; 0x2d
 8005fb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fbc:	4a93      	ldr	r2, [pc, #588]	; (800620c <_printf_float+0x2dc>)
 8005fbe:	4b94      	ldr	r3, [pc, #592]	; (8006210 <_printf_float+0x2e0>)
 8005fc0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005fc4:	bf94      	ite	ls
 8005fc6:	4690      	movls	r8, r2
 8005fc8:	4698      	movhi	r8, r3
 8005fca:	2303      	movs	r3, #3
 8005fcc:	f04f 0900 	mov.w	r9, #0
 8005fd0:	6123      	str	r3, [r4, #16]
 8005fd2:	9b05      	ldr	r3, [sp, #20]
 8005fd4:	f023 0304 	bic.w	r3, r3, #4
 8005fd8:	6023      	str	r3, [r4, #0]
 8005fda:	4633      	mov	r3, r6
 8005fdc:	aa0b      	add	r2, sp, #44	; 0x2c
 8005fde:	4621      	mov	r1, r4
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	9700      	str	r7, [sp, #0]
 8005fe4:	f000 f9da 	bl	800639c <_printf_common>
 8005fe8:	3001      	adds	r0, #1
 8005fea:	f040 8090 	bne.w	800610e <_printf_float+0x1de>
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff2:	b00d      	add	sp, #52	; 0x34
 8005ff4:	ecbd 8b02 	vpop	{d8}
 8005ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffc:	4642      	mov	r2, r8
 8005ffe:	464b      	mov	r3, r9
 8006000:	4640      	mov	r0, r8
 8006002:	4649      	mov	r1, r9
 8006004:	f7fa fd76 	bl	8000af4 <__aeabi_dcmpun>
 8006008:	b140      	cbz	r0, 800601c <_printf_float+0xec>
 800600a:	464b      	mov	r3, r9
 800600c:	4a81      	ldr	r2, [pc, #516]	; (8006214 <_printf_float+0x2e4>)
 800600e:	2b00      	cmp	r3, #0
 8006010:	bfbc      	itt	lt
 8006012:	232d      	movlt	r3, #45	; 0x2d
 8006014:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006018:	4b7f      	ldr	r3, [pc, #508]	; (8006218 <_printf_float+0x2e8>)
 800601a:	e7d1      	b.n	8005fc0 <_printf_float+0x90>
 800601c:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006020:	6863      	ldr	r3, [r4, #4]
 8006022:	9206      	str	r2, [sp, #24]
 8006024:	1c5a      	adds	r2, r3, #1
 8006026:	d13f      	bne.n	80060a8 <_printf_float+0x178>
 8006028:	2306      	movs	r3, #6
 800602a:	6063      	str	r3, [r4, #4]
 800602c:	9b05      	ldr	r3, [sp, #20]
 800602e:	4628      	mov	r0, r5
 8006030:	6861      	ldr	r1, [r4, #4]
 8006032:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006036:	2300      	movs	r3, #0
 8006038:	9303      	str	r3, [sp, #12]
 800603a:	ab0a      	add	r3, sp, #40	; 0x28
 800603c:	6022      	str	r2, [r4, #0]
 800603e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006042:	ab09      	add	r3, sp, #36	; 0x24
 8006044:	ec49 8b10 	vmov	d0, r8, r9
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800604e:	f7ff fed0 	bl	8005df2 <__cvt>
 8006052:	9b06      	ldr	r3, [sp, #24]
 8006054:	4680      	mov	r8, r0
 8006056:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006058:	2b47      	cmp	r3, #71	; 0x47
 800605a:	d108      	bne.n	800606e <_printf_float+0x13e>
 800605c:	1cc8      	adds	r0, r1, #3
 800605e:	db02      	blt.n	8006066 <_printf_float+0x136>
 8006060:	6863      	ldr	r3, [r4, #4]
 8006062:	4299      	cmp	r1, r3
 8006064:	dd41      	ble.n	80060ea <_printf_float+0x1ba>
 8006066:	f1ab 0302 	sub.w	r3, fp, #2
 800606a:	fa5f fb83 	uxtb.w	fp, r3
 800606e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006072:	d820      	bhi.n	80060b6 <_printf_float+0x186>
 8006074:	3901      	subs	r1, #1
 8006076:	465a      	mov	r2, fp
 8006078:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800607c:	9109      	str	r1, [sp, #36]	; 0x24
 800607e:	f7ff ff1a 	bl	8005eb6 <__exponent>
 8006082:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006084:	4681      	mov	r9, r0
 8006086:	1813      	adds	r3, r2, r0
 8006088:	2a01      	cmp	r2, #1
 800608a:	6123      	str	r3, [r4, #16]
 800608c:	dc02      	bgt.n	8006094 <_printf_float+0x164>
 800608e:	6822      	ldr	r2, [r4, #0]
 8006090:	07d2      	lsls	r2, r2, #31
 8006092:	d501      	bpl.n	8006098 <_printf_float+0x168>
 8006094:	3301      	adds	r3, #1
 8006096:	6123      	str	r3, [r4, #16]
 8006098:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800609c:	2b00      	cmp	r3, #0
 800609e:	d09c      	beq.n	8005fda <_printf_float+0xaa>
 80060a0:	232d      	movs	r3, #45	; 0x2d
 80060a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a6:	e798      	b.n	8005fda <_printf_float+0xaa>
 80060a8:	9a06      	ldr	r2, [sp, #24]
 80060aa:	2a47      	cmp	r2, #71	; 0x47
 80060ac:	d1be      	bne.n	800602c <_printf_float+0xfc>
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1bc      	bne.n	800602c <_printf_float+0xfc>
 80060b2:	2301      	movs	r3, #1
 80060b4:	e7b9      	b.n	800602a <_printf_float+0xfa>
 80060b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80060ba:	d118      	bne.n	80060ee <_printf_float+0x1be>
 80060bc:	2900      	cmp	r1, #0
 80060be:	6863      	ldr	r3, [r4, #4]
 80060c0:	dd0b      	ble.n	80060da <_printf_float+0x1aa>
 80060c2:	6121      	str	r1, [r4, #16]
 80060c4:	b913      	cbnz	r3, 80060cc <_printf_float+0x19c>
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	07d0      	lsls	r0, r2, #31
 80060ca:	d502      	bpl.n	80060d2 <_printf_float+0x1a2>
 80060cc:	3301      	adds	r3, #1
 80060ce:	440b      	add	r3, r1
 80060d0:	6123      	str	r3, [r4, #16]
 80060d2:	f04f 0900 	mov.w	r9, #0
 80060d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80060d8:	e7de      	b.n	8006098 <_printf_float+0x168>
 80060da:	b913      	cbnz	r3, 80060e2 <_printf_float+0x1b2>
 80060dc:	6822      	ldr	r2, [r4, #0]
 80060de:	07d2      	lsls	r2, r2, #31
 80060e0:	d501      	bpl.n	80060e6 <_printf_float+0x1b6>
 80060e2:	3302      	adds	r3, #2
 80060e4:	e7f4      	b.n	80060d0 <_printf_float+0x1a0>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e7f2      	b.n	80060d0 <_printf_float+0x1a0>
 80060ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80060ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060f0:	4299      	cmp	r1, r3
 80060f2:	db05      	blt.n	8006100 <_printf_float+0x1d0>
 80060f4:	6823      	ldr	r3, [r4, #0]
 80060f6:	6121      	str	r1, [r4, #16]
 80060f8:	07d8      	lsls	r0, r3, #31
 80060fa:	d5ea      	bpl.n	80060d2 <_printf_float+0x1a2>
 80060fc:	1c4b      	adds	r3, r1, #1
 80060fe:	e7e7      	b.n	80060d0 <_printf_float+0x1a0>
 8006100:	2900      	cmp	r1, #0
 8006102:	bfd4      	ite	le
 8006104:	f1c1 0202 	rsble	r2, r1, #2
 8006108:	2201      	movgt	r2, #1
 800610a:	4413      	add	r3, r2
 800610c:	e7e0      	b.n	80060d0 <_printf_float+0x1a0>
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	055a      	lsls	r2, r3, #21
 8006112:	d407      	bmi.n	8006124 <_printf_float+0x1f4>
 8006114:	6923      	ldr	r3, [r4, #16]
 8006116:	4642      	mov	r2, r8
 8006118:	4631      	mov	r1, r6
 800611a:	4628      	mov	r0, r5
 800611c:	47b8      	blx	r7
 800611e:	3001      	adds	r0, #1
 8006120:	d12c      	bne.n	800617c <_printf_float+0x24c>
 8006122:	e764      	b.n	8005fee <_printf_float+0xbe>
 8006124:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006128:	f240 80e0 	bls.w	80062ec <_printf_float+0x3bc>
 800612c:	2200      	movs	r2, #0
 800612e:	2300      	movs	r3, #0
 8006130:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006134:	f7fa fcac 	bl	8000a90 <__aeabi_dcmpeq>
 8006138:	2800      	cmp	r0, #0
 800613a:	d034      	beq.n	80061a6 <_printf_float+0x276>
 800613c:	2301      	movs	r3, #1
 800613e:	4a37      	ldr	r2, [pc, #220]	; (800621c <_printf_float+0x2ec>)
 8006140:	4631      	mov	r1, r6
 8006142:	4628      	mov	r0, r5
 8006144:	47b8      	blx	r7
 8006146:	3001      	adds	r0, #1
 8006148:	f43f af51 	beq.w	8005fee <_printf_float+0xbe>
 800614c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006150:	429a      	cmp	r2, r3
 8006152:	db02      	blt.n	800615a <_printf_float+0x22a>
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	07d8      	lsls	r0, r3, #31
 8006158:	d510      	bpl.n	800617c <_printf_float+0x24c>
 800615a:	ee18 3a10 	vmov	r3, s16
 800615e:	4652      	mov	r2, sl
 8006160:	4631      	mov	r1, r6
 8006162:	4628      	mov	r0, r5
 8006164:	47b8      	blx	r7
 8006166:	3001      	adds	r0, #1
 8006168:	f43f af41 	beq.w	8005fee <_printf_float+0xbe>
 800616c:	f04f 0800 	mov.w	r8, #0
 8006170:	f104 091a 	add.w	r9, r4, #26
 8006174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006176:	3b01      	subs	r3, #1
 8006178:	4543      	cmp	r3, r8
 800617a:	dc09      	bgt.n	8006190 <_printf_float+0x260>
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	079b      	lsls	r3, r3, #30
 8006180:	f100 8107 	bmi.w	8006392 <_printf_float+0x462>
 8006184:	68e0      	ldr	r0, [r4, #12]
 8006186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006188:	4298      	cmp	r0, r3
 800618a:	bfb8      	it	lt
 800618c:	4618      	movlt	r0, r3
 800618e:	e730      	b.n	8005ff2 <_printf_float+0xc2>
 8006190:	2301      	movs	r3, #1
 8006192:	464a      	mov	r2, r9
 8006194:	4631      	mov	r1, r6
 8006196:	4628      	mov	r0, r5
 8006198:	47b8      	blx	r7
 800619a:	3001      	adds	r0, #1
 800619c:	f43f af27 	beq.w	8005fee <_printf_float+0xbe>
 80061a0:	f108 0801 	add.w	r8, r8, #1
 80061a4:	e7e6      	b.n	8006174 <_printf_float+0x244>
 80061a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	dc39      	bgt.n	8006220 <_printf_float+0x2f0>
 80061ac:	2301      	movs	r3, #1
 80061ae:	4a1b      	ldr	r2, [pc, #108]	; (800621c <_printf_float+0x2ec>)
 80061b0:	4631      	mov	r1, r6
 80061b2:	4628      	mov	r0, r5
 80061b4:	47b8      	blx	r7
 80061b6:	3001      	adds	r0, #1
 80061b8:	f43f af19 	beq.w	8005fee <_printf_float+0xbe>
 80061bc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80061c0:	4313      	orrs	r3, r2
 80061c2:	d102      	bne.n	80061ca <_printf_float+0x29a>
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	07d9      	lsls	r1, r3, #31
 80061c8:	d5d8      	bpl.n	800617c <_printf_float+0x24c>
 80061ca:	ee18 3a10 	vmov	r3, s16
 80061ce:	4652      	mov	r2, sl
 80061d0:	4631      	mov	r1, r6
 80061d2:	4628      	mov	r0, r5
 80061d4:	47b8      	blx	r7
 80061d6:	3001      	adds	r0, #1
 80061d8:	f43f af09 	beq.w	8005fee <_printf_float+0xbe>
 80061dc:	f04f 0900 	mov.w	r9, #0
 80061e0:	f104 0a1a 	add.w	sl, r4, #26
 80061e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e6:	425b      	negs	r3, r3
 80061e8:	454b      	cmp	r3, r9
 80061ea:	dc01      	bgt.n	80061f0 <_printf_float+0x2c0>
 80061ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ee:	e792      	b.n	8006116 <_printf_float+0x1e6>
 80061f0:	2301      	movs	r3, #1
 80061f2:	4652      	mov	r2, sl
 80061f4:	4631      	mov	r1, r6
 80061f6:	4628      	mov	r0, r5
 80061f8:	47b8      	blx	r7
 80061fa:	3001      	adds	r0, #1
 80061fc:	f43f aef7 	beq.w	8005fee <_printf_float+0xbe>
 8006200:	f109 0901 	add.w	r9, r9, #1
 8006204:	e7ee      	b.n	80061e4 <_printf_float+0x2b4>
 8006206:	bf00      	nop
 8006208:	7fefffff 	.word	0x7fefffff
 800620c:	08008c30 	.word	0x08008c30
 8006210:	08008c34 	.word	0x08008c34
 8006214:	08008c38 	.word	0x08008c38
 8006218:	08008c3c 	.word	0x08008c3c
 800621c:	08008c40 	.word	0x08008c40
 8006220:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006222:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006224:	429a      	cmp	r2, r3
 8006226:	bfa8      	it	ge
 8006228:	461a      	movge	r2, r3
 800622a:	2a00      	cmp	r2, #0
 800622c:	4691      	mov	r9, r2
 800622e:	dc37      	bgt.n	80062a0 <_printf_float+0x370>
 8006230:	f04f 0b00 	mov.w	fp, #0
 8006234:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006238:	f104 021a 	add.w	r2, r4, #26
 800623c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800623e:	9305      	str	r3, [sp, #20]
 8006240:	eba3 0309 	sub.w	r3, r3, r9
 8006244:	455b      	cmp	r3, fp
 8006246:	dc33      	bgt.n	80062b0 <_printf_float+0x380>
 8006248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800624c:	429a      	cmp	r2, r3
 800624e:	db3b      	blt.n	80062c8 <_printf_float+0x398>
 8006250:	6823      	ldr	r3, [r4, #0]
 8006252:	07da      	lsls	r2, r3, #31
 8006254:	d438      	bmi.n	80062c8 <_printf_float+0x398>
 8006256:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800625a:	eba2 0903 	sub.w	r9, r2, r3
 800625e:	9b05      	ldr	r3, [sp, #20]
 8006260:	1ad2      	subs	r2, r2, r3
 8006262:	4591      	cmp	r9, r2
 8006264:	bfa8      	it	ge
 8006266:	4691      	movge	r9, r2
 8006268:	f1b9 0f00 	cmp.w	r9, #0
 800626c:	dc35      	bgt.n	80062da <_printf_float+0x3aa>
 800626e:	f04f 0800 	mov.w	r8, #0
 8006272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006276:	f104 0a1a 	add.w	sl, r4, #26
 800627a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800627e:	1a9b      	subs	r3, r3, r2
 8006280:	eba3 0309 	sub.w	r3, r3, r9
 8006284:	4543      	cmp	r3, r8
 8006286:	f77f af79 	ble.w	800617c <_printf_float+0x24c>
 800628a:	2301      	movs	r3, #1
 800628c:	4652      	mov	r2, sl
 800628e:	4631      	mov	r1, r6
 8006290:	4628      	mov	r0, r5
 8006292:	47b8      	blx	r7
 8006294:	3001      	adds	r0, #1
 8006296:	f43f aeaa 	beq.w	8005fee <_printf_float+0xbe>
 800629a:	f108 0801 	add.w	r8, r8, #1
 800629e:	e7ec      	b.n	800627a <_printf_float+0x34a>
 80062a0:	4613      	mov	r3, r2
 80062a2:	4631      	mov	r1, r6
 80062a4:	4642      	mov	r2, r8
 80062a6:	4628      	mov	r0, r5
 80062a8:	47b8      	blx	r7
 80062aa:	3001      	adds	r0, #1
 80062ac:	d1c0      	bne.n	8006230 <_printf_float+0x300>
 80062ae:	e69e      	b.n	8005fee <_printf_float+0xbe>
 80062b0:	2301      	movs	r3, #1
 80062b2:	4631      	mov	r1, r6
 80062b4:	4628      	mov	r0, r5
 80062b6:	9205      	str	r2, [sp, #20]
 80062b8:	47b8      	blx	r7
 80062ba:	3001      	adds	r0, #1
 80062bc:	f43f ae97 	beq.w	8005fee <_printf_float+0xbe>
 80062c0:	f10b 0b01 	add.w	fp, fp, #1
 80062c4:	9a05      	ldr	r2, [sp, #20]
 80062c6:	e7b9      	b.n	800623c <_printf_float+0x30c>
 80062c8:	ee18 3a10 	vmov	r3, s16
 80062cc:	4652      	mov	r2, sl
 80062ce:	4631      	mov	r1, r6
 80062d0:	4628      	mov	r0, r5
 80062d2:	47b8      	blx	r7
 80062d4:	3001      	adds	r0, #1
 80062d6:	d1be      	bne.n	8006256 <_printf_float+0x326>
 80062d8:	e689      	b.n	8005fee <_printf_float+0xbe>
 80062da:	9a05      	ldr	r2, [sp, #20]
 80062dc:	464b      	mov	r3, r9
 80062de:	4631      	mov	r1, r6
 80062e0:	4628      	mov	r0, r5
 80062e2:	4442      	add	r2, r8
 80062e4:	47b8      	blx	r7
 80062e6:	3001      	adds	r0, #1
 80062e8:	d1c1      	bne.n	800626e <_printf_float+0x33e>
 80062ea:	e680      	b.n	8005fee <_printf_float+0xbe>
 80062ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ee:	2a01      	cmp	r2, #1
 80062f0:	dc01      	bgt.n	80062f6 <_printf_float+0x3c6>
 80062f2:	07db      	lsls	r3, r3, #31
 80062f4:	d53a      	bpl.n	800636c <_printf_float+0x43c>
 80062f6:	2301      	movs	r3, #1
 80062f8:	4642      	mov	r2, r8
 80062fa:	4631      	mov	r1, r6
 80062fc:	4628      	mov	r0, r5
 80062fe:	47b8      	blx	r7
 8006300:	3001      	adds	r0, #1
 8006302:	f43f ae74 	beq.w	8005fee <_printf_float+0xbe>
 8006306:	ee18 3a10 	vmov	r3, s16
 800630a:	4652      	mov	r2, sl
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	f43f ae6b 	beq.w	8005fee <_printf_float+0xbe>
 8006318:	2200      	movs	r2, #0
 800631a:	2300      	movs	r3, #0
 800631c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006320:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006324:	f7fa fbb4 	bl	8000a90 <__aeabi_dcmpeq>
 8006328:	b9d8      	cbnz	r0, 8006362 <_printf_float+0x432>
 800632a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800632e:	f108 0201 	add.w	r2, r8, #1
 8006332:	4631      	mov	r1, r6
 8006334:	4628      	mov	r0, r5
 8006336:	47b8      	blx	r7
 8006338:	3001      	adds	r0, #1
 800633a:	d10e      	bne.n	800635a <_printf_float+0x42a>
 800633c:	e657      	b.n	8005fee <_printf_float+0xbe>
 800633e:	2301      	movs	r3, #1
 8006340:	4652      	mov	r2, sl
 8006342:	4631      	mov	r1, r6
 8006344:	4628      	mov	r0, r5
 8006346:	47b8      	blx	r7
 8006348:	3001      	adds	r0, #1
 800634a:	f43f ae50 	beq.w	8005fee <_printf_float+0xbe>
 800634e:	f108 0801 	add.w	r8, r8, #1
 8006352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006354:	3b01      	subs	r3, #1
 8006356:	4543      	cmp	r3, r8
 8006358:	dcf1      	bgt.n	800633e <_printf_float+0x40e>
 800635a:	464b      	mov	r3, r9
 800635c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006360:	e6da      	b.n	8006118 <_printf_float+0x1e8>
 8006362:	f04f 0800 	mov.w	r8, #0
 8006366:	f104 0a1a 	add.w	sl, r4, #26
 800636a:	e7f2      	b.n	8006352 <_printf_float+0x422>
 800636c:	2301      	movs	r3, #1
 800636e:	4642      	mov	r2, r8
 8006370:	e7df      	b.n	8006332 <_printf_float+0x402>
 8006372:	2301      	movs	r3, #1
 8006374:	464a      	mov	r2, r9
 8006376:	4631      	mov	r1, r6
 8006378:	4628      	mov	r0, r5
 800637a:	47b8      	blx	r7
 800637c:	3001      	adds	r0, #1
 800637e:	f43f ae36 	beq.w	8005fee <_printf_float+0xbe>
 8006382:	f108 0801 	add.w	r8, r8, #1
 8006386:	68e3      	ldr	r3, [r4, #12]
 8006388:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800638a:	1a5b      	subs	r3, r3, r1
 800638c:	4543      	cmp	r3, r8
 800638e:	dcf0      	bgt.n	8006372 <_printf_float+0x442>
 8006390:	e6f8      	b.n	8006184 <_printf_float+0x254>
 8006392:	f04f 0800 	mov.w	r8, #0
 8006396:	f104 0919 	add.w	r9, r4, #25
 800639a:	e7f4      	b.n	8006386 <_printf_float+0x456>

0800639c <_printf_common>:
 800639c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063a0:	4616      	mov	r6, r2
 80063a2:	4699      	mov	r9, r3
 80063a4:	688a      	ldr	r2, [r1, #8]
 80063a6:	4607      	mov	r7, r0
 80063a8:	690b      	ldr	r3, [r1, #16]
 80063aa:	460c      	mov	r4, r1
 80063ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063b0:	4293      	cmp	r3, r2
 80063b2:	bfb8      	it	lt
 80063b4:	4613      	movlt	r3, r2
 80063b6:	6033      	str	r3, [r6, #0]
 80063b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063bc:	b10a      	cbz	r2, 80063c2 <_printf_common+0x26>
 80063be:	3301      	adds	r3, #1
 80063c0:	6033      	str	r3, [r6, #0]
 80063c2:	6823      	ldr	r3, [r4, #0]
 80063c4:	0699      	lsls	r1, r3, #26
 80063c6:	bf42      	ittt	mi
 80063c8:	6833      	ldrmi	r3, [r6, #0]
 80063ca:	3302      	addmi	r3, #2
 80063cc:	6033      	strmi	r3, [r6, #0]
 80063ce:	6825      	ldr	r5, [r4, #0]
 80063d0:	f015 0506 	ands.w	r5, r5, #6
 80063d4:	d106      	bne.n	80063e4 <_printf_common+0x48>
 80063d6:	f104 0a19 	add.w	sl, r4, #25
 80063da:	68e3      	ldr	r3, [r4, #12]
 80063dc:	6832      	ldr	r2, [r6, #0]
 80063de:	1a9b      	subs	r3, r3, r2
 80063e0:	42ab      	cmp	r3, r5
 80063e2:	dc2b      	bgt.n	800643c <_printf_common+0xa0>
 80063e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063e8:	1e13      	subs	r3, r2, #0
 80063ea:	6822      	ldr	r2, [r4, #0]
 80063ec:	bf18      	it	ne
 80063ee:	2301      	movne	r3, #1
 80063f0:	0692      	lsls	r2, r2, #26
 80063f2:	d430      	bmi.n	8006456 <_printf_common+0xba>
 80063f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063f8:	4649      	mov	r1, r9
 80063fa:	4638      	mov	r0, r7
 80063fc:	47c0      	blx	r8
 80063fe:	3001      	adds	r0, #1
 8006400:	d023      	beq.n	800644a <_printf_common+0xae>
 8006402:	6823      	ldr	r3, [r4, #0]
 8006404:	341a      	adds	r4, #26
 8006406:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800640a:	f003 0306 	and.w	r3, r3, #6
 800640e:	2b04      	cmp	r3, #4
 8006410:	bf0a      	itet	eq
 8006412:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8006416:	2500      	movne	r5, #0
 8006418:	6833      	ldreq	r3, [r6, #0]
 800641a:	f04f 0600 	mov.w	r6, #0
 800641e:	bf08      	it	eq
 8006420:	1aed      	subeq	r5, r5, r3
 8006422:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006426:	bf08      	it	eq
 8006428:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800642c:	4293      	cmp	r3, r2
 800642e:	bfc4      	itt	gt
 8006430:	1a9b      	subgt	r3, r3, r2
 8006432:	18ed      	addgt	r5, r5, r3
 8006434:	42b5      	cmp	r5, r6
 8006436:	d11a      	bne.n	800646e <_printf_common+0xd2>
 8006438:	2000      	movs	r0, #0
 800643a:	e008      	b.n	800644e <_printf_common+0xb2>
 800643c:	2301      	movs	r3, #1
 800643e:	4652      	mov	r2, sl
 8006440:	4649      	mov	r1, r9
 8006442:	4638      	mov	r0, r7
 8006444:	47c0      	blx	r8
 8006446:	3001      	adds	r0, #1
 8006448:	d103      	bne.n	8006452 <_printf_common+0xb6>
 800644a:	f04f 30ff 	mov.w	r0, #4294967295
 800644e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006452:	3501      	adds	r5, #1
 8006454:	e7c1      	b.n	80063da <_printf_common+0x3e>
 8006456:	18e1      	adds	r1, r4, r3
 8006458:	1c5a      	adds	r2, r3, #1
 800645a:	2030      	movs	r0, #48	; 0x30
 800645c:	3302      	adds	r3, #2
 800645e:	4422      	add	r2, r4
 8006460:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006464:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006468:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800646c:	e7c2      	b.n	80063f4 <_printf_common+0x58>
 800646e:	2301      	movs	r3, #1
 8006470:	4622      	mov	r2, r4
 8006472:	4649      	mov	r1, r9
 8006474:	4638      	mov	r0, r7
 8006476:	47c0      	blx	r8
 8006478:	3001      	adds	r0, #1
 800647a:	d0e6      	beq.n	800644a <_printf_common+0xae>
 800647c:	3601      	adds	r6, #1
 800647e:	e7d9      	b.n	8006434 <_printf_common+0x98>

08006480 <_printf_i>:
 8006480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006484:	7e0f      	ldrb	r7, [r1, #24]
 8006486:	4691      	mov	r9, r2
 8006488:	4680      	mov	r8, r0
 800648a:	460c      	mov	r4, r1
 800648c:	2f78      	cmp	r7, #120	; 0x78
 800648e:	469a      	mov	sl, r3
 8006490:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006492:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006496:	d807      	bhi.n	80064a8 <_printf_i+0x28>
 8006498:	2f62      	cmp	r7, #98	; 0x62
 800649a:	d80a      	bhi.n	80064b2 <_printf_i+0x32>
 800649c:	2f00      	cmp	r7, #0
 800649e:	f000 80d3 	beq.w	8006648 <_printf_i+0x1c8>
 80064a2:	2f58      	cmp	r7, #88	; 0x58
 80064a4:	f000 80bf 	beq.w	8006626 <_printf_i+0x1a6>
 80064a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064b0:	e03a      	b.n	8006528 <_printf_i+0xa8>
 80064b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064b6:	2b15      	cmp	r3, #21
 80064b8:	d8f6      	bhi.n	80064a8 <_printf_i+0x28>
 80064ba:	a101      	add	r1, pc, #4	; (adr r1, 80064c0 <_printf_i+0x40>)
 80064bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064c0:	08006519 	.word	0x08006519
 80064c4:	0800652d 	.word	0x0800652d
 80064c8:	080064a9 	.word	0x080064a9
 80064cc:	080064a9 	.word	0x080064a9
 80064d0:	080064a9 	.word	0x080064a9
 80064d4:	080064a9 	.word	0x080064a9
 80064d8:	0800652d 	.word	0x0800652d
 80064dc:	080064a9 	.word	0x080064a9
 80064e0:	080064a9 	.word	0x080064a9
 80064e4:	080064a9 	.word	0x080064a9
 80064e8:	080064a9 	.word	0x080064a9
 80064ec:	0800662f 	.word	0x0800662f
 80064f0:	08006559 	.word	0x08006559
 80064f4:	080065eb 	.word	0x080065eb
 80064f8:	080064a9 	.word	0x080064a9
 80064fc:	080064a9 	.word	0x080064a9
 8006500:	08006651 	.word	0x08006651
 8006504:	080064a9 	.word	0x080064a9
 8006508:	08006559 	.word	0x08006559
 800650c:	080064a9 	.word	0x080064a9
 8006510:	080064a9 	.word	0x080064a9
 8006514:	080065f3 	.word	0x080065f3
 8006518:	682b      	ldr	r3, [r5, #0]
 800651a:	1d1a      	adds	r2, r3, #4
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	602a      	str	r2, [r5, #0]
 8006520:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006524:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006528:	2301      	movs	r3, #1
 800652a:	e09e      	b.n	800666a <_printf_i+0x1ea>
 800652c:	6820      	ldr	r0, [r4, #0]
 800652e:	682b      	ldr	r3, [r5, #0]
 8006530:	0607      	lsls	r7, r0, #24
 8006532:	f103 0104 	add.w	r1, r3, #4
 8006536:	6029      	str	r1, [r5, #0]
 8006538:	d501      	bpl.n	800653e <_printf_i+0xbe>
 800653a:	681e      	ldr	r6, [r3, #0]
 800653c:	e003      	b.n	8006546 <_printf_i+0xc6>
 800653e:	0646      	lsls	r6, r0, #25
 8006540:	d5fb      	bpl.n	800653a <_printf_i+0xba>
 8006542:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006546:	2e00      	cmp	r6, #0
 8006548:	da03      	bge.n	8006552 <_printf_i+0xd2>
 800654a:	232d      	movs	r3, #45	; 0x2d
 800654c:	4276      	negs	r6, r6
 800654e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006552:	4859      	ldr	r0, [pc, #356]	; (80066b8 <_printf_i+0x238>)
 8006554:	230a      	movs	r3, #10
 8006556:	e012      	b.n	800657e <_printf_i+0xfe>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	6820      	ldr	r0, [r4, #0]
 800655c:	1d19      	adds	r1, r3, #4
 800655e:	6029      	str	r1, [r5, #0]
 8006560:	0605      	lsls	r5, r0, #24
 8006562:	d501      	bpl.n	8006568 <_printf_i+0xe8>
 8006564:	681e      	ldr	r6, [r3, #0]
 8006566:	e002      	b.n	800656e <_printf_i+0xee>
 8006568:	0641      	lsls	r1, r0, #25
 800656a:	d5fb      	bpl.n	8006564 <_printf_i+0xe4>
 800656c:	881e      	ldrh	r6, [r3, #0]
 800656e:	2f6f      	cmp	r7, #111	; 0x6f
 8006570:	4851      	ldr	r0, [pc, #324]	; (80066b8 <_printf_i+0x238>)
 8006572:	bf0c      	ite	eq
 8006574:	2308      	moveq	r3, #8
 8006576:	230a      	movne	r3, #10
 8006578:	2100      	movs	r1, #0
 800657a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800657e:	6865      	ldr	r5, [r4, #4]
 8006580:	2d00      	cmp	r5, #0
 8006582:	60a5      	str	r5, [r4, #8]
 8006584:	bfa2      	ittt	ge
 8006586:	6821      	ldrge	r1, [r4, #0]
 8006588:	f021 0104 	bicge.w	r1, r1, #4
 800658c:	6021      	strge	r1, [r4, #0]
 800658e:	b90e      	cbnz	r6, 8006594 <_printf_i+0x114>
 8006590:	2d00      	cmp	r5, #0
 8006592:	d04a      	beq.n	800662a <_printf_i+0x1aa>
 8006594:	4615      	mov	r5, r2
 8006596:	fbb6 f1f3 	udiv	r1, r6, r3
 800659a:	fb03 6711 	mls	r7, r3, r1, r6
 800659e:	5dc7      	ldrb	r7, [r0, r7]
 80065a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065a4:	4637      	mov	r7, r6
 80065a6:	460e      	mov	r6, r1
 80065a8:	42bb      	cmp	r3, r7
 80065aa:	d9f4      	bls.n	8006596 <_printf_i+0x116>
 80065ac:	2b08      	cmp	r3, #8
 80065ae:	d10b      	bne.n	80065c8 <_printf_i+0x148>
 80065b0:	6823      	ldr	r3, [r4, #0]
 80065b2:	07de      	lsls	r6, r3, #31
 80065b4:	d508      	bpl.n	80065c8 <_printf_i+0x148>
 80065b6:	6923      	ldr	r3, [r4, #16]
 80065b8:	6861      	ldr	r1, [r4, #4]
 80065ba:	4299      	cmp	r1, r3
 80065bc:	bfde      	ittt	le
 80065be:	2330      	movle	r3, #48	; 0x30
 80065c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80065c8:	1b52      	subs	r2, r2, r5
 80065ca:	6122      	str	r2, [r4, #16]
 80065cc:	464b      	mov	r3, r9
 80065ce:	aa03      	add	r2, sp, #12
 80065d0:	4621      	mov	r1, r4
 80065d2:	4640      	mov	r0, r8
 80065d4:	f8cd a000 	str.w	sl, [sp]
 80065d8:	f7ff fee0 	bl	800639c <_printf_common>
 80065dc:	3001      	adds	r0, #1
 80065de:	d149      	bne.n	8006674 <_printf_i+0x1f4>
 80065e0:	f04f 30ff 	mov.w	r0, #4294967295
 80065e4:	b004      	add	sp, #16
 80065e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	f043 0320 	orr.w	r3, r3, #32
 80065f0:	6023      	str	r3, [r4, #0]
 80065f2:	2778      	movs	r7, #120	; 0x78
 80065f4:	4831      	ldr	r0, [pc, #196]	; (80066bc <_printf_i+0x23c>)
 80065f6:	6823      	ldr	r3, [r4, #0]
 80065f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065fc:	061f      	lsls	r7, r3, #24
 80065fe:	6829      	ldr	r1, [r5, #0]
 8006600:	f851 6b04 	ldr.w	r6, [r1], #4
 8006604:	d402      	bmi.n	800660c <_printf_i+0x18c>
 8006606:	065f      	lsls	r7, r3, #25
 8006608:	bf48      	it	mi
 800660a:	b2b6      	uxthmi	r6, r6
 800660c:	07df      	lsls	r7, r3, #31
 800660e:	6029      	str	r1, [r5, #0]
 8006610:	bf44      	itt	mi
 8006612:	f043 0320 	orrmi.w	r3, r3, #32
 8006616:	6023      	strmi	r3, [r4, #0]
 8006618:	b91e      	cbnz	r6, 8006622 <_printf_i+0x1a2>
 800661a:	6823      	ldr	r3, [r4, #0]
 800661c:	f023 0320 	bic.w	r3, r3, #32
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	2310      	movs	r3, #16
 8006624:	e7a8      	b.n	8006578 <_printf_i+0xf8>
 8006626:	4824      	ldr	r0, [pc, #144]	; (80066b8 <_printf_i+0x238>)
 8006628:	e7e5      	b.n	80065f6 <_printf_i+0x176>
 800662a:	4615      	mov	r5, r2
 800662c:	e7be      	b.n	80065ac <_printf_i+0x12c>
 800662e:	682b      	ldr	r3, [r5, #0]
 8006630:	6826      	ldr	r6, [r4, #0]
 8006632:	1d18      	adds	r0, r3, #4
 8006634:	6961      	ldr	r1, [r4, #20]
 8006636:	6028      	str	r0, [r5, #0]
 8006638:	0635      	lsls	r5, r6, #24
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	d501      	bpl.n	8006642 <_printf_i+0x1c2>
 800663e:	6019      	str	r1, [r3, #0]
 8006640:	e002      	b.n	8006648 <_printf_i+0x1c8>
 8006642:	0670      	lsls	r0, r6, #25
 8006644:	d5fb      	bpl.n	800663e <_printf_i+0x1be>
 8006646:	8019      	strh	r1, [r3, #0]
 8006648:	2300      	movs	r3, #0
 800664a:	4615      	mov	r5, r2
 800664c:	6123      	str	r3, [r4, #16]
 800664e:	e7bd      	b.n	80065cc <_printf_i+0x14c>
 8006650:	682b      	ldr	r3, [r5, #0]
 8006652:	2100      	movs	r1, #0
 8006654:	1d1a      	adds	r2, r3, #4
 8006656:	602a      	str	r2, [r5, #0]
 8006658:	681d      	ldr	r5, [r3, #0]
 800665a:	6862      	ldr	r2, [r4, #4]
 800665c:	4628      	mov	r0, r5
 800665e:	f000 f9d4 	bl	8006a0a <memchr>
 8006662:	b108      	cbz	r0, 8006668 <_printf_i+0x1e8>
 8006664:	1b40      	subs	r0, r0, r5
 8006666:	6060      	str	r0, [r4, #4]
 8006668:	6863      	ldr	r3, [r4, #4]
 800666a:	6123      	str	r3, [r4, #16]
 800666c:	2300      	movs	r3, #0
 800666e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006672:	e7ab      	b.n	80065cc <_printf_i+0x14c>
 8006674:	6923      	ldr	r3, [r4, #16]
 8006676:	462a      	mov	r2, r5
 8006678:	4649      	mov	r1, r9
 800667a:	4640      	mov	r0, r8
 800667c:	47d0      	blx	sl
 800667e:	3001      	adds	r0, #1
 8006680:	d0ae      	beq.n	80065e0 <_printf_i+0x160>
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	079b      	lsls	r3, r3, #30
 8006686:	d413      	bmi.n	80066b0 <_printf_i+0x230>
 8006688:	68e0      	ldr	r0, [r4, #12]
 800668a:	9b03      	ldr	r3, [sp, #12]
 800668c:	4298      	cmp	r0, r3
 800668e:	bfb8      	it	lt
 8006690:	4618      	movlt	r0, r3
 8006692:	e7a7      	b.n	80065e4 <_printf_i+0x164>
 8006694:	2301      	movs	r3, #1
 8006696:	4632      	mov	r2, r6
 8006698:	4649      	mov	r1, r9
 800669a:	4640      	mov	r0, r8
 800669c:	47d0      	blx	sl
 800669e:	3001      	adds	r0, #1
 80066a0:	d09e      	beq.n	80065e0 <_printf_i+0x160>
 80066a2:	3501      	adds	r5, #1
 80066a4:	68e3      	ldr	r3, [r4, #12]
 80066a6:	9903      	ldr	r1, [sp, #12]
 80066a8:	1a5b      	subs	r3, r3, r1
 80066aa:	42ab      	cmp	r3, r5
 80066ac:	dcf2      	bgt.n	8006694 <_printf_i+0x214>
 80066ae:	e7eb      	b.n	8006688 <_printf_i+0x208>
 80066b0:	2500      	movs	r5, #0
 80066b2:	f104 0619 	add.w	r6, r4, #25
 80066b6:	e7f5      	b.n	80066a4 <_printf_i+0x224>
 80066b8:	08008c42 	.word	0x08008c42
 80066bc:	08008c53 	.word	0x08008c53

080066c0 <std>:
 80066c0:	2300      	movs	r3, #0
 80066c2:	b510      	push	{r4, lr}
 80066c4:	4604      	mov	r4, r0
 80066c6:	6083      	str	r3, [r0, #8]
 80066c8:	8181      	strh	r1, [r0, #12]
 80066ca:	4619      	mov	r1, r3
 80066cc:	6643      	str	r3, [r0, #100]	; 0x64
 80066ce:	81c2      	strh	r2, [r0, #14]
 80066d0:	2208      	movs	r2, #8
 80066d2:	6183      	str	r3, [r0, #24]
 80066d4:	e9c0 3300 	strd	r3, r3, [r0]
 80066d8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066dc:	305c      	adds	r0, #92	; 0x5c
 80066de:	f000 f914 	bl	800690a <memset>
 80066e2:	4b0d      	ldr	r3, [pc, #52]	; (8006718 <std+0x58>)
 80066e4:	6224      	str	r4, [r4, #32]
 80066e6:	6263      	str	r3, [r4, #36]	; 0x24
 80066e8:	4b0c      	ldr	r3, [pc, #48]	; (800671c <std+0x5c>)
 80066ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80066ec:	4b0c      	ldr	r3, [pc, #48]	; (8006720 <std+0x60>)
 80066ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80066f0:	4b0c      	ldr	r3, [pc, #48]	; (8006724 <std+0x64>)
 80066f2:	6323      	str	r3, [r4, #48]	; 0x30
 80066f4:	4b0c      	ldr	r3, [pc, #48]	; (8006728 <std+0x68>)
 80066f6:	429c      	cmp	r4, r3
 80066f8:	d006      	beq.n	8006708 <std+0x48>
 80066fa:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80066fe:	4294      	cmp	r4, r2
 8006700:	d002      	beq.n	8006708 <std+0x48>
 8006702:	33d0      	adds	r3, #208	; 0xd0
 8006704:	429c      	cmp	r4, r3
 8006706:	d105      	bne.n	8006714 <std+0x54>
 8006708:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800670c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006710:	f000 b978 	b.w	8006a04 <__retarget_lock_init_recursive>
 8006714:	bd10      	pop	{r4, pc}
 8006716:	bf00      	nop
 8006718:	08006885 	.word	0x08006885
 800671c:	080068a7 	.word	0x080068a7
 8006720:	080068df 	.word	0x080068df
 8006724:	08006903 	.word	0x08006903
 8006728:	2000046c 	.word	0x2000046c

0800672c <stdio_exit_handler>:
 800672c:	4a02      	ldr	r2, [pc, #8]	; (8006738 <stdio_exit_handler+0xc>)
 800672e:	4903      	ldr	r1, [pc, #12]	; (800673c <stdio_exit_handler+0x10>)
 8006730:	4803      	ldr	r0, [pc, #12]	; (8006740 <stdio_exit_handler+0x14>)
 8006732:	f000 b869 	b.w	8006808 <_fwalk_sglue>
 8006736:	bf00      	nop
 8006738:	20000030 	.word	0x20000030
 800673c:	080083e9 	.word	0x080083e9
 8006740:	2000003c 	.word	0x2000003c

08006744 <cleanup_stdio>:
 8006744:	6841      	ldr	r1, [r0, #4]
 8006746:	4b0c      	ldr	r3, [pc, #48]	; (8006778 <cleanup_stdio+0x34>)
 8006748:	4299      	cmp	r1, r3
 800674a:	b510      	push	{r4, lr}
 800674c:	4604      	mov	r4, r0
 800674e:	d001      	beq.n	8006754 <cleanup_stdio+0x10>
 8006750:	f001 fe4a 	bl	80083e8 <_fflush_r>
 8006754:	68a1      	ldr	r1, [r4, #8]
 8006756:	4b09      	ldr	r3, [pc, #36]	; (800677c <cleanup_stdio+0x38>)
 8006758:	4299      	cmp	r1, r3
 800675a:	d002      	beq.n	8006762 <cleanup_stdio+0x1e>
 800675c:	4620      	mov	r0, r4
 800675e:	f001 fe43 	bl	80083e8 <_fflush_r>
 8006762:	68e1      	ldr	r1, [r4, #12]
 8006764:	4b06      	ldr	r3, [pc, #24]	; (8006780 <cleanup_stdio+0x3c>)
 8006766:	4299      	cmp	r1, r3
 8006768:	d004      	beq.n	8006774 <cleanup_stdio+0x30>
 800676a:	4620      	mov	r0, r4
 800676c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006770:	f001 be3a 	b.w	80083e8 <_fflush_r>
 8006774:	bd10      	pop	{r4, pc}
 8006776:	bf00      	nop
 8006778:	2000046c 	.word	0x2000046c
 800677c:	200004d4 	.word	0x200004d4
 8006780:	2000053c 	.word	0x2000053c

08006784 <global_stdio_init.part.0>:
 8006784:	b510      	push	{r4, lr}
 8006786:	4b0b      	ldr	r3, [pc, #44]	; (80067b4 <global_stdio_init.part.0+0x30>)
 8006788:	2104      	movs	r1, #4
 800678a:	4c0b      	ldr	r4, [pc, #44]	; (80067b8 <global_stdio_init.part.0+0x34>)
 800678c:	4a0b      	ldr	r2, [pc, #44]	; (80067bc <global_stdio_init.part.0+0x38>)
 800678e:	4620      	mov	r0, r4
 8006790:	601a      	str	r2, [r3, #0]
 8006792:	2200      	movs	r2, #0
 8006794:	f7ff ff94 	bl	80066c0 <std>
 8006798:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800679c:	2201      	movs	r2, #1
 800679e:	2109      	movs	r1, #9
 80067a0:	f7ff ff8e 	bl	80066c0 <std>
 80067a4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80067a8:	2202      	movs	r2, #2
 80067aa:	2112      	movs	r1, #18
 80067ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067b0:	f7ff bf86 	b.w	80066c0 <std>
 80067b4:	200005a4 	.word	0x200005a4
 80067b8:	2000046c 	.word	0x2000046c
 80067bc:	0800672d 	.word	0x0800672d

080067c0 <__sfp_lock_acquire>:
 80067c0:	4801      	ldr	r0, [pc, #4]	; (80067c8 <__sfp_lock_acquire+0x8>)
 80067c2:	f000 b920 	b.w	8006a06 <__retarget_lock_acquire_recursive>
 80067c6:	bf00      	nop
 80067c8:	200005ad 	.word	0x200005ad

080067cc <__sfp_lock_release>:
 80067cc:	4801      	ldr	r0, [pc, #4]	; (80067d4 <__sfp_lock_release+0x8>)
 80067ce:	f000 b91b 	b.w	8006a08 <__retarget_lock_release_recursive>
 80067d2:	bf00      	nop
 80067d4:	200005ad 	.word	0x200005ad

080067d8 <__sinit>:
 80067d8:	b510      	push	{r4, lr}
 80067da:	4604      	mov	r4, r0
 80067dc:	f7ff fff0 	bl	80067c0 <__sfp_lock_acquire>
 80067e0:	6a23      	ldr	r3, [r4, #32]
 80067e2:	b11b      	cbz	r3, 80067ec <__sinit+0x14>
 80067e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e8:	f7ff bff0 	b.w	80067cc <__sfp_lock_release>
 80067ec:	4b04      	ldr	r3, [pc, #16]	; (8006800 <__sinit+0x28>)
 80067ee:	6223      	str	r3, [r4, #32]
 80067f0:	4b04      	ldr	r3, [pc, #16]	; (8006804 <__sinit+0x2c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1f5      	bne.n	80067e4 <__sinit+0xc>
 80067f8:	f7ff ffc4 	bl	8006784 <global_stdio_init.part.0>
 80067fc:	e7f2      	b.n	80067e4 <__sinit+0xc>
 80067fe:	bf00      	nop
 8006800:	08006745 	.word	0x08006745
 8006804:	200005a4 	.word	0x200005a4

08006808 <_fwalk_sglue>:
 8006808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800680c:	4607      	mov	r7, r0
 800680e:	4688      	mov	r8, r1
 8006810:	4614      	mov	r4, r2
 8006812:	2600      	movs	r6, #0
 8006814:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006818:	f1b9 0901 	subs.w	r9, r9, #1
 800681c:	d505      	bpl.n	800682a <_fwalk_sglue+0x22>
 800681e:	6824      	ldr	r4, [r4, #0]
 8006820:	2c00      	cmp	r4, #0
 8006822:	d1f7      	bne.n	8006814 <_fwalk_sglue+0xc>
 8006824:	4630      	mov	r0, r6
 8006826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800682a:	89ab      	ldrh	r3, [r5, #12]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d907      	bls.n	8006840 <_fwalk_sglue+0x38>
 8006830:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006834:	3301      	adds	r3, #1
 8006836:	d003      	beq.n	8006840 <_fwalk_sglue+0x38>
 8006838:	4629      	mov	r1, r5
 800683a:	4638      	mov	r0, r7
 800683c:	47c0      	blx	r8
 800683e:	4306      	orrs	r6, r0
 8006840:	3568      	adds	r5, #104	; 0x68
 8006842:	e7e9      	b.n	8006818 <_fwalk_sglue+0x10>

08006844 <siprintf>:
 8006844:	b40e      	push	{r1, r2, r3}
 8006846:	b500      	push	{lr}
 8006848:	b09c      	sub	sp, #112	; 0x70
 800684a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800684e:	ab1d      	add	r3, sp, #116	; 0x74
 8006850:	9002      	str	r0, [sp, #8]
 8006852:	9006      	str	r0, [sp, #24]
 8006854:	9107      	str	r1, [sp, #28]
 8006856:	9104      	str	r1, [sp, #16]
 8006858:	4808      	ldr	r0, [pc, #32]	; (800687c <siprintf+0x38>)
 800685a:	4909      	ldr	r1, [pc, #36]	; (8006880 <siprintf+0x3c>)
 800685c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006860:	9105      	str	r1, [sp, #20]
 8006862:	a902      	add	r1, sp, #8
 8006864:	6800      	ldr	r0, [r0, #0]
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	f001 fc3c 	bl	80080e4 <_svfiprintf_r>
 800686c:	9b02      	ldr	r3, [sp, #8]
 800686e:	2200      	movs	r2, #0
 8006870:	701a      	strb	r2, [r3, #0]
 8006872:	b01c      	add	sp, #112	; 0x70
 8006874:	f85d eb04 	ldr.w	lr, [sp], #4
 8006878:	b003      	add	sp, #12
 800687a:	4770      	bx	lr
 800687c:	20000088 	.word	0x20000088
 8006880:	ffff0208 	.word	0xffff0208

08006884 <__sread>:
 8006884:	b510      	push	{r4, lr}
 8006886:	460c      	mov	r4, r1
 8006888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800688c:	f000 f86c 	bl	8006968 <_read_r>
 8006890:	2800      	cmp	r0, #0
 8006892:	bfab      	itete	ge
 8006894:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006896:	89a3      	ldrhlt	r3, [r4, #12]
 8006898:	181b      	addge	r3, r3, r0
 800689a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800689e:	bfac      	ite	ge
 80068a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80068a2:	81a3      	strhlt	r3, [r4, #12]
 80068a4:	bd10      	pop	{r4, pc}

080068a6 <__swrite>:
 80068a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068aa:	461f      	mov	r7, r3
 80068ac:	898b      	ldrh	r3, [r1, #12]
 80068ae:	4605      	mov	r5, r0
 80068b0:	460c      	mov	r4, r1
 80068b2:	05db      	lsls	r3, r3, #23
 80068b4:	4616      	mov	r6, r2
 80068b6:	d505      	bpl.n	80068c4 <__swrite+0x1e>
 80068b8:	2302      	movs	r3, #2
 80068ba:	2200      	movs	r2, #0
 80068bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068c0:	f000 f840 	bl	8006944 <_lseek_r>
 80068c4:	89a3      	ldrh	r3, [r4, #12]
 80068c6:	4632      	mov	r2, r6
 80068c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068cc:	4628      	mov	r0, r5
 80068ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068d2:	81a3      	strh	r3, [r4, #12]
 80068d4:	463b      	mov	r3, r7
 80068d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068da:	f000 b857 	b.w	800698c <_write_r>

080068de <__sseek>:
 80068de:	b510      	push	{r4, lr}
 80068e0:	460c      	mov	r4, r1
 80068e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068e6:	f000 f82d 	bl	8006944 <_lseek_r>
 80068ea:	1c43      	adds	r3, r0, #1
 80068ec:	89a3      	ldrh	r3, [r4, #12]
 80068ee:	bf15      	itete	ne
 80068f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80068f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068fa:	81a3      	strheq	r3, [r4, #12]
 80068fc:	bf18      	it	ne
 80068fe:	81a3      	strhne	r3, [r4, #12]
 8006900:	bd10      	pop	{r4, pc}

08006902 <__sclose>:
 8006902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006906:	f000 b80d 	b.w	8006924 <_close_r>

0800690a <memset>:
 800690a:	4402      	add	r2, r0
 800690c:	4603      	mov	r3, r0
 800690e:	4293      	cmp	r3, r2
 8006910:	d100      	bne.n	8006914 <memset+0xa>
 8006912:	4770      	bx	lr
 8006914:	f803 1b01 	strb.w	r1, [r3], #1
 8006918:	e7f9      	b.n	800690e <memset+0x4>
	...

0800691c <_localeconv_r>:
 800691c:	4800      	ldr	r0, [pc, #0]	; (8006920 <_localeconv_r+0x4>)
 800691e:	4770      	bx	lr
 8006920:	2000017c 	.word	0x2000017c

08006924 <_close_r>:
 8006924:	b538      	push	{r3, r4, r5, lr}
 8006926:	2300      	movs	r3, #0
 8006928:	4d05      	ldr	r5, [pc, #20]	; (8006940 <_close_r+0x1c>)
 800692a:	4604      	mov	r4, r0
 800692c:	4608      	mov	r0, r1
 800692e:	602b      	str	r3, [r5, #0]
 8006930:	f7fb fbb4 	bl	800209c <_close>
 8006934:	1c43      	adds	r3, r0, #1
 8006936:	d102      	bne.n	800693e <_close_r+0x1a>
 8006938:	682b      	ldr	r3, [r5, #0]
 800693a:	b103      	cbz	r3, 800693e <_close_r+0x1a>
 800693c:	6023      	str	r3, [r4, #0]
 800693e:	bd38      	pop	{r3, r4, r5, pc}
 8006940:	200005a8 	.word	0x200005a8

08006944 <_lseek_r>:
 8006944:	b538      	push	{r3, r4, r5, lr}
 8006946:	4604      	mov	r4, r0
 8006948:	4d06      	ldr	r5, [pc, #24]	; (8006964 <_lseek_r+0x20>)
 800694a:	4608      	mov	r0, r1
 800694c:	4611      	mov	r1, r2
 800694e:	2200      	movs	r2, #0
 8006950:	602a      	str	r2, [r5, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	f7fb fbac 	bl	80020b0 <_lseek>
 8006958:	1c43      	adds	r3, r0, #1
 800695a:	d102      	bne.n	8006962 <_lseek_r+0x1e>
 800695c:	682b      	ldr	r3, [r5, #0]
 800695e:	b103      	cbz	r3, 8006962 <_lseek_r+0x1e>
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	bd38      	pop	{r3, r4, r5, pc}
 8006964:	200005a8 	.word	0x200005a8

08006968 <_read_r>:
 8006968:	b538      	push	{r3, r4, r5, lr}
 800696a:	4604      	mov	r4, r0
 800696c:	4d06      	ldr	r5, [pc, #24]	; (8006988 <_read_r+0x20>)
 800696e:	4608      	mov	r0, r1
 8006970:	4611      	mov	r1, r2
 8006972:	2200      	movs	r2, #0
 8006974:	602a      	str	r2, [r5, #0]
 8006976:	461a      	mov	r2, r3
 8006978:	f7fb fb72 	bl	8002060 <_read>
 800697c:	1c43      	adds	r3, r0, #1
 800697e:	d102      	bne.n	8006986 <_read_r+0x1e>
 8006980:	682b      	ldr	r3, [r5, #0]
 8006982:	b103      	cbz	r3, 8006986 <_read_r+0x1e>
 8006984:	6023      	str	r3, [r4, #0]
 8006986:	bd38      	pop	{r3, r4, r5, pc}
 8006988:	200005a8 	.word	0x200005a8

0800698c <_write_r>:
 800698c:	b538      	push	{r3, r4, r5, lr}
 800698e:	4604      	mov	r4, r0
 8006990:	4d06      	ldr	r5, [pc, #24]	; (80069ac <_write_r+0x20>)
 8006992:	4608      	mov	r0, r1
 8006994:	4611      	mov	r1, r2
 8006996:	2200      	movs	r2, #0
 8006998:	602a      	str	r2, [r5, #0]
 800699a:	461a      	mov	r2, r3
 800699c:	f7fb fb70 	bl	8002080 <_write>
 80069a0:	1c43      	adds	r3, r0, #1
 80069a2:	d102      	bne.n	80069aa <_write_r+0x1e>
 80069a4:	682b      	ldr	r3, [r5, #0]
 80069a6:	b103      	cbz	r3, 80069aa <_write_r+0x1e>
 80069a8:	6023      	str	r3, [r4, #0]
 80069aa:	bd38      	pop	{r3, r4, r5, pc}
 80069ac:	200005a8 	.word	0x200005a8

080069b0 <__errno>:
 80069b0:	4b01      	ldr	r3, [pc, #4]	; (80069b8 <__errno+0x8>)
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	20000088 	.word	0x20000088

080069bc <__libc_init_array>:
 80069bc:	b570      	push	{r4, r5, r6, lr}
 80069be:	4d0d      	ldr	r5, [pc, #52]	; (80069f4 <__libc_init_array+0x38>)
 80069c0:	2600      	movs	r6, #0
 80069c2:	4c0d      	ldr	r4, [pc, #52]	; (80069f8 <__libc_init_array+0x3c>)
 80069c4:	1b64      	subs	r4, r4, r5
 80069c6:	10a4      	asrs	r4, r4, #2
 80069c8:	42a6      	cmp	r6, r4
 80069ca:	d109      	bne.n	80069e0 <__libc_init_array+0x24>
 80069cc:	4d0b      	ldr	r5, [pc, #44]	; (80069fc <__libc_init_array+0x40>)
 80069ce:	2600      	movs	r6, #0
 80069d0:	4c0b      	ldr	r4, [pc, #44]	; (8006a00 <__libc_init_array+0x44>)
 80069d2:	f002 f8ad 	bl	8008b30 <_init>
 80069d6:	1b64      	subs	r4, r4, r5
 80069d8:	10a4      	asrs	r4, r4, #2
 80069da:	42a6      	cmp	r6, r4
 80069dc:	d105      	bne.n	80069ea <__libc_init_array+0x2e>
 80069de:	bd70      	pop	{r4, r5, r6, pc}
 80069e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069e4:	3601      	adds	r6, #1
 80069e6:	4798      	blx	r3
 80069e8:	e7ee      	b.n	80069c8 <__libc_init_array+0xc>
 80069ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ee:	3601      	adds	r6, #1
 80069f0:	4798      	blx	r3
 80069f2:	e7f2      	b.n	80069da <__libc_init_array+0x1e>
 80069f4:	08008fac 	.word	0x08008fac
 80069f8:	08008fac 	.word	0x08008fac
 80069fc:	08008fac 	.word	0x08008fac
 8006a00:	08008fb0 	.word	0x08008fb0

08006a04 <__retarget_lock_init_recursive>:
 8006a04:	4770      	bx	lr

08006a06 <__retarget_lock_acquire_recursive>:
 8006a06:	4770      	bx	lr

08006a08 <__retarget_lock_release_recursive>:
 8006a08:	4770      	bx	lr

08006a0a <memchr>:
 8006a0a:	b2c9      	uxtb	r1, r1
 8006a0c:	4402      	add	r2, r0
 8006a0e:	b510      	push	{r4, lr}
 8006a10:	4290      	cmp	r0, r2
 8006a12:	4603      	mov	r3, r0
 8006a14:	d101      	bne.n	8006a1a <memchr+0x10>
 8006a16:	2300      	movs	r3, #0
 8006a18:	e003      	b.n	8006a22 <memchr+0x18>
 8006a1a:	781c      	ldrb	r4, [r3, #0]
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	428c      	cmp	r4, r1
 8006a20:	d1f6      	bne.n	8006a10 <memchr+0x6>
 8006a22:	4618      	mov	r0, r3
 8006a24:	bd10      	pop	{r4, pc}

08006a26 <quorem>:
 8006a26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2a:	6903      	ldr	r3, [r0, #16]
 8006a2c:	4607      	mov	r7, r0
 8006a2e:	690c      	ldr	r4, [r1, #16]
 8006a30:	42a3      	cmp	r3, r4
 8006a32:	f2c0 8086 	blt.w	8006b42 <quorem+0x11c>
 8006a36:	3c01      	subs	r4, #1
 8006a38:	f100 0514 	add.w	r5, r0, #20
 8006a3c:	f101 0814 	add.w	r8, r1, #20
 8006a40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006a4c:	9301      	str	r3, [sp, #4]
 8006a4e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a52:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a56:	3301      	adds	r3, #1
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a5e:	d335      	bcc.n	8006acc <quorem+0xa6>
 8006a60:	f04f 0e00 	mov.w	lr, #0
 8006a64:	4640      	mov	r0, r8
 8006a66:	46ac      	mov	ip, r5
 8006a68:	46f2      	mov	sl, lr
 8006a6a:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a6e:	b293      	uxth	r3, r2
 8006a70:	4581      	cmp	r9, r0
 8006a72:	fb06 e303 	mla	r3, r6, r3, lr
 8006a76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a7a:	ea4f 4213 	mov.w	r2, r3, lsr #16
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	fb06 220e 	mla	r2, r6, lr, r2
 8006a84:	ebaa 0303 	sub.w	r3, sl, r3
 8006a88:	f8dc a000 	ldr.w	sl, [ip]
 8006a8c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a90:	fa1f fa8a 	uxth.w	sl, sl
 8006a94:	b292      	uxth	r2, r2
 8006a96:	4453      	add	r3, sl
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	f8dc 3000 	ldr.w	r3, [ip]
 8006a9e:	ebc2 4213 	rsb	r2, r2, r3, lsr #16
 8006aa2:	9b00      	ldr	r3, [sp, #0]
 8006aa4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006aa8:	f8bd 3000 	ldrh.w	r3, [sp]
 8006aac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ab0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ab4:	f84c 3b04 	str.w	r3, [ip], #4
 8006ab8:	d2d7      	bcs.n	8006a6a <quorem+0x44>
 8006aba:	f855 300b 	ldr.w	r3, [r5, fp]
 8006abe:	b92b      	cbnz	r3, 8006acc <quorem+0xa6>
 8006ac0:	9b01      	ldr	r3, [sp, #4]
 8006ac2:	3b04      	subs	r3, #4
 8006ac4:	429d      	cmp	r5, r3
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	d32f      	bcc.n	8006b2a <quorem+0x104>
 8006aca:	613c      	str	r4, [r7, #16]
 8006acc:	4638      	mov	r0, r7
 8006ace:	f001 f9a9 	bl	8007e24 <__mcmp>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	db25      	blt.n	8006b22 <quorem+0xfc>
 8006ad6:	3601      	adds	r6, #1
 8006ad8:	4629      	mov	r1, r5
 8006ada:	2000      	movs	r0, #0
 8006adc:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ae0:	f8d1 c000 	ldr.w	ip, [r1]
 8006ae4:	b293      	uxth	r3, r2
 8006ae6:	45c1      	cmp	r9, r8
 8006ae8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8006aec:	eba0 0303 	sub.w	r3, r0, r3
 8006af0:	fa1f f08c 	uxth.w	r0, ip
 8006af4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006af8:	4403      	add	r3, r0
 8006afa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006b04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b08:	f841 3b04 	str.w	r3, [r1], #4
 8006b0c:	d2e6      	bcs.n	8006adc <quorem+0xb6>
 8006b0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b16:	b922      	cbnz	r2, 8006b22 <quorem+0xfc>
 8006b18:	3b04      	subs	r3, #4
 8006b1a:	429d      	cmp	r5, r3
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	d30a      	bcc.n	8006b36 <quorem+0x110>
 8006b20:	613c      	str	r4, [r7, #16]
 8006b22:	4630      	mov	r0, r6
 8006b24:	b003      	add	sp, #12
 8006b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b2a:	6812      	ldr	r2, [r2, #0]
 8006b2c:	3b04      	subs	r3, #4
 8006b2e:	2a00      	cmp	r2, #0
 8006b30:	d1cb      	bne.n	8006aca <quorem+0xa4>
 8006b32:	3c01      	subs	r4, #1
 8006b34:	e7c6      	b.n	8006ac4 <quorem+0x9e>
 8006b36:	6812      	ldr	r2, [r2, #0]
 8006b38:	3b04      	subs	r3, #4
 8006b3a:	2a00      	cmp	r2, #0
 8006b3c:	d1f0      	bne.n	8006b20 <quorem+0xfa>
 8006b3e:	3c01      	subs	r4, #1
 8006b40:	e7eb      	b.n	8006b1a <quorem+0xf4>
 8006b42:	2000      	movs	r0, #0
 8006b44:	e7ee      	b.n	8006b24 <quorem+0xfe>
	...

08006b48 <_dtoa_r>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	69c5      	ldr	r5, [r0, #28]
 8006b4e:	4604      	mov	r4, r0
 8006b50:	ed2d 8b04 	vpush	{d8-d9}
 8006b54:	b093      	sub	sp, #76	; 0x4c
 8006b56:	ec57 6b10 	vmov	r6, r7, d0
 8006b5a:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006b5e:	9107      	str	r1, [sp, #28]
 8006b60:	920a      	str	r2, [sp, #40]	; 0x28
 8006b62:	930d      	str	r3, [sp, #52]	; 0x34
 8006b64:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006b68:	b975      	cbnz	r5, 8006b88 <_dtoa_r+0x40>
 8006b6a:	2010      	movs	r0, #16
 8006b6c:	f000 fe28 	bl	80077c0 <malloc>
 8006b70:	4602      	mov	r2, r0
 8006b72:	61e0      	str	r0, [r4, #28]
 8006b74:	b920      	cbnz	r0, 8006b80 <_dtoa_r+0x38>
 8006b76:	4bae      	ldr	r3, [pc, #696]	; (8006e30 <_dtoa_r+0x2e8>)
 8006b78:	21ef      	movs	r1, #239	; 0xef
 8006b7a:	48ae      	ldr	r0, [pc, #696]	; (8006e34 <_dtoa_r+0x2ec>)
 8006b7c:	f001 fc94 	bl	80084a8 <__assert_func>
 8006b80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006b84:	6005      	str	r5, [r0, #0]
 8006b86:	60c5      	str	r5, [r0, #12]
 8006b88:	69e3      	ldr	r3, [r4, #28]
 8006b8a:	6819      	ldr	r1, [r3, #0]
 8006b8c:	b151      	cbz	r1, 8006ba4 <_dtoa_r+0x5c>
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	2301      	movs	r3, #1
 8006b92:	4620      	mov	r0, r4
 8006b94:	4093      	lsls	r3, r2
 8006b96:	604a      	str	r2, [r1, #4]
 8006b98:	608b      	str	r3, [r1, #8]
 8006b9a:	f000 ff05 	bl	80079a8 <_Bfree>
 8006b9e:	69e3      	ldr	r3, [r4, #28]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	1e3b      	subs	r3, r7, #0
 8006ba6:	bfb7      	itett	lt
 8006ba8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006bac:	2300      	movge	r3, #0
 8006bae:	2201      	movlt	r2, #1
 8006bb0:	9303      	strlt	r3, [sp, #12]
 8006bb2:	bfac      	ite	ge
 8006bb4:	f8c8 3000 	strge.w	r3, [r8]
 8006bb8:	f8c8 2000 	strlt.w	r2, [r8]
 8006bbc:	4b9e      	ldr	r3, [pc, #632]	; (8006e38 <_dtoa_r+0x2f0>)
 8006bbe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006bc2:	ea33 0308 	bics.w	r3, r3, r8
 8006bc6:	d11b      	bne.n	8006c00 <_dtoa_r+0xb8>
 8006bc8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006bcc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bce:	6013      	str	r3, [r2, #0]
 8006bd0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006bd4:	4333      	orrs	r3, r6
 8006bd6:	f000 8592 	beq.w	80076fe <_dtoa_r+0xbb6>
 8006bda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bdc:	b963      	cbnz	r3, 8006bf8 <_dtoa_r+0xb0>
 8006bde:	4b97      	ldr	r3, [pc, #604]	; (8006e3c <_dtoa_r+0x2f4>)
 8006be0:	e027      	b.n	8006c32 <_dtoa_r+0xea>
 8006be2:	4b97      	ldr	r3, [pc, #604]	; (8006e40 <_dtoa_r+0x2f8>)
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	3308      	adds	r3, #8
 8006be8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006bea:	6013      	str	r3, [r2, #0]
 8006bec:	9800      	ldr	r0, [sp, #0]
 8006bee:	b013      	add	sp, #76	; 0x4c
 8006bf0:	ecbd 8b04 	vpop	{d8-d9}
 8006bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf8:	4b90      	ldr	r3, [pc, #576]	; (8006e3c <_dtoa_r+0x2f4>)
 8006bfa:	9300      	str	r3, [sp, #0]
 8006bfc:	3303      	adds	r3, #3
 8006bfe:	e7f3      	b.n	8006be8 <_dtoa_r+0xa0>
 8006c00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c04:	2200      	movs	r2, #0
 8006c06:	2300      	movs	r3, #0
 8006c08:	ec51 0b17 	vmov	r0, r1, d7
 8006c0c:	eeb0 8a47 	vmov.f32	s16, s14
 8006c10:	eef0 8a67 	vmov.f32	s17, s15
 8006c14:	f7f9 ff3c 	bl	8000a90 <__aeabi_dcmpeq>
 8006c18:	4681      	mov	r9, r0
 8006c1a:	b160      	cbz	r0, 8006c36 <_dtoa_r+0xee>
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c20:	6013      	str	r3, [r2, #0]
 8006c22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 8567 	beq.w	80076f8 <_dtoa_r+0xbb0>
 8006c2a:	4b86      	ldr	r3, [pc, #536]	; (8006e44 <_dtoa_r+0x2fc>)
 8006c2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c2e:	6013      	str	r3, [r2, #0]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	9300      	str	r3, [sp, #0]
 8006c34:	e7da      	b.n	8006bec <_dtoa_r+0xa4>
 8006c36:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006c3a:	eeb0 0a48 	vmov.f32	s0, s16
 8006c3e:	eef0 0a68 	vmov.f32	s1, s17
 8006c42:	aa10      	add	r2, sp, #64	; 0x40
 8006c44:	a911      	add	r1, sp, #68	; 0x44
 8006c46:	4620      	mov	r0, r4
 8006c48:	f001 f998 	bl	8007f7c <__d2b>
 8006c4c:	4682      	mov	sl, r0
 8006c4e:	2d00      	cmp	r5, #0
 8006c50:	d07d      	beq.n	8006d4e <_dtoa_r+0x206>
 8006c52:	ee18 3a90 	vmov	r3, s17
 8006c56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006c5a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006c5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c62:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006c66:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006c6a:	ec51 0b18 	vmov	r0, r1, d8
 8006c6e:	4619      	mov	r1, r3
 8006c70:	2200      	movs	r2, #0
 8006c72:	4b75      	ldr	r3, [pc, #468]	; (8006e48 <_dtoa_r+0x300>)
 8006c74:	f7f9 faec 	bl	8000250 <__aeabi_dsub>
 8006c78:	a367      	add	r3, pc, #412	; (adr r3, 8006e18 <_dtoa_r+0x2d0>)
 8006c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7e:	f7f9 fc9f 	bl	80005c0 <__aeabi_dmul>
 8006c82:	a367      	add	r3, pc, #412	; (adr r3, 8006e20 <_dtoa_r+0x2d8>)
 8006c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c88:	f7f9 fae4 	bl	8000254 <__adddf3>
 8006c8c:	4606      	mov	r6, r0
 8006c8e:	460f      	mov	r7, r1
 8006c90:	4628      	mov	r0, r5
 8006c92:	f7f9 fc2b 	bl	80004ec <__aeabi_i2d>
 8006c96:	a364      	add	r3, pc, #400	; (adr r3, 8006e28 <_dtoa_r+0x2e0>)
 8006c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9c:	f7f9 fc90 	bl	80005c0 <__aeabi_dmul>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	f7f9 fad4 	bl	8000254 <__adddf3>
 8006cac:	4606      	mov	r6, r0
 8006cae:	460f      	mov	r7, r1
 8006cb0:	f7f9 ff36 	bl	8000b20 <__aeabi_d2iz>
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	4683      	mov	fp, r0
 8006cb8:	2300      	movs	r3, #0
 8006cba:	4630      	mov	r0, r6
 8006cbc:	4639      	mov	r1, r7
 8006cbe:	f7f9 fef1 	bl	8000aa4 <__aeabi_dcmplt>
 8006cc2:	b148      	cbz	r0, 8006cd8 <_dtoa_r+0x190>
 8006cc4:	4658      	mov	r0, fp
 8006cc6:	f7f9 fc11 	bl	80004ec <__aeabi_i2d>
 8006cca:	4632      	mov	r2, r6
 8006ccc:	463b      	mov	r3, r7
 8006cce:	f7f9 fedf 	bl	8000a90 <__aeabi_dcmpeq>
 8006cd2:	b908      	cbnz	r0, 8006cd8 <_dtoa_r+0x190>
 8006cd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006cd8:	f1bb 0f16 	cmp.w	fp, #22
 8006cdc:	d857      	bhi.n	8006d8e <_dtoa_r+0x246>
 8006cde:	4b5b      	ldr	r3, [pc, #364]	; (8006e4c <_dtoa_r+0x304>)
 8006ce0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006ce4:	ec51 0b18 	vmov	r0, r1, d8
 8006ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cec:	f7f9 feda 	bl	8000aa4 <__aeabi_dcmplt>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	d04e      	beq.n	8006d92 <_dtoa_r+0x24a>
 8006cf4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	930c      	str	r3, [sp, #48]	; 0x30
 8006cfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006cfe:	1b5b      	subs	r3, r3, r5
 8006d00:	1e5a      	subs	r2, r3, #1
 8006d02:	bf4c      	ite	mi
 8006d04:	f1c3 0301 	rsbmi	r3, r3, #1
 8006d08:	2300      	movpl	r3, #0
 8006d0a:	9206      	str	r2, [sp, #24]
 8006d0c:	bf45      	ittet	mi
 8006d0e:	9305      	strmi	r3, [sp, #20]
 8006d10:	2300      	movmi	r3, #0
 8006d12:	9305      	strpl	r3, [sp, #20]
 8006d14:	9306      	strmi	r3, [sp, #24]
 8006d16:	f1bb 0f00 	cmp.w	fp, #0
 8006d1a:	db3c      	blt.n	8006d96 <_dtoa_r+0x24e>
 8006d1c:	9b06      	ldr	r3, [sp, #24]
 8006d1e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006d22:	445b      	add	r3, fp
 8006d24:	9306      	str	r3, [sp, #24]
 8006d26:	2300      	movs	r3, #0
 8006d28:	9308      	str	r3, [sp, #32]
 8006d2a:	9b07      	ldr	r3, [sp, #28]
 8006d2c:	2b09      	cmp	r3, #9
 8006d2e:	d868      	bhi.n	8006e02 <_dtoa_r+0x2ba>
 8006d30:	2b05      	cmp	r3, #5
 8006d32:	bfc5      	ittet	gt
 8006d34:	3b04      	subgt	r3, #4
 8006d36:	2500      	movgt	r5, #0
 8006d38:	2501      	movle	r5, #1
 8006d3a:	9307      	strgt	r3, [sp, #28]
 8006d3c:	9b07      	ldr	r3, [sp, #28]
 8006d3e:	3b02      	subs	r3, #2
 8006d40:	2b03      	cmp	r3, #3
 8006d42:	f200 8087 	bhi.w	8006e54 <_dtoa_r+0x30c>
 8006d46:	e8df f003 	tbb	[pc, r3]
 8006d4a:	3d30      	.short	0x3d30
 8006d4c:	5a3b      	.short	0x5a3b
 8006d4e:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006d52:	441d      	add	r5, r3
 8006d54:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006d58:	2b20      	cmp	r3, #32
 8006d5a:	bfc9      	itett	gt
 8006d5c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d60:	f1c3 0320 	rsble	r3, r3, #32
 8006d64:	fa08 f803 	lslgt.w	r8, r8, r3
 8006d68:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006d6c:	bfd8      	it	le
 8006d6e:	fa06 f003 	lslle.w	r0, r6, r3
 8006d72:	f105 35ff 	add.w	r5, r5, #4294967295
 8006d76:	bfc4      	itt	gt
 8006d78:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006d7c:	ea48 0003 	orrgt.w	r0, r8, r3
 8006d80:	f7f9 fba4 	bl	80004cc <__aeabi_ui2d>
 8006d84:	2201      	movs	r2, #1
 8006d86:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006d8a:	920e      	str	r2, [sp, #56]	; 0x38
 8006d8c:	e76f      	b.n	8006c6e <_dtoa_r+0x126>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e7b3      	b.n	8006cfa <_dtoa_r+0x1b2>
 8006d92:	900c      	str	r0, [sp, #48]	; 0x30
 8006d94:	e7b2      	b.n	8006cfc <_dtoa_r+0x1b4>
 8006d96:	9b05      	ldr	r3, [sp, #20]
 8006d98:	eba3 030b 	sub.w	r3, r3, fp
 8006d9c:	9305      	str	r3, [sp, #20]
 8006d9e:	f1cb 0300 	rsb	r3, fp, #0
 8006da2:	9308      	str	r3, [sp, #32]
 8006da4:	2300      	movs	r3, #0
 8006da6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006da8:	e7bf      	b.n	8006d2a <_dtoa_r+0x1e2>
 8006daa:	2300      	movs	r3, #0
 8006dac:	9309      	str	r3, [sp, #36]	; 0x24
 8006dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	dc52      	bgt.n	8006e5a <_dtoa_r+0x312>
 8006db4:	2301      	movs	r3, #1
 8006db6:	461a      	mov	r2, r3
 8006db8:	9301      	str	r3, [sp, #4]
 8006dba:	9304      	str	r3, [sp, #16]
 8006dbc:	920a      	str	r2, [sp, #40]	; 0x28
 8006dbe:	e00b      	b.n	8006dd8 <_dtoa_r+0x290>
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e7f3      	b.n	8006dac <_dtoa_r+0x264>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dca:	445b      	add	r3, fp
 8006dcc:	9301      	str	r3, [sp, #4]
 8006dce:	3301      	adds	r3, #1
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	9304      	str	r3, [sp, #16]
 8006dd4:	bfb8      	it	lt
 8006dd6:	2301      	movlt	r3, #1
 8006dd8:	69e0      	ldr	r0, [r4, #28]
 8006dda:	2100      	movs	r1, #0
 8006ddc:	2204      	movs	r2, #4
 8006dde:	f102 0614 	add.w	r6, r2, #20
 8006de2:	429e      	cmp	r6, r3
 8006de4:	d93d      	bls.n	8006e62 <_dtoa_r+0x31a>
 8006de6:	6041      	str	r1, [r0, #4]
 8006de8:	4620      	mov	r0, r4
 8006dea:	f000 fd9d 	bl	8007928 <_Balloc>
 8006dee:	9000      	str	r0, [sp, #0]
 8006df0:	2800      	cmp	r0, #0
 8006df2:	d139      	bne.n	8006e68 <_dtoa_r+0x320>
 8006df4:	4b16      	ldr	r3, [pc, #88]	; (8006e50 <_dtoa_r+0x308>)
 8006df6:	4602      	mov	r2, r0
 8006df8:	f240 11af 	movw	r1, #431	; 0x1af
 8006dfc:	e6bd      	b.n	8006b7a <_dtoa_r+0x32>
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e7e1      	b.n	8006dc6 <_dtoa_r+0x27e>
 8006e02:	2501      	movs	r5, #1
 8006e04:	2300      	movs	r3, #0
 8006e06:	9509      	str	r5, [sp, #36]	; 0x24
 8006e08:	9307      	str	r3, [sp, #28]
 8006e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e0e:	2200      	movs	r2, #0
 8006e10:	9301      	str	r3, [sp, #4]
 8006e12:	9304      	str	r3, [sp, #16]
 8006e14:	2312      	movs	r3, #18
 8006e16:	e7d1      	b.n	8006dbc <_dtoa_r+0x274>
 8006e18:	636f4361 	.word	0x636f4361
 8006e1c:	3fd287a7 	.word	0x3fd287a7
 8006e20:	8b60c8b3 	.word	0x8b60c8b3
 8006e24:	3fc68a28 	.word	0x3fc68a28
 8006e28:	509f79fb 	.word	0x509f79fb
 8006e2c:	3fd34413 	.word	0x3fd34413
 8006e30:	08008c71 	.word	0x08008c71
 8006e34:	08008c88 	.word	0x08008c88
 8006e38:	7ff00000 	.word	0x7ff00000
 8006e3c:	08008c6d 	.word	0x08008c6d
 8006e40:	08008c64 	.word	0x08008c64
 8006e44:	08008c41 	.word	0x08008c41
 8006e48:	3ff80000 	.word	0x3ff80000
 8006e4c:	08008d78 	.word	0x08008d78
 8006e50:	08008ce0 	.word	0x08008ce0
 8006e54:	2301      	movs	r3, #1
 8006e56:	9309      	str	r3, [sp, #36]	; 0x24
 8006e58:	e7d7      	b.n	8006e0a <_dtoa_r+0x2c2>
 8006e5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e5c:	9301      	str	r3, [sp, #4]
 8006e5e:	9304      	str	r3, [sp, #16]
 8006e60:	e7ba      	b.n	8006dd8 <_dtoa_r+0x290>
 8006e62:	3101      	adds	r1, #1
 8006e64:	0052      	lsls	r2, r2, #1
 8006e66:	e7ba      	b.n	8006dde <_dtoa_r+0x296>
 8006e68:	69e3      	ldr	r3, [r4, #28]
 8006e6a:	9a00      	ldr	r2, [sp, #0]
 8006e6c:	601a      	str	r2, [r3, #0]
 8006e6e:	9b04      	ldr	r3, [sp, #16]
 8006e70:	2b0e      	cmp	r3, #14
 8006e72:	f200 80a8 	bhi.w	8006fc6 <_dtoa_r+0x47e>
 8006e76:	2d00      	cmp	r5, #0
 8006e78:	f000 80a5 	beq.w	8006fc6 <_dtoa_r+0x47e>
 8006e7c:	f1bb 0f00 	cmp.w	fp, #0
 8006e80:	dd38      	ble.n	8006ef4 <_dtoa_r+0x3ac>
 8006e82:	f00b 020f 	and.w	r2, fp, #15
 8006e86:	4bbf      	ldr	r3, [pc, #764]	; (8007184 <_dtoa_r+0x63c>)
 8006e88:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006e8c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006e90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e94:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006e98:	d019      	beq.n	8006ece <_dtoa_r+0x386>
 8006e9a:	4bbb      	ldr	r3, [pc, #748]	; (8007188 <_dtoa_r+0x640>)
 8006e9c:	f008 080f 	and.w	r8, r8, #15
 8006ea0:	2503      	movs	r5, #3
 8006ea2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ea6:	ec51 0b18 	vmov	r0, r1, d8
 8006eaa:	f7f9 fcb3 	bl	8000814 <__aeabi_ddiv>
 8006eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006eb2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007188 <_dtoa_r+0x640>
 8006eb6:	f1b8 0f00 	cmp.w	r8, #0
 8006eba:	d10a      	bne.n	8006ed2 <_dtoa_r+0x38a>
 8006ebc:	4632      	mov	r2, r6
 8006ebe:	463b      	mov	r3, r7
 8006ec0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ec4:	f7f9 fca6 	bl	8000814 <__aeabi_ddiv>
 8006ec8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ecc:	e02b      	b.n	8006f26 <_dtoa_r+0x3de>
 8006ece:	2502      	movs	r5, #2
 8006ed0:	e7ef      	b.n	8006eb2 <_dtoa_r+0x36a>
 8006ed2:	f018 0f01 	tst.w	r8, #1
 8006ed6:	d008      	beq.n	8006eea <_dtoa_r+0x3a2>
 8006ed8:	4630      	mov	r0, r6
 8006eda:	4639      	mov	r1, r7
 8006edc:	3501      	adds	r5, #1
 8006ede:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006ee2:	f7f9 fb6d 	bl	80005c0 <__aeabi_dmul>
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	460f      	mov	r7, r1
 8006eea:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006eee:	f109 0908 	add.w	r9, r9, #8
 8006ef2:	e7e0      	b.n	8006eb6 <_dtoa_r+0x36e>
 8006ef4:	f000 809f 	beq.w	8007036 <_dtoa_r+0x4ee>
 8006ef8:	f1cb 0600 	rsb	r6, fp, #0
 8006efc:	4ba1      	ldr	r3, [pc, #644]	; (8007184 <_dtoa_r+0x63c>)
 8006efe:	4fa2      	ldr	r7, [pc, #648]	; (8007188 <_dtoa_r+0x640>)
 8006f00:	2502      	movs	r5, #2
 8006f02:	f006 020f 	and.w	r2, r6, #15
 8006f06:	1136      	asrs	r6, r6, #4
 8006f08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f0c:	ec51 0b18 	vmov	r0, r1, d8
 8006f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f14:	f7f9 fb54 	bl	80005c0 <__aeabi_dmul>
 8006f18:	2300      	movs	r3, #0
 8006f1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f1e:	2e00      	cmp	r6, #0
 8006f20:	d17e      	bne.n	8007020 <_dtoa_r+0x4d8>
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1d0      	bne.n	8006ec8 <_dtoa_r+0x380>
 8006f26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f28:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8084 	beq.w	800703a <_dtoa_r+0x4f2>
 8006f32:	2200      	movs	r2, #0
 8006f34:	4b95      	ldr	r3, [pc, #596]	; (800718c <_dtoa_r+0x644>)
 8006f36:	4640      	mov	r0, r8
 8006f38:	4649      	mov	r1, r9
 8006f3a:	f7f9 fdb3 	bl	8000aa4 <__aeabi_dcmplt>
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	d07b      	beq.n	800703a <_dtoa_r+0x4f2>
 8006f42:	9b04      	ldr	r3, [sp, #16]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d078      	beq.n	800703a <_dtoa_r+0x4f2>
 8006f48:	9b01      	ldr	r3, [sp, #4]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	dd39      	ble.n	8006fc2 <_dtoa_r+0x47a>
 8006f4e:	2200      	movs	r2, #0
 8006f50:	4b8f      	ldr	r3, [pc, #572]	; (8007190 <_dtoa_r+0x648>)
 8006f52:	4640      	mov	r0, r8
 8006f54:	4649      	mov	r1, r9
 8006f56:	f7f9 fb33 	bl	80005c0 <__aeabi_dmul>
 8006f5a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006f5e:	3501      	adds	r5, #1
 8006f60:	9e01      	ldr	r6, [sp, #4]
 8006f62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f66:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f7f9 fabe 	bl	80004ec <__aeabi_i2d>
 8006f70:	4642      	mov	r2, r8
 8006f72:	464b      	mov	r3, r9
 8006f74:	f7f9 fb24 	bl	80005c0 <__aeabi_dmul>
 8006f78:	4b86      	ldr	r3, [pc, #536]	; (8007194 <_dtoa_r+0x64c>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f7f9 f96a 	bl	8000254 <__adddf3>
 8006f80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006f84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f88:	9303      	str	r3, [sp, #12]
 8006f8a:	2e00      	cmp	r6, #0
 8006f8c:	d158      	bne.n	8007040 <_dtoa_r+0x4f8>
 8006f8e:	2200      	movs	r2, #0
 8006f90:	4b81      	ldr	r3, [pc, #516]	; (8007198 <_dtoa_r+0x650>)
 8006f92:	4640      	mov	r0, r8
 8006f94:	4649      	mov	r1, r9
 8006f96:	f7f9 f95b 	bl	8000250 <__aeabi_dsub>
 8006f9a:	4680      	mov	r8, r0
 8006f9c:	4689      	mov	r9, r1
 8006f9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fa2:	f7f9 fd9d 	bl	8000ae0 <__aeabi_dcmpgt>
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	f040 8296 	bne.w	80074d8 <_dtoa_r+0x990>
 8006fac:	4640      	mov	r0, r8
 8006fae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006fb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fb6:	4649      	mov	r1, r9
 8006fb8:	f7f9 fd74 	bl	8000aa4 <__aeabi_dcmplt>
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	f040 8289 	bne.w	80074d4 <_dtoa_r+0x98c>
 8006fc2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006fc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f2c0 814e 	blt.w	800726a <_dtoa_r+0x722>
 8006fce:	f1bb 0f0e 	cmp.w	fp, #14
 8006fd2:	f300 814a 	bgt.w	800726a <_dtoa_r+0x722>
 8006fd6:	4b6b      	ldr	r3, [pc, #428]	; (8007184 <_dtoa_r+0x63c>)
 8006fd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006fdc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f280 80dc 	bge.w	80071a0 <_dtoa_r+0x658>
 8006fe8:	9b04      	ldr	r3, [sp, #16]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	f300 80d8 	bgt.w	80071a0 <_dtoa_r+0x658>
 8006ff0:	f040 826f 	bne.w	80074d2 <_dtoa_r+0x98a>
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	4b68      	ldr	r3, [pc, #416]	; (8007198 <_dtoa_r+0x650>)
 8006ff8:	4640      	mov	r0, r8
 8006ffa:	4649      	mov	r1, r9
 8006ffc:	f7f9 fae0 	bl	80005c0 <__aeabi_dmul>
 8007000:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007004:	f7f9 fd62 	bl	8000acc <__aeabi_dcmpge>
 8007008:	9e04      	ldr	r6, [sp, #16]
 800700a:	4637      	mov	r7, r6
 800700c:	2800      	cmp	r0, #0
 800700e:	f040 8245 	bne.w	800749c <_dtoa_r+0x954>
 8007012:	9d00      	ldr	r5, [sp, #0]
 8007014:	2331      	movs	r3, #49	; 0x31
 8007016:	f10b 0b01 	add.w	fp, fp, #1
 800701a:	f805 3b01 	strb.w	r3, [r5], #1
 800701e:	e241      	b.n	80074a4 <_dtoa_r+0x95c>
 8007020:	07f2      	lsls	r2, r6, #31
 8007022:	d505      	bpl.n	8007030 <_dtoa_r+0x4e8>
 8007024:	3501      	adds	r5, #1
 8007026:	e9d7 2300 	ldrd	r2, r3, [r7]
 800702a:	f7f9 fac9 	bl	80005c0 <__aeabi_dmul>
 800702e:	2301      	movs	r3, #1
 8007030:	1076      	asrs	r6, r6, #1
 8007032:	3708      	adds	r7, #8
 8007034:	e773      	b.n	8006f1e <_dtoa_r+0x3d6>
 8007036:	2502      	movs	r5, #2
 8007038:	e775      	b.n	8006f26 <_dtoa_r+0x3de>
 800703a:	465f      	mov	r7, fp
 800703c:	9e04      	ldr	r6, [sp, #16]
 800703e:	e792      	b.n	8006f66 <_dtoa_r+0x41e>
 8007040:	9900      	ldr	r1, [sp, #0]
 8007042:	4b50      	ldr	r3, [pc, #320]	; (8007184 <_dtoa_r+0x63c>)
 8007044:	4431      	add	r1, r6
 8007046:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800704a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800704e:	9102      	str	r1, [sp, #8]
 8007050:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007052:	eeb0 9a47 	vmov.f32	s18, s14
 8007056:	eef0 9a67 	vmov.f32	s19, s15
 800705a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800705e:	2900      	cmp	r1, #0
 8007060:	d044      	beq.n	80070ec <_dtoa_r+0x5a4>
 8007062:	2000      	movs	r0, #0
 8007064:	494d      	ldr	r1, [pc, #308]	; (800719c <_dtoa_r+0x654>)
 8007066:	f7f9 fbd5 	bl	8000814 <__aeabi_ddiv>
 800706a:	ec53 2b19 	vmov	r2, r3, d9
 800706e:	f7f9 f8ef 	bl	8000250 <__aeabi_dsub>
 8007072:	9d00      	ldr	r5, [sp, #0]
 8007074:	ec41 0b19 	vmov	d9, r0, r1
 8007078:	4649      	mov	r1, r9
 800707a:	4640      	mov	r0, r8
 800707c:	f7f9 fd50 	bl	8000b20 <__aeabi_d2iz>
 8007080:	4606      	mov	r6, r0
 8007082:	f7f9 fa33 	bl	80004ec <__aeabi_i2d>
 8007086:	4602      	mov	r2, r0
 8007088:	3630      	adds	r6, #48	; 0x30
 800708a:	460b      	mov	r3, r1
 800708c:	4640      	mov	r0, r8
 800708e:	4649      	mov	r1, r9
 8007090:	f7f9 f8de 	bl	8000250 <__aeabi_dsub>
 8007094:	f805 6b01 	strb.w	r6, [r5], #1
 8007098:	4680      	mov	r8, r0
 800709a:	4689      	mov	r9, r1
 800709c:	ec53 2b19 	vmov	r2, r3, d9
 80070a0:	f7f9 fd00 	bl	8000aa4 <__aeabi_dcmplt>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	d164      	bne.n	8007172 <_dtoa_r+0x62a>
 80070a8:	4642      	mov	r2, r8
 80070aa:	464b      	mov	r3, r9
 80070ac:	2000      	movs	r0, #0
 80070ae:	4937      	ldr	r1, [pc, #220]	; (800718c <_dtoa_r+0x644>)
 80070b0:	f7f9 f8ce 	bl	8000250 <__aeabi_dsub>
 80070b4:	ec53 2b19 	vmov	r2, r3, d9
 80070b8:	f7f9 fcf4 	bl	8000aa4 <__aeabi_dcmplt>
 80070bc:	2800      	cmp	r0, #0
 80070be:	f040 80b6 	bne.w	800722e <_dtoa_r+0x6e6>
 80070c2:	9b02      	ldr	r3, [sp, #8]
 80070c4:	429d      	cmp	r5, r3
 80070c6:	f43f af7c 	beq.w	8006fc2 <_dtoa_r+0x47a>
 80070ca:	2200      	movs	r2, #0
 80070cc:	4b30      	ldr	r3, [pc, #192]	; (8007190 <_dtoa_r+0x648>)
 80070ce:	ec51 0b19 	vmov	r0, r1, d9
 80070d2:	f7f9 fa75 	bl	80005c0 <__aeabi_dmul>
 80070d6:	2200      	movs	r2, #0
 80070d8:	4b2d      	ldr	r3, [pc, #180]	; (8007190 <_dtoa_r+0x648>)
 80070da:	ec41 0b19 	vmov	d9, r0, r1
 80070de:	4640      	mov	r0, r8
 80070e0:	4649      	mov	r1, r9
 80070e2:	f7f9 fa6d 	bl	80005c0 <__aeabi_dmul>
 80070e6:	4680      	mov	r8, r0
 80070e8:	4689      	mov	r9, r1
 80070ea:	e7c5      	b.n	8007078 <_dtoa_r+0x530>
 80070ec:	ec51 0b17 	vmov	r0, r1, d7
 80070f0:	f7f9 fa66 	bl	80005c0 <__aeabi_dmul>
 80070f4:	9b02      	ldr	r3, [sp, #8]
 80070f6:	9d00      	ldr	r5, [sp, #0]
 80070f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80070fa:	ec41 0b19 	vmov	d9, r0, r1
 80070fe:	4649      	mov	r1, r9
 8007100:	4640      	mov	r0, r8
 8007102:	f7f9 fd0d 	bl	8000b20 <__aeabi_d2iz>
 8007106:	4606      	mov	r6, r0
 8007108:	f7f9 f9f0 	bl	80004ec <__aeabi_i2d>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4640      	mov	r0, r8
 8007112:	4649      	mov	r1, r9
 8007114:	3630      	adds	r6, #48	; 0x30
 8007116:	f7f9 f89b 	bl	8000250 <__aeabi_dsub>
 800711a:	9b02      	ldr	r3, [sp, #8]
 800711c:	f805 6b01 	strb.w	r6, [r5], #1
 8007120:	4680      	mov	r8, r0
 8007122:	429d      	cmp	r5, r3
 8007124:	4689      	mov	r9, r1
 8007126:	f04f 0200 	mov.w	r2, #0
 800712a:	d124      	bne.n	8007176 <_dtoa_r+0x62e>
 800712c:	4b1b      	ldr	r3, [pc, #108]	; (800719c <_dtoa_r+0x654>)
 800712e:	ec51 0b19 	vmov	r0, r1, d9
 8007132:	f7f9 f88f 	bl	8000254 <__adddf3>
 8007136:	4602      	mov	r2, r0
 8007138:	460b      	mov	r3, r1
 800713a:	4640      	mov	r0, r8
 800713c:	4649      	mov	r1, r9
 800713e:	f7f9 fccf 	bl	8000ae0 <__aeabi_dcmpgt>
 8007142:	2800      	cmp	r0, #0
 8007144:	d173      	bne.n	800722e <_dtoa_r+0x6e6>
 8007146:	2000      	movs	r0, #0
 8007148:	4914      	ldr	r1, [pc, #80]	; (800719c <_dtoa_r+0x654>)
 800714a:	ec53 2b19 	vmov	r2, r3, d9
 800714e:	f7f9 f87f 	bl	8000250 <__aeabi_dsub>
 8007152:	4602      	mov	r2, r0
 8007154:	460b      	mov	r3, r1
 8007156:	4640      	mov	r0, r8
 8007158:	4649      	mov	r1, r9
 800715a:	f7f9 fca3 	bl	8000aa4 <__aeabi_dcmplt>
 800715e:	2800      	cmp	r0, #0
 8007160:	f43f af2f 	beq.w	8006fc2 <_dtoa_r+0x47a>
 8007164:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007166:	1e6b      	subs	r3, r5, #1
 8007168:	930f      	str	r3, [sp, #60]	; 0x3c
 800716a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800716e:	2b30      	cmp	r3, #48	; 0x30
 8007170:	d0f8      	beq.n	8007164 <_dtoa_r+0x61c>
 8007172:	46bb      	mov	fp, r7
 8007174:	e04a      	b.n	800720c <_dtoa_r+0x6c4>
 8007176:	4b06      	ldr	r3, [pc, #24]	; (8007190 <_dtoa_r+0x648>)
 8007178:	f7f9 fa22 	bl	80005c0 <__aeabi_dmul>
 800717c:	4680      	mov	r8, r0
 800717e:	4689      	mov	r9, r1
 8007180:	e7bd      	b.n	80070fe <_dtoa_r+0x5b6>
 8007182:	bf00      	nop
 8007184:	08008d78 	.word	0x08008d78
 8007188:	08008d50 	.word	0x08008d50
 800718c:	3ff00000 	.word	0x3ff00000
 8007190:	40240000 	.word	0x40240000
 8007194:	401c0000 	.word	0x401c0000
 8007198:	40140000 	.word	0x40140000
 800719c:	3fe00000 	.word	0x3fe00000
 80071a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80071a4:	9d00      	ldr	r5, [sp, #0]
 80071a6:	4642      	mov	r2, r8
 80071a8:	464b      	mov	r3, r9
 80071aa:	4630      	mov	r0, r6
 80071ac:	4639      	mov	r1, r7
 80071ae:	f7f9 fb31 	bl	8000814 <__aeabi_ddiv>
 80071b2:	f7f9 fcb5 	bl	8000b20 <__aeabi_d2iz>
 80071b6:	9001      	str	r0, [sp, #4]
 80071b8:	f7f9 f998 	bl	80004ec <__aeabi_i2d>
 80071bc:	4642      	mov	r2, r8
 80071be:	464b      	mov	r3, r9
 80071c0:	f7f9 f9fe 	bl	80005c0 <__aeabi_dmul>
 80071c4:	4602      	mov	r2, r0
 80071c6:	460b      	mov	r3, r1
 80071c8:	4630      	mov	r0, r6
 80071ca:	4639      	mov	r1, r7
 80071cc:	f7f9 f840 	bl	8000250 <__aeabi_dsub>
 80071d0:	9e01      	ldr	r6, [sp, #4]
 80071d2:	9f04      	ldr	r7, [sp, #16]
 80071d4:	4602      	mov	r2, r0
 80071d6:	3630      	adds	r6, #48	; 0x30
 80071d8:	460b      	mov	r3, r1
 80071da:	f805 6b01 	strb.w	r6, [r5], #1
 80071de:	9e00      	ldr	r6, [sp, #0]
 80071e0:	1bae      	subs	r6, r5, r6
 80071e2:	42b7      	cmp	r7, r6
 80071e4:	d134      	bne.n	8007250 <_dtoa_r+0x708>
 80071e6:	f7f9 f835 	bl	8000254 <__adddf3>
 80071ea:	4642      	mov	r2, r8
 80071ec:	464b      	mov	r3, r9
 80071ee:	4606      	mov	r6, r0
 80071f0:	460f      	mov	r7, r1
 80071f2:	f7f9 fc75 	bl	8000ae0 <__aeabi_dcmpgt>
 80071f6:	b9c8      	cbnz	r0, 800722c <_dtoa_r+0x6e4>
 80071f8:	4642      	mov	r2, r8
 80071fa:	464b      	mov	r3, r9
 80071fc:	4630      	mov	r0, r6
 80071fe:	4639      	mov	r1, r7
 8007200:	f7f9 fc46 	bl	8000a90 <__aeabi_dcmpeq>
 8007204:	b110      	cbz	r0, 800720c <_dtoa_r+0x6c4>
 8007206:	9b01      	ldr	r3, [sp, #4]
 8007208:	07db      	lsls	r3, r3, #31
 800720a:	d40f      	bmi.n	800722c <_dtoa_r+0x6e4>
 800720c:	4651      	mov	r1, sl
 800720e:	4620      	mov	r0, r4
 8007210:	f000 fbca 	bl	80079a8 <_Bfree>
 8007214:	2300      	movs	r3, #0
 8007216:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007218:	702b      	strb	r3, [r5, #0]
 800721a:	f10b 0301 	add.w	r3, fp, #1
 800721e:	6013      	str	r3, [r2, #0]
 8007220:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007222:	2b00      	cmp	r3, #0
 8007224:	f43f ace2 	beq.w	8006bec <_dtoa_r+0xa4>
 8007228:	601d      	str	r5, [r3, #0]
 800722a:	e4df      	b.n	8006bec <_dtoa_r+0xa4>
 800722c:	465f      	mov	r7, fp
 800722e:	462b      	mov	r3, r5
 8007230:	461d      	mov	r5, r3
 8007232:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007236:	2a39      	cmp	r2, #57	; 0x39
 8007238:	d106      	bne.n	8007248 <_dtoa_r+0x700>
 800723a:	9a00      	ldr	r2, [sp, #0]
 800723c:	429a      	cmp	r2, r3
 800723e:	d1f7      	bne.n	8007230 <_dtoa_r+0x6e8>
 8007240:	2230      	movs	r2, #48	; 0x30
 8007242:	9900      	ldr	r1, [sp, #0]
 8007244:	3701      	adds	r7, #1
 8007246:	700a      	strb	r2, [r1, #0]
 8007248:	781a      	ldrb	r2, [r3, #0]
 800724a:	3201      	adds	r2, #1
 800724c:	701a      	strb	r2, [r3, #0]
 800724e:	e790      	b.n	8007172 <_dtoa_r+0x62a>
 8007250:	2200      	movs	r2, #0
 8007252:	4ba3      	ldr	r3, [pc, #652]	; (80074e0 <_dtoa_r+0x998>)
 8007254:	f7f9 f9b4 	bl	80005c0 <__aeabi_dmul>
 8007258:	2200      	movs	r2, #0
 800725a:	2300      	movs	r3, #0
 800725c:	4606      	mov	r6, r0
 800725e:	460f      	mov	r7, r1
 8007260:	f7f9 fc16 	bl	8000a90 <__aeabi_dcmpeq>
 8007264:	2800      	cmp	r0, #0
 8007266:	d09e      	beq.n	80071a6 <_dtoa_r+0x65e>
 8007268:	e7d0      	b.n	800720c <_dtoa_r+0x6c4>
 800726a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800726c:	2a00      	cmp	r2, #0
 800726e:	f000 80ca 	beq.w	8007406 <_dtoa_r+0x8be>
 8007272:	9a07      	ldr	r2, [sp, #28]
 8007274:	2a01      	cmp	r2, #1
 8007276:	f300 80ad 	bgt.w	80073d4 <_dtoa_r+0x88c>
 800727a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800727c:	2a00      	cmp	r2, #0
 800727e:	f000 80a5 	beq.w	80073cc <_dtoa_r+0x884>
 8007282:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007286:	9e08      	ldr	r6, [sp, #32]
 8007288:	9d05      	ldr	r5, [sp, #20]
 800728a:	9a05      	ldr	r2, [sp, #20]
 800728c:	2101      	movs	r1, #1
 800728e:	4620      	mov	r0, r4
 8007290:	441a      	add	r2, r3
 8007292:	9205      	str	r2, [sp, #20]
 8007294:	9a06      	ldr	r2, [sp, #24]
 8007296:	441a      	add	r2, r3
 8007298:	9206      	str	r2, [sp, #24]
 800729a:	f000 fc3d 	bl	8007b18 <__i2b>
 800729e:	4607      	mov	r7, r0
 80072a0:	b165      	cbz	r5, 80072bc <_dtoa_r+0x774>
 80072a2:	9b06      	ldr	r3, [sp, #24]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	dd09      	ble.n	80072bc <_dtoa_r+0x774>
 80072a8:	42ab      	cmp	r3, r5
 80072aa:	9a05      	ldr	r2, [sp, #20]
 80072ac:	bfa8      	it	ge
 80072ae:	462b      	movge	r3, r5
 80072b0:	1ad2      	subs	r2, r2, r3
 80072b2:	1aed      	subs	r5, r5, r3
 80072b4:	9205      	str	r2, [sp, #20]
 80072b6:	9a06      	ldr	r2, [sp, #24]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	9306      	str	r3, [sp, #24]
 80072bc:	9b08      	ldr	r3, [sp, #32]
 80072be:	b1f3      	cbz	r3, 80072fe <_dtoa_r+0x7b6>
 80072c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 80a3 	beq.w	800740e <_dtoa_r+0x8c6>
 80072c8:	2e00      	cmp	r6, #0
 80072ca:	dd10      	ble.n	80072ee <_dtoa_r+0x7a6>
 80072cc:	4639      	mov	r1, r7
 80072ce:	4632      	mov	r2, r6
 80072d0:	4620      	mov	r0, r4
 80072d2:	f000 fce1 	bl	8007c98 <__pow5mult>
 80072d6:	4652      	mov	r2, sl
 80072d8:	4601      	mov	r1, r0
 80072da:	4607      	mov	r7, r0
 80072dc:	4620      	mov	r0, r4
 80072de:	f000 fc31 	bl	8007b44 <__multiply>
 80072e2:	4680      	mov	r8, r0
 80072e4:	4651      	mov	r1, sl
 80072e6:	4620      	mov	r0, r4
 80072e8:	46c2      	mov	sl, r8
 80072ea:	f000 fb5d 	bl	80079a8 <_Bfree>
 80072ee:	9b08      	ldr	r3, [sp, #32]
 80072f0:	1b9a      	subs	r2, r3, r6
 80072f2:	d004      	beq.n	80072fe <_dtoa_r+0x7b6>
 80072f4:	4651      	mov	r1, sl
 80072f6:	4620      	mov	r0, r4
 80072f8:	f000 fcce 	bl	8007c98 <__pow5mult>
 80072fc:	4682      	mov	sl, r0
 80072fe:	2101      	movs	r1, #1
 8007300:	4620      	mov	r0, r4
 8007302:	f000 fc09 	bl	8007b18 <__i2b>
 8007306:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007308:	4606      	mov	r6, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	f340 8081 	ble.w	8007412 <_dtoa_r+0x8ca>
 8007310:	461a      	mov	r2, r3
 8007312:	4601      	mov	r1, r0
 8007314:	4620      	mov	r0, r4
 8007316:	f000 fcbf 	bl	8007c98 <__pow5mult>
 800731a:	9b07      	ldr	r3, [sp, #28]
 800731c:	4606      	mov	r6, r0
 800731e:	2b01      	cmp	r3, #1
 8007320:	dd7a      	ble.n	8007418 <_dtoa_r+0x8d0>
 8007322:	f04f 0800 	mov.w	r8, #0
 8007326:	6933      	ldr	r3, [r6, #16]
 8007328:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800732c:	6918      	ldr	r0, [r3, #16]
 800732e:	f000 fba5 	bl	8007a7c <__hi0bits>
 8007332:	f1c0 0020 	rsb	r0, r0, #32
 8007336:	9b06      	ldr	r3, [sp, #24]
 8007338:	4418      	add	r0, r3
 800733a:	f010 001f 	ands.w	r0, r0, #31
 800733e:	f000 8094 	beq.w	800746a <_dtoa_r+0x922>
 8007342:	f1c0 0320 	rsb	r3, r0, #32
 8007346:	2b04      	cmp	r3, #4
 8007348:	f340 8085 	ble.w	8007456 <_dtoa_r+0x90e>
 800734c:	f1c0 001c 	rsb	r0, r0, #28
 8007350:	9b05      	ldr	r3, [sp, #20]
 8007352:	4403      	add	r3, r0
 8007354:	4405      	add	r5, r0
 8007356:	9305      	str	r3, [sp, #20]
 8007358:	9b06      	ldr	r3, [sp, #24]
 800735a:	4403      	add	r3, r0
 800735c:	9306      	str	r3, [sp, #24]
 800735e:	9b05      	ldr	r3, [sp, #20]
 8007360:	2b00      	cmp	r3, #0
 8007362:	dd05      	ble.n	8007370 <_dtoa_r+0x828>
 8007364:	4651      	mov	r1, sl
 8007366:	461a      	mov	r2, r3
 8007368:	4620      	mov	r0, r4
 800736a:	f000 fcef 	bl	8007d4c <__lshift>
 800736e:	4682      	mov	sl, r0
 8007370:	9b06      	ldr	r3, [sp, #24]
 8007372:	2b00      	cmp	r3, #0
 8007374:	dd05      	ble.n	8007382 <_dtoa_r+0x83a>
 8007376:	4631      	mov	r1, r6
 8007378:	461a      	mov	r2, r3
 800737a:	4620      	mov	r0, r4
 800737c:	f000 fce6 	bl	8007d4c <__lshift>
 8007380:	4606      	mov	r6, r0
 8007382:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007384:	2b00      	cmp	r3, #0
 8007386:	d072      	beq.n	800746e <_dtoa_r+0x926>
 8007388:	4631      	mov	r1, r6
 800738a:	4650      	mov	r0, sl
 800738c:	f000 fd4a 	bl	8007e24 <__mcmp>
 8007390:	2800      	cmp	r0, #0
 8007392:	da6c      	bge.n	800746e <_dtoa_r+0x926>
 8007394:	2300      	movs	r3, #0
 8007396:	4651      	mov	r1, sl
 8007398:	220a      	movs	r2, #10
 800739a:	4620      	mov	r0, r4
 800739c:	f000 fb26 	bl	80079ec <__multadd>
 80073a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073a6:	4682      	mov	sl, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 81af 	beq.w	800770c <_dtoa_r+0xbc4>
 80073ae:	2300      	movs	r3, #0
 80073b0:	4639      	mov	r1, r7
 80073b2:	220a      	movs	r2, #10
 80073b4:	4620      	mov	r0, r4
 80073b6:	f000 fb19 	bl	80079ec <__multadd>
 80073ba:	9b01      	ldr	r3, [sp, #4]
 80073bc:	4607      	mov	r7, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f300 8096 	bgt.w	80074f0 <_dtoa_r+0x9a8>
 80073c4:	9b07      	ldr	r3, [sp, #28]
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	dc59      	bgt.n	800747e <_dtoa_r+0x936>
 80073ca:	e091      	b.n	80074f0 <_dtoa_r+0x9a8>
 80073cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80073ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80073d2:	e758      	b.n	8007286 <_dtoa_r+0x73e>
 80073d4:	9b04      	ldr	r3, [sp, #16]
 80073d6:	1e5e      	subs	r6, r3, #1
 80073d8:	9b08      	ldr	r3, [sp, #32]
 80073da:	42b3      	cmp	r3, r6
 80073dc:	bfb7      	itett	lt
 80073de:	9b08      	ldrlt	r3, [sp, #32]
 80073e0:	1b9e      	subge	r6, r3, r6
 80073e2:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80073e4:	1af3      	sublt	r3, r6, r3
 80073e6:	bfbe      	ittt	lt
 80073e8:	9608      	strlt	r6, [sp, #32]
 80073ea:	2600      	movlt	r6, #0
 80073ec:	18d2      	addlt	r2, r2, r3
 80073ee:	9b04      	ldr	r3, [sp, #16]
 80073f0:	bfb8      	it	lt
 80073f2:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	bfb7      	itett	lt
 80073f8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80073fc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007400:	1a9d      	sublt	r5, r3, r2
 8007402:	2300      	movlt	r3, #0
 8007404:	e741      	b.n	800728a <_dtoa_r+0x742>
 8007406:	9e08      	ldr	r6, [sp, #32]
 8007408:	9d05      	ldr	r5, [sp, #20]
 800740a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800740c:	e748      	b.n	80072a0 <_dtoa_r+0x758>
 800740e:	9a08      	ldr	r2, [sp, #32]
 8007410:	e770      	b.n	80072f4 <_dtoa_r+0x7ac>
 8007412:	9b07      	ldr	r3, [sp, #28]
 8007414:	2b01      	cmp	r3, #1
 8007416:	dc19      	bgt.n	800744c <_dtoa_r+0x904>
 8007418:	9b02      	ldr	r3, [sp, #8]
 800741a:	b9bb      	cbnz	r3, 800744c <_dtoa_r+0x904>
 800741c:	9b03      	ldr	r3, [sp, #12]
 800741e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007422:	b99b      	cbnz	r3, 800744c <_dtoa_r+0x904>
 8007424:	9b03      	ldr	r3, [sp, #12]
 8007426:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800742a:	0d1b      	lsrs	r3, r3, #20
 800742c:	051b      	lsls	r3, r3, #20
 800742e:	b183      	cbz	r3, 8007452 <_dtoa_r+0x90a>
 8007430:	9b05      	ldr	r3, [sp, #20]
 8007432:	f04f 0801 	mov.w	r8, #1
 8007436:	3301      	adds	r3, #1
 8007438:	9305      	str	r3, [sp, #20]
 800743a:	9b06      	ldr	r3, [sp, #24]
 800743c:	3301      	adds	r3, #1
 800743e:	9306      	str	r3, [sp, #24]
 8007440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007442:	2b00      	cmp	r3, #0
 8007444:	f47f af6f 	bne.w	8007326 <_dtoa_r+0x7de>
 8007448:	2001      	movs	r0, #1
 800744a:	e774      	b.n	8007336 <_dtoa_r+0x7ee>
 800744c:	f04f 0800 	mov.w	r8, #0
 8007450:	e7f6      	b.n	8007440 <_dtoa_r+0x8f8>
 8007452:	4698      	mov	r8, r3
 8007454:	e7f4      	b.n	8007440 <_dtoa_r+0x8f8>
 8007456:	d082      	beq.n	800735e <_dtoa_r+0x816>
 8007458:	331c      	adds	r3, #28
 800745a:	9a05      	ldr	r2, [sp, #20]
 800745c:	441a      	add	r2, r3
 800745e:	441d      	add	r5, r3
 8007460:	9205      	str	r2, [sp, #20]
 8007462:	9a06      	ldr	r2, [sp, #24]
 8007464:	441a      	add	r2, r3
 8007466:	9206      	str	r2, [sp, #24]
 8007468:	e779      	b.n	800735e <_dtoa_r+0x816>
 800746a:	4603      	mov	r3, r0
 800746c:	e7f4      	b.n	8007458 <_dtoa_r+0x910>
 800746e:	9b04      	ldr	r3, [sp, #16]
 8007470:	2b00      	cmp	r3, #0
 8007472:	dc37      	bgt.n	80074e4 <_dtoa_r+0x99c>
 8007474:	9b07      	ldr	r3, [sp, #28]
 8007476:	2b02      	cmp	r3, #2
 8007478:	dd34      	ble.n	80074e4 <_dtoa_r+0x99c>
 800747a:	9b04      	ldr	r3, [sp, #16]
 800747c:	9301      	str	r3, [sp, #4]
 800747e:	9b01      	ldr	r3, [sp, #4]
 8007480:	b963      	cbnz	r3, 800749c <_dtoa_r+0x954>
 8007482:	4631      	mov	r1, r6
 8007484:	2205      	movs	r2, #5
 8007486:	4620      	mov	r0, r4
 8007488:	f000 fab0 	bl	80079ec <__multadd>
 800748c:	4601      	mov	r1, r0
 800748e:	4606      	mov	r6, r0
 8007490:	4650      	mov	r0, sl
 8007492:	f000 fcc7 	bl	8007e24 <__mcmp>
 8007496:	2800      	cmp	r0, #0
 8007498:	f73f adbb 	bgt.w	8007012 <_dtoa_r+0x4ca>
 800749c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800749e:	9d00      	ldr	r5, [sp, #0]
 80074a0:	ea6f 0b03 	mvn.w	fp, r3
 80074a4:	f04f 0800 	mov.w	r8, #0
 80074a8:	4631      	mov	r1, r6
 80074aa:	4620      	mov	r0, r4
 80074ac:	f000 fa7c 	bl	80079a8 <_Bfree>
 80074b0:	2f00      	cmp	r7, #0
 80074b2:	f43f aeab 	beq.w	800720c <_dtoa_r+0x6c4>
 80074b6:	f1b8 0f00 	cmp.w	r8, #0
 80074ba:	d005      	beq.n	80074c8 <_dtoa_r+0x980>
 80074bc:	45b8      	cmp	r8, r7
 80074be:	d003      	beq.n	80074c8 <_dtoa_r+0x980>
 80074c0:	4641      	mov	r1, r8
 80074c2:	4620      	mov	r0, r4
 80074c4:	f000 fa70 	bl	80079a8 <_Bfree>
 80074c8:	4639      	mov	r1, r7
 80074ca:	4620      	mov	r0, r4
 80074cc:	f000 fa6c 	bl	80079a8 <_Bfree>
 80074d0:	e69c      	b.n	800720c <_dtoa_r+0x6c4>
 80074d2:	2600      	movs	r6, #0
 80074d4:	4637      	mov	r7, r6
 80074d6:	e7e1      	b.n	800749c <_dtoa_r+0x954>
 80074d8:	46bb      	mov	fp, r7
 80074da:	4637      	mov	r7, r6
 80074dc:	e599      	b.n	8007012 <_dtoa_r+0x4ca>
 80074de:	bf00      	nop
 80074e0:	40240000 	.word	0x40240000
 80074e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	f000 80c8 	beq.w	800767c <_dtoa_r+0xb34>
 80074ec:	9b04      	ldr	r3, [sp, #16]
 80074ee:	9301      	str	r3, [sp, #4]
 80074f0:	2d00      	cmp	r5, #0
 80074f2:	dd05      	ble.n	8007500 <_dtoa_r+0x9b8>
 80074f4:	4639      	mov	r1, r7
 80074f6:	462a      	mov	r2, r5
 80074f8:	4620      	mov	r0, r4
 80074fa:	f000 fc27 	bl	8007d4c <__lshift>
 80074fe:	4607      	mov	r7, r0
 8007500:	f1b8 0f00 	cmp.w	r8, #0
 8007504:	d05b      	beq.n	80075be <_dtoa_r+0xa76>
 8007506:	6879      	ldr	r1, [r7, #4]
 8007508:	4620      	mov	r0, r4
 800750a:	f000 fa0d 	bl	8007928 <_Balloc>
 800750e:	4605      	mov	r5, r0
 8007510:	b928      	cbnz	r0, 800751e <_dtoa_r+0x9d6>
 8007512:	4b82      	ldr	r3, [pc, #520]	; (800771c <_dtoa_r+0xbd4>)
 8007514:	4602      	mov	r2, r0
 8007516:	f240 21ef 	movw	r1, #751	; 0x2ef
 800751a:	f7ff bb2e 	b.w	8006b7a <_dtoa_r+0x32>
 800751e:	693a      	ldr	r2, [r7, #16]
 8007520:	f107 010c 	add.w	r1, r7, #12
 8007524:	300c      	adds	r0, #12
 8007526:	3202      	adds	r2, #2
 8007528:	0092      	lsls	r2, r2, #2
 800752a:	f000 ffaf 	bl	800848c <memcpy>
 800752e:	2201      	movs	r2, #1
 8007530:	4629      	mov	r1, r5
 8007532:	4620      	mov	r0, r4
 8007534:	f000 fc0a 	bl	8007d4c <__lshift>
 8007538:	9b00      	ldr	r3, [sp, #0]
 800753a:	46b8      	mov	r8, r7
 800753c:	4607      	mov	r7, r0
 800753e:	3301      	adds	r3, #1
 8007540:	9304      	str	r3, [sp, #16]
 8007542:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007546:	4413      	add	r3, r2
 8007548:	9308      	str	r3, [sp, #32]
 800754a:	9b02      	ldr	r3, [sp, #8]
 800754c:	f003 0301 	and.w	r3, r3, #1
 8007550:	9306      	str	r3, [sp, #24]
 8007552:	9b04      	ldr	r3, [sp, #16]
 8007554:	4631      	mov	r1, r6
 8007556:	4650      	mov	r0, sl
 8007558:	3b01      	subs	r3, #1
 800755a:	9301      	str	r3, [sp, #4]
 800755c:	f7ff fa63 	bl	8006a26 <quorem>
 8007560:	4641      	mov	r1, r8
 8007562:	9002      	str	r0, [sp, #8]
 8007564:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007568:	4650      	mov	r0, sl
 800756a:	f000 fc5b 	bl	8007e24 <__mcmp>
 800756e:	463a      	mov	r2, r7
 8007570:	9005      	str	r0, [sp, #20]
 8007572:	4631      	mov	r1, r6
 8007574:	4620      	mov	r0, r4
 8007576:	f000 fc71 	bl	8007e5c <__mdiff>
 800757a:	68c2      	ldr	r2, [r0, #12]
 800757c:	4605      	mov	r5, r0
 800757e:	bb02      	cbnz	r2, 80075c2 <_dtoa_r+0xa7a>
 8007580:	4601      	mov	r1, r0
 8007582:	4650      	mov	r0, sl
 8007584:	f000 fc4e 	bl	8007e24 <__mcmp>
 8007588:	4602      	mov	r2, r0
 800758a:	4629      	mov	r1, r5
 800758c:	4620      	mov	r0, r4
 800758e:	9209      	str	r2, [sp, #36]	; 0x24
 8007590:	f000 fa0a 	bl	80079a8 <_Bfree>
 8007594:	9b07      	ldr	r3, [sp, #28]
 8007596:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007598:	9d04      	ldr	r5, [sp, #16]
 800759a:	ea43 0102 	orr.w	r1, r3, r2
 800759e:	9b06      	ldr	r3, [sp, #24]
 80075a0:	4319      	orrs	r1, r3
 80075a2:	d110      	bne.n	80075c6 <_dtoa_r+0xa7e>
 80075a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80075a8:	d029      	beq.n	80075fe <_dtoa_r+0xab6>
 80075aa:	9b05      	ldr	r3, [sp, #20]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	dd02      	ble.n	80075b6 <_dtoa_r+0xa6e>
 80075b0:	9b02      	ldr	r3, [sp, #8]
 80075b2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80075b6:	9b01      	ldr	r3, [sp, #4]
 80075b8:	f883 9000 	strb.w	r9, [r3]
 80075bc:	e774      	b.n	80074a8 <_dtoa_r+0x960>
 80075be:	4638      	mov	r0, r7
 80075c0:	e7ba      	b.n	8007538 <_dtoa_r+0x9f0>
 80075c2:	2201      	movs	r2, #1
 80075c4:	e7e1      	b.n	800758a <_dtoa_r+0xa42>
 80075c6:	9b05      	ldr	r3, [sp, #20]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	db04      	blt.n	80075d6 <_dtoa_r+0xa8e>
 80075cc:	9907      	ldr	r1, [sp, #28]
 80075ce:	430b      	orrs	r3, r1
 80075d0:	9906      	ldr	r1, [sp, #24]
 80075d2:	430b      	orrs	r3, r1
 80075d4:	d120      	bne.n	8007618 <_dtoa_r+0xad0>
 80075d6:	2a00      	cmp	r2, #0
 80075d8:	dded      	ble.n	80075b6 <_dtoa_r+0xa6e>
 80075da:	4651      	mov	r1, sl
 80075dc:	2201      	movs	r2, #1
 80075de:	4620      	mov	r0, r4
 80075e0:	f000 fbb4 	bl	8007d4c <__lshift>
 80075e4:	4631      	mov	r1, r6
 80075e6:	4682      	mov	sl, r0
 80075e8:	f000 fc1c 	bl	8007e24 <__mcmp>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	dc03      	bgt.n	80075f8 <_dtoa_r+0xab0>
 80075f0:	d1e1      	bne.n	80075b6 <_dtoa_r+0xa6e>
 80075f2:	f019 0f01 	tst.w	r9, #1
 80075f6:	d0de      	beq.n	80075b6 <_dtoa_r+0xa6e>
 80075f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80075fc:	d1d8      	bne.n	80075b0 <_dtoa_r+0xa68>
 80075fe:	2339      	movs	r3, #57	; 0x39
 8007600:	9a01      	ldr	r2, [sp, #4]
 8007602:	7013      	strb	r3, [r2, #0]
 8007604:	462b      	mov	r3, r5
 8007606:	461d      	mov	r5, r3
 8007608:	3b01      	subs	r3, #1
 800760a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800760e:	2a39      	cmp	r2, #57	; 0x39
 8007610:	d06b      	beq.n	80076ea <_dtoa_r+0xba2>
 8007612:	3201      	adds	r2, #1
 8007614:	701a      	strb	r2, [r3, #0]
 8007616:	e747      	b.n	80074a8 <_dtoa_r+0x960>
 8007618:	2a00      	cmp	r2, #0
 800761a:	dd07      	ble.n	800762c <_dtoa_r+0xae4>
 800761c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007620:	d0ed      	beq.n	80075fe <_dtoa_r+0xab6>
 8007622:	f109 0301 	add.w	r3, r9, #1
 8007626:	9a01      	ldr	r2, [sp, #4]
 8007628:	7013      	strb	r3, [r2, #0]
 800762a:	e73d      	b.n	80074a8 <_dtoa_r+0x960>
 800762c:	9b04      	ldr	r3, [sp, #16]
 800762e:	9a08      	ldr	r2, [sp, #32]
 8007630:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007634:	4293      	cmp	r3, r2
 8007636:	d042      	beq.n	80076be <_dtoa_r+0xb76>
 8007638:	4651      	mov	r1, sl
 800763a:	2300      	movs	r3, #0
 800763c:	220a      	movs	r2, #10
 800763e:	4620      	mov	r0, r4
 8007640:	f000 f9d4 	bl	80079ec <__multadd>
 8007644:	45b8      	cmp	r8, r7
 8007646:	4682      	mov	sl, r0
 8007648:	f04f 0300 	mov.w	r3, #0
 800764c:	f04f 020a 	mov.w	r2, #10
 8007650:	4641      	mov	r1, r8
 8007652:	4620      	mov	r0, r4
 8007654:	d107      	bne.n	8007666 <_dtoa_r+0xb1e>
 8007656:	f000 f9c9 	bl	80079ec <__multadd>
 800765a:	4680      	mov	r8, r0
 800765c:	4607      	mov	r7, r0
 800765e:	9b04      	ldr	r3, [sp, #16]
 8007660:	3301      	adds	r3, #1
 8007662:	9304      	str	r3, [sp, #16]
 8007664:	e775      	b.n	8007552 <_dtoa_r+0xa0a>
 8007666:	f000 f9c1 	bl	80079ec <__multadd>
 800766a:	4639      	mov	r1, r7
 800766c:	4680      	mov	r8, r0
 800766e:	2300      	movs	r3, #0
 8007670:	220a      	movs	r2, #10
 8007672:	4620      	mov	r0, r4
 8007674:	f000 f9ba 	bl	80079ec <__multadd>
 8007678:	4607      	mov	r7, r0
 800767a:	e7f0      	b.n	800765e <_dtoa_r+0xb16>
 800767c:	9b04      	ldr	r3, [sp, #16]
 800767e:	9301      	str	r3, [sp, #4]
 8007680:	9d00      	ldr	r5, [sp, #0]
 8007682:	4631      	mov	r1, r6
 8007684:	4650      	mov	r0, sl
 8007686:	f7ff f9ce 	bl	8006a26 <quorem>
 800768a:	9b00      	ldr	r3, [sp, #0]
 800768c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007690:	f805 9b01 	strb.w	r9, [r5], #1
 8007694:	1aea      	subs	r2, r5, r3
 8007696:	9b01      	ldr	r3, [sp, #4]
 8007698:	4293      	cmp	r3, r2
 800769a:	dd07      	ble.n	80076ac <_dtoa_r+0xb64>
 800769c:	4651      	mov	r1, sl
 800769e:	2300      	movs	r3, #0
 80076a0:	220a      	movs	r2, #10
 80076a2:	4620      	mov	r0, r4
 80076a4:	f000 f9a2 	bl	80079ec <__multadd>
 80076a8:	4682      	mov	sl, r0
 80076aa:	e7ea      	b.n	8007682 <_dtoa_r+0xb3a>
 80076ac:	9b01      	ldr	r3, [sp, #4]
 80076ae:	f04f 0800 	mov.w	r8, #0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	bfcc      	ite	gt
 80076b6:	461d      	movgt	r5, r3
 80076b8:	2501      	movle	r5, #1
 80076ba:	9b00      	ldr	r3, [sp, #0]
 80076bc:	441d      	add	r5, r3
 80076be:	4651      	mov	r1, sl
 80076c0:	2201      	movs	r2, #1
 80076c2:	4620      	mov	r0, r4
 80076c4:	f000 fb42 	bl	8007d4c <__lshift>
 80076c8:	4631      	mov	r1, r6
 80076ca:	4682      	mov	sl, r0
 80076cc:	f000 fbaa 	bl	8007e24 <__mcmp>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	dc97      	bgt.n	8007604 <_dtoa_r+0xabc>
 80076d4:	d102      	bne.n	80076dc <_dtoa_r+0xb94>
 80076d6:	f019 0f01 	tst.w	r9, #1
 80076da:	d193      	bne.n	8007604 <_dtoa_r+0xabc>
 80076dc:	462b      	mov	r3, r5
 80076de:	461d      	mov	r5, r3
 80076e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076e4:	2a30      	cmp	r2, #48	; 0x30
 80076e6:	d0fa      	beq.n	80076de <_dtoa_r+0xb96>
 80076e8:	e6de      	b.n	80074a8 <_dtoa_r+0x960>
 80076ea:	9a00      	ldr	r2, [sp, #0]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d18a      	bne.n	8007606 <_dtoa_r+0xabe>
 80076f0:	f10b 0b01 	add.w	fp, fp, #1
 80076f4:	2331      	movs	r3, #49	; 0x31
 80076f6:	e797      	b.n	8007628 <_dtoa_r+0xae0>
 80076f8:	4b09      	ldr	r3, [pc, #36]	; (8007720 <_dtoa_r+0xbd8>)
 80076fa:	f7ff ba9a 	b.w	8006c32 <_dtoa_r+0xea>
 80076fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007700:	2b00      	cmp	r3, #0
 8007702:	f47f aa6e 	bne.w	8006be2 <_dtoa_r+0x9a>
 8007706:	4b07      	ldr	r3, [pc, #28]	; (8007724 <_dtoa_r+0xbdc>)
 8007708:	f7ff ba93 	b.w	8006c32 <_dtoa_r+0xea>
 800770c:	9b01      	ldr	r3, [sp, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	dcb6      	bgt.n	8007680 <_dtoa_r+0xb38>
 8007712:	9b07      	ldr	r3, [sp, #28]
 8007714:	2b02      	cmp	r3, #2
 8007716:	f73f aeb2 	bgt.w	800747e <_dtoa_r+0x936>
 800771a:	e7b1      	b.n	8007680 <_dtoa_r+0xb38>
 800771c:	08008ce0 	.word	0x08008ce0
 8007720:	08008c40 	.word	0x08008c40
 8007724:	08008c64 	.word	0x08008c64

08007728 <_free_r>:
 8007728:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800772a:	2900      	cmp	r1, #0
 800772c:	d043      	beq.n	80077b6 <_free_r+0x8e>
 800772e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007732:	1f0c      	subs	r4, r1, #4
 8007734:	9001      	str	r0, [sp, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	bfb8      	it	lt
 800773a:	18e4      	addlt	r4, r4, r3
 800773c:	f000 f8e8 	bl	8007910 <__malloc_lock>
 8007740:	4a1e      	ldr	r2, [pc, #120]	; (80077bc <_free_r+0x94>)
 8007742:	9801      	ldr	r0, [sp, #4]
 8007744:	6813      	ldr	r3, [r2, #0]
 8007746:	b933      	cbnz	r3, 8007756 <_free_r+0x2e>
 8007748:	6063      	str	r3, [r4, #4]
 800774a:	6014      	str	r4, [r2, #0]
 800774c:	b003      	add	sp, #12
 800774e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007752:	f000 b8e3 	b.w	800791c <__malloc_unlock>
 8007756:	42a3      	cmp	r3, r4
 8007758:	d908      	bls.n	800776c <_free_r+0x44>
 800775a:	6825      	ldr	r5, [r4, #0]
 800775c:	1961      	adds	r1, r4, r5
 800775e:	428b      	cmp	r3, r1
 8007760:	bf01      	itttt	eq
 8007762:	6819      	ldreq	r1, [r3, #0]
 8007764:	685b      	ldreq	r3, [r3, #4]
 8007766:	1949      	addeq	r1, r1, r5
 8007768:	6021      	streq	r1, [r4, #0]
 800776a:	e7ed      	b.n	8007748 <_free_r+0x20>
 800776c:	461a      	mov	r2, r3
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	b10b      	cbz	r3, 8007776 <_free_r+0x4e>
 8007772:	42a3      	cmp	r3, r4
 8007774:	d9fa      	bls.n	800776c <_free_r+0x44>
 8007776:	6811      	ldr	r1, [r2, #0]
 8007778:	1855      	adds	r5, r2, r1
 800777a:	42a5      	cmp	r5, r4
 800777c:	d10b      	bne.n	8007796 <_free_r+0x6e>
 800777e:	6824      	ldr	r4, [r4, #0]
 8007780:	4421      	add	r1, r4
 8007782:	1854      	adds	r4, r2, r1
 8007784:	6011      	str	r1, [r2, #0]
 8007786:	42a3      	cmp	r3, r4
 8007788:	d1e0      	bne.n	800774c <_free_r+0x24>
 800778a:	681c      	ldr	r4, [r3, #0]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	440c      	add	r4, r1
 8007790:	6053      	str	r3, [r2, #4]
 8007792:	6014      	str	r4, [r2, #0]
 8007794:	e7da      	b.n	800774c <_free_r+0x24>
 8007796:	d902      	bls.n	800779e <_free_r+0x76>
 8007798:	230c      	movs	r3, #12
 800779a:	6003      	str	r3, [r0, #0]
 800779c:	e7d6      	b.n	800774c <_free_r+0x24>
 800779e:	6825      	ldr	r5, [r4, #0]
 80077a0:	1961      	adds	r1, r4, r5
 80077a2:	428b      	cmp	r3, r1
 80077a4:	bf02      	ittt	eq
 80077a6:	6819      	ldreq	r1, [r3, #0]
 80077a8:	685b      	ldreq	r3, [r3, #4]
 80077aa:	1949      	addeq	r1, r1, r5
 80077ac:	6063      	str	r3, [r4, #4]
 80077ae:	bf08      	it	eq
 80077b0:	6021      	streq	r1, [r4, #0]
 80077b2:	6054      	str	r4, [r2, #4]
 80077b4:	e7ca      	b.n	800774c <_free_r+0x24>
 80077b6:	b003      	add	sp, #12
 80077b8:	bd30      	pop	{r4, r5, pc}
 80077ba:	bf00      	nop
 80077bc:	200005b0 	.word	0x200005b0

080077c0 <malloc>:
 80077c0:	4b02      	ldr	r3, [pc, #8]	; (80077cc <malloc+0xc>)
 80077c2:	4601      	mov	r1, r0
 80077c4:	6818      	ldr	r0, [r3, #0]
 80077c6:	f000 b823 	b.w	8007810 <_malloc_r>
 80077ca:	bf00      	nop
 80077cc:	20000088 	.word	0x20000088

080077d0 <sbrk_aligned>:
 80077d0:	b570      	push	{r4, r5, r6, lr}
 80077d2:	4e0e      	ldr	r6, [pc, #56]	; (800780c <sbrk_aligned+0x3c>)
 80077d4:	460c      	mov	r4, r1
 80077d6:	4605      	mov	r5, r0
 80077d8:	6831      	ldr	r1, [r6, #0]
 80077da:	b911      	cbnz	r1, 80077e2 <sbrk_aligned+0x12>
 80077dc:	f000 fe46 	bl	800846c <_sbrk_r>
 80077e0:	6030      	str	r0, [r6, #0]
 80077e2:	4621      	mov	r1, r4
 80077e4:	4628      	mov	r0, r5
 80077e6:	f000 fe41 	bl	800846c <_sbrk_r>
 80077ea:	1c43      	adds	r3, r0, #1
 80077ec:	d00a      	beq.n	8007804 <sbrk_aligned+0x34>
 80077ee:	1cc4      	adds	r4, r0, #3
 80077f0:	f024 0403 	bic.w	r4, r4, #3
 80077f4:	42a0      	cmp	r0, r4
 80077f6:	d007      	beq.n	8007808 <sbrk_aligned+0x38>
 80077f8:	1a21      	subs	r1, r4, r0
 80077fa:	4628      	mov	r0, r5
 80077fc:	f000 fe36 	bl	800846c <_sbrk_r>
 8007800:	3001      	adds	r0, #1
 8007802:	d101      	bne.n	8007808 <sbrk_aligned+0x38>
 8007804:	f04f 34ff 	mov.w	r4, #4294967295
 8007808:	4620      	mov	r0, r4
 800780a:	bd70      	pop	{r4, r5, r6, pc}
 800780c:	200005b4 	.word	0x200005b4

08007810 <_malloc_r>:
 8007810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007814:	1ccd      	adds	r5, r1, #3
 8007816:	4607      	mov	r7, r0
 8007818:	f025 0503 	bic.w	r5, r5, #3
 800781c:	3508      	adds	r5, #8
 800781e:	2d0c      	cmp	r5, #12
 8007820:	bf38      	it	cc
 8007822:	250c      	movcc	r5, #12
 8007824:	2d00      	cmp	r5, #0
 8007826:	db01      	blt.n	800782c <_malloc_r+0x1c>
 8007828:	42a9      	cmp	r1, r5
 800782a:	d905      	bls.n	8007838 <_malloc_r+0x28>
 800782c:	230c      	movs	r3, #12
 800782e:	2600      	movs	r6, #0
 8007830:	603b      	str	r3, [r7, #0]
 8007832:	4630      	mov	r0, r6
 8007834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007838:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800790c <_malloc_r+0xfc>
 800783c:	f000 f868 	bl	8007910 <__malloc_lock>
 8007840:	f8d8 3000 	ldr.w	r3, [r8]
 8007844:	461c      	mov	r4, r3
 8007846:	bb5c      	cbnz	r4, 80078a0 <_malloc_r+0x90>
 8007848:	4629      	mov	r1, r5
 800784a:	4638      	mov	r0, r7
 800784c:	f7ff ffc0 	bl	80077d0 <sbrk_aligned>
 8007850:	1c43      	adds	r3, r0, #1
 8007852:	4604      	mov	r4, r0
 8007854:	d155      	bne.n	8007902 <_malloc_r+0xf2>
 8007856:	f8d8 4000 	ldr.w	r4, [r8]
 800785a:	4626      	mov	r6, r4
 800785c:	2e00      	cmp	r6, #0
 800785e:	d145      	bne.n	80078ec <_malloc_r+0xdc>
 8007860:	2c00      	cmp	r4, #0
 8007862:	d048      	beq.n	80078f6 <_malloc_r+0xe6>
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	4631      	mov	r1, r6
 8007868:	4638      	mov	r0, r7
 800786a:	eb04 0903 	add.w	r9, r4, r3
 800786e:	f000 fdfd 	bl	800846c <_sbrk_r>
 8007872:	4581      	cmp	r9, r0
 8007874:	d13f      	bne.n	80078f6 <_malloc_r+0xe6>
 8007876:	6821      	ldr	r1, [r4, #0]
 8007878:	4638      	mov	r0, r7
 800787a:	1a6d      	subs	r5, r5, r1
 800787c:	4629      	mov	r1, r5
 800787e:	f7ff ffa7 	bl	80077d0 <sbrk_aligned>
 8007882:	3001      	adds	r0, #1
 8007884:	d037      	beq.n	80078f6 <_malloc_r+0xe6>
 8007886:	6823      	ldr	r3, [r4, #0]
 8007888:	442b      	add	r3, r5
 800788a:	6023      	str	r3, [r4, #0]
 800788c:	f8d8 3000 	ldr.w	r3, [r8]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d038      	beq.n	8007906 <_malloc_r+0xf6>
 8007894:	685a      	ldr	r2, [r3, #4]
 8007896:	42a2      	cmp	r2, r4
 8007898:	d12b      	bne.n	80078f2 <_malloc_r+0xe2>
 800789a:	2200      	movs	r2, #0
 800789c:	605a      	str	r2, [r3, #4]
 800789e:	e00f      	b.n	80078c0 <_malloc_r+0xb0>
 80078a0:	6822      	ldr	r2, [r4, #0]
 80078a2:	1b52      	subs	r2, r2, r5
 80078a4:	d41f      	bmi.n	80078e6 <_malloc_r+0xd6>
 80078a6:	2a0b      	cmp	r2, #11
 80078a8:	d917      	bls.n	80078da <_malloc_r+0xca>
 80078aa:	1961      	adds	r1, r4, r5
 80078ac:	42a3      	cmp	r3, r4
 80078ae:	6025      	str	r5, [r4, #0]
 80078b0:	bf18      	it	ne
 80078b2:	6059      	strne	r1, [r3, #4]
 80078b4:	6863      	ldr	r3, [r4, #4]
 80078b6:	bf08      	it	eq
 80078b8:	f8c8 1000 	streq.w	r1, [r8]
 80078bc:	5162      	str	r2, [r4, r5]
 80078be:	604b      	str	r3, [r1, #4]
 80078c0:	f104 060b 	add.w	r6, r4, #11
 80078c4:	4638      	mov	r0, r7
 80078c6:	f000 f829 	bl	800791c <__malloc_unlock>
 80078ca:	1d23      	adds	r3, r4, #4
 80078cc:	f026 0607 	bic.w	r6, r6, #7
 80078d0:	1af2      	subs	r2, r6, r3
 80078d2:	d0ae      	beq.n	8007832 <_malloc_r+0x22>
 80078d4:	1b9b      	subs	r3, r3, r6
 80078d6:	50a3      	str	r3, [r4, r2]
 80078d8:	e7ab      	b.n	8007832 <_malloc_r+0x22>
 80078da:	42a3      	cmp	r3, r4
 80078dc:	6862      	ldr	r2, [r4, #4]
 80078de:	d1dd      	bne.n	800789c <_malloc_r+0x8c>
 80078e0:	f8c8 2000 	str.w	r2, [r8]
 80078e4:	e7ec      	b.n	80078c0 <_malloc_r+0xb0>
 80078e6:	4623      	mov	r3, r4
 80078e8:	6864      	ldr	r4, [r4, #4]
 80078ea:	e7ac      	b.n	8007846 <_malloc_r+0x36>
 80078ec:	4634      	mov	r4, r6
 80078ee:	6876      	ldr	r6, [r6, #4]
 80078f0:	e7b4      	b.n	800785c <_malloc_r+0x4c>
 80078f2:	4613      	mov	r3, r2
 80078f4:	e7cc      	b.n	8007890 <_malloc_r+0x80>
 80078f6:	230c      	movs	r3, #12
 80078f8:	4638      	mov	r0, r7
 80078fa:	603b      	str	r3, [r7, #0]
 80078fc:	f000 f80e 	bl	800791c <__malloc_unlock>
 8007900:	e797      	b.n	8007832 <_malloc_r+0x22>
 8007902:	6025      	str	r5, [r4, #0]
 8007904:	e7dc      	b.n	80078c0 <_malloc_r+0xb0>
 8007906:	605b      	str	r3, [r3, #4]
 8007908:	deff      	udf	#255	; 0xff
 800790a:	bf00      	nop
 800790c:	200005b0 	.word	0x200005b0

08007910 <__malloc_lock>:
 8007910:	4801      	ldr	r0, [pc, #4]	; (8007918 <__malloc_lock+0x8>)
 8007912:	f7ff b878 	b.w	8006a06 <__retarget_lock_acquire_recursive>
 8007916:	bf00      	nop
 8007918:	200005ac 	.word	0x200005ac

0800791c <__malloc_unlock>:
 800791c:	4801      	ldr	r0, [pc, #4]	; (8007924 <__malloc_unlock+0x8>)
 800791e:	f7ff b873 	b.w	8006a08 <__retarget_lock_release_recursive>
 8007922:	bf00      	nop
 8007924:	200005ac 	.word	0x200005ac

08007928 <_Balloc>:
 8007928:	b570      	push	{r4, r5, r6, lr}
 800792a:	69c6      	ldr	r6, [r0, #28]
 800792c:	4604      	mov	r4, r0
 800792e:	460d      	mov	r5, r1
 8007930:	b976      	cbnz	r6, 8007950 <_Balloc+0x28>
 8007932:	2010      	movs	r0, #16
 8007934:	f7ff ff44 	bl	80077c0 <malloc>
 8007938:	4602      	mov	r2, r0
 800793a:	61e0      	str	r0, [r4, #28]
 800793c:	b920      	cbnz	r0, 8007948 <_Balloc+0x20>
 800793e:	4b18      	ldr	r3, [pc, #96]	; (80079a0 <_Balloc+0x78>)
 8007940:	216b      	movs	r1, #107	; 0x6b
 8007942:	4818      	ldr	r0, [pc, #96]	; (80079a4 <_Balloc+0x7c>)
 8007944:	f000 fdb0 	bl	80084a8 <__assert_func>
 8007948:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800794c:	6006      	str	r6, [r0, #0]
 800794e:	60c6      	str	r6, [r0, #12]
 8007950:	69e6      	ldr	r6, [r4, #28]
 8007952:	68f3      	ldr	r3, [r6, #12]
 8007954:	b183      	cbz	r3, 8007978 <_Balloc+0x50>
 8007956:	69e3      	ldr	r3, [r4, #28]
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800795e:	b9b8      	cbnz	r0, 8007990 <_Balloc+0x68>
 8007960:	2101      	movs	r1, #1
 8007962:	4620      	mov	r0, r4
 8007964:	fa01 f605 	lsl.w	r6, r1, r5
 8007968:	1d72      	adds	r2, r6, #5
 800796a:	0092      	lsls	r2, r2, #2
 800796c:	f000 fdba 	bl	80084e4 <_calloc_r>
 8007970:	b160      	cbz	r0, 800798c <_Balloc+0x64>
 8007972:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007976:	e00e      	b.n	8007996 <_Balloc+0x6e>
 8007978:	2221      	movs	r2, #33	; 0x21
 800797a:	2104      	movs	r1, #4
 800797c:	4620      	mov	r0, r4
 800797e:	f000 fdb1 	bl	80084e4 <_calloc_r>
 8007982:	69e3      	ldr	r3, [r4, #28]
 8007984:	60f0      	str	r0, [r6, #12]
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1e4      	bne.n	8007956 <_Balloc+0x2e>
 800798c:	2000      	movs	r0, #0
 800798e:	bd70      	pop	{r4, r5, r6, pc}
 8007990:	6802      	ldr	r2, [r0, #0]
 8007992:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007996:	2300      	movs	r3, #0
 8007998:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800799c:	e7f7      	b.n	800798e <_Balloc+0x66>
 800799e:	bf00      	nop
 80079a0:	08008c71 	.word	0x08008c71
 80079a4:	08008cf1 	.word	0x08008cf1

080079a8 <_Bfree>:
 80079a8:	b570      	push	{r4, r5, r6, lr}
 80079aa:	69c6      	ldr	r6, [r0, #28]
 80079ac:	4605      	mov	r5, r0
 80079ae:	460c      	mov	r4, r1
 80079b0:	b976      	cbnz	r6, 80079d0 <_Bfree+0x28>
 80079b2:	2010      	movs	r0, #16
 80079b4:	f7ff ff04 	bl	80077c0 <malloc>
 80079b8:	4602      	mov	r2, r0
 80079ba:	61e8      	str	r0, [r5, #28]
 80079bc:	b920      	cbnz	r0, 80079c8 <_Bfree+0x20>
 80079be:	4b09      	ldr	r3, [pc, #36]	; (80079e4 <_Bfree+0x3c>)
 80079c0:	218f      	movs	r1, #143	; 0x8f
 80079c2:	4809      	ldr	r0, [pc, #36]	; (80079e8 <_Bfree+0x40>)
 80079c4:	f000 fd70 	bl	80084a8 <__assert_func>
 80079c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079cc:	6006      	str	r6, [r0, #0]
 80079ce:	60c6      	str	r6, [r0, #12]
 80079d0:	b13c      	cbz	r4, 80079e2 <_Bfree+0x3a>
 80079d2:	69eb      	ldr	r3, [r5, #28]
 80079d4:	6862      	ldr	r2, [r4, #4]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079dc:	6021      	str	r1, [r4, #0]
 80079de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079e2:	bd70      	pop	{r4, r5, r6, pc}
 80079e4:	08008c71 	.word	0x08008c71
 80079e8:	08008cf1 	.word	0x08008cf1

080079ec <__multadd>:
 80079ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079f0:	f101 0c14 	add.w	ip, r1, #20
 80079f4:	4607      	mov	r7, r0
 80079f6:	460c      	mov	r4, r1
 80079f8:	461e      	mov	r6, r3
 80079fa:	690d      	ldr	r5, [r1, #16]
 80079fc:	2000      	movs	r0, #0
 80079fe:	f8dc 3000 	ldr.w	r3, [ip]
 8007a02:	3001      	adds	r0, #1
 8007a04:	b299      	uxth	r1, r3
 8007a06:	4285      	cmp	r5, r0
 8007a08:	fb02 6101 	mla	r1, r2, r1, r6
 8007a0c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a10:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8007a14:	b289      	uxth	r1, r1
 8007a16:	fb02 3306 	mla	r3, r2, r6, r3
 8007a1a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a22:	f84c 1b04 	str.w	r1, [ip], #4
 8007a26:	dcea      	bgt.n	80079fe <__multadd+0x12>
 8007a28:	b30e      	cbz	r6, 8007a6e <__multadd+0x82>
 8007a2a:	68a3      	ldr	r3, [r4, #8]
 8007a2c:	42ab      	cmp	r3, r5
 8007a2e:	dc19      	bgt.n	8007a64 <__multadd+0x78>
 8007a30:	6861      	ldr	r1, [r4, #4]
 8007a32:	4638      	mov	r0, r7
 8007a34:	3101      	adds	r1, #1
 8007a36:	f7ff ff77 	bl	8007928 <_Balloc>
 8007a3a:	4680      	mov	r8, r0
 8007a3c:	b928      	cbnz	r0, 8007a4a <__multadd+0x5e>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	4b0c      	ldr	r3, [pc, #48]	; (8007a74 <__multadd+0x88>)
 8007a42:	21ba      	movs	r1, #186	; 0xba
 8007a44:	480c      	ldr	r0, [pc, #48]	; (8007a78 <__multadd+0x8c>)
 8007a46:	f000 fd2f 	bl	80084a8 <__assert_func>
 8007a4a:	6922      	ldr	r2, [r4, #16]
 8007a4c:	f104 010c 	add.w	r1, r4, #12
 8007a50:	300c      	adds	r0, #12
 8007a52:	3202      	adds	r2, #2
 8007a54:	0092      	lsls	r2, r2, #2
 8007a56:	f000 fd19 	bl	800848c <memcpy>
 8007a5a:	4621      	mov	r1, r4
 8007a5c:	4644      	mov	r4, r8
 8007a5e:	4638      	mov	r0, r7
 8007a60:	f7ff ffa2 	bl	80079a8 <_Bfree>
 8007a64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a68:	3501      	adds	r5, #1
 8007a6a:	615e      	str	r6, [r3, #20]
 8007a6c:	6125      	str	r5, [r4, #16]
 8007a6e:	4620      	mov	r0, r4
 8007a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a74:	08008ce0 	.word	0x08008ce0
 8007a78:	08008cf1 	.word	0x08008cf1

08007a7c <__hi0bits>:
 8007a7c:	0c03      	lsrs	r3, r0, #16
 8007a7e:	041b      	lsls	r3, r3, #16
 8007a80:	b9d3      	cbnz	r3, 8007ab8 <__hi0bits+0x3c>
 8007a82:	0400      	lsls	r0, r0, #16
 8007a84:	2310      	movs	r3, #16
 8007a86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007a8a:	bf04      	itt	eq
 8007a8c:	0200      	lsleq	r0, r0, #8
 8007a8e:	3308      	addeq	r3, #8
 8007a90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007a94:	bf04      	itt	eq
 8007a96:	0100      	lsleq	r0, r0, #4
 8007a98:	3304      	addeq	r3, #4
 8007a9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007a9e:	bf04      	itt	eq
 8007aa0:	0080      	lsleq	r0, r0, #2
 8007aa2:	3302      	addeq	r3, #2
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	db05      	blt.n	8007ab4 <__hi0bits+0x38>
 8007aa8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007aac:	f103 0301 	add.w	r3, r3, #1
 8007ab0:	bf08      	it	eq
 8007ab2:	2320      	moveq	r3, #32
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	4770      	bx	lr
 8007ab8:	2300      	movs	r3, #0
 8007aba:	e7e4      	b.n	8007a86 <__hi0bits+0xa>

08007abc <__lo0bits>:
 8007abc:	6803      	ldr	r3, [r0, #0]
 8007abe:	f013 0207 	ands.w	r2, r3, #7
 8007ac2:	d00c      	beq.n	8007ade <__lo0bits+0x22>
 8007ac4:	07d9      	lsls	r1, r3, #31
 8007ac6:	d422      	bmi.n	8007b0e <__lo0bits+0x52>
 8007ac8:	079a      	lsls	r2, r3, #30
 8007aca:	bf47      	ittee	mi
 8007acc:	085b      	lsrmi	r3, r3, #1
 8007ace:	2201      	movmi	r2, #1
 8007ad0:	089b      	lsrpl	r3, r3, #2
 8007ad2:	2202      	movpl	r2, #2
 8007ad4:	bf4c      	ite	mi
 8007ad6:	6003      	strmi	r3, [r0, #0]
 8007ad8:	6003      	strpl	r3, [r0, #0]
 8007ada:	4610      	mov	r0, r2
 8007adc:	4770      	bx	lr
 8007ade:	b299      	uxth	r1, r3
 8007ae0:	b909      	cbnz	r1, 8007ae6 <__lo0bits+0x2a>
 8007ae2:	0c1b      	lsrs	r3, r3, #16
 8007ae4:	2210      	movs	r2, #16
 8007ae6:	b2d9      	uxtb	r1, r3
 8007ae8:	b909      	cbnz	r1, 8007aee <__lo0bits+0x32>
 8007aea:	3208      	adds	r2, #8
 8007aec:	0a1b      	lsrs	r3, r3, #8
 8007aee:	0719      	lsls	r1, r3, #28
 8007af0:	bf04      	itt	eq
 8007af2:	091b      	lsreq	r3, r3, #4
 8007af4:	3204      	addeq	r2, #4
 8007af6:	0799      	lsls	r1, r3, #30
 8007af8:	bf04      	itt	eq
 8007afa:	089b      	lsreq	r3, r3, #2
 8007afc:	3202      	addeq	r2, #2
 8007afe:	07d9      	lsls	r1, r3, #31
 8007b00:	d403      	bmi.n	8007b0a <__lo0bits+0x4e>
 8007b02:	085b      	lsrs	r3, r3, #1
 8007b04:	f102 0201 	add.w	r2, r2, #1
 8007b08:	d003      	beq.n	8007b12 <__lo0bits+0x56>
 8007b0a:	6003      	str	r3, [r0, #0]
 8007b0c:	e7e5      	b.n	8007ada <__lo0bits+0x1e>
 8007b0e:	2200      	movs	r2, #0
 8007b10:	e7e3      	b.n	8007ada <__lo0bits+0x1e>
 8007b12:	2220      	movs	r2, #32
 8007b14:	e7e1      	b.n	8007ada <__lo0bits+0x1e>
	...

08007b18 <__i2b>:
 8007b18:	b510      	push	{r4, lr}
 8007b1a:	460c      	mov	r4, r1
 8007b1c:	2101      	movs	r1, #1
 8007b1e:	f7ff ff03 	bl	8007928 <_Balloc>
 8007b22:	4602      	mov	r2, r0
 8007b24:	b928      	cbnz	r0, 8007b32 <__i2b+0x1a>
 8007b26:	4b05      	ldr	r3, [pc, #20]	; (8007b3c <__i2b+0x24>)
 8007b28:	f240 1145 	movw	r1, #325	; 0x145
 8007b2c:	4804      	ldr	r0, [pc, #16]	; (8007b40 <__i2b+0x28>)
 8007b2e:	f000 fcbb 	bl	80084a8 <__assert_func>
 8007b32:	2301      	movs	r3, #1
 8007b34:	6144      	str	r4, [r0, #20]
 8007b36:	6103      	str	r3, [r0, #16]
 8007b38:	bd10      	pop	{r4, pc}
 8007b3a:	bf00      	nop
 8007b3c:	08008ce0 	.word	0x08008ce0
 8007b40:	08008cf1 	.word	0x08008cf1

08007b44 <__multiply>:
 8007b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b48:	4691      	mov	r9, r2
 8007b4a:	690a      	ldr	r2, [r1, #16]
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	b085      	sub	sp, #20
 8007b50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b54:	429a      	cmp	r2, r3
 8007b56:	bfbe      	ittt	lt
 8007b58:	460b      	movlt	r3, r1
 8007b5a:	464c      	movlt	r4, r9
 8007b5c:	4699      	movlt	r9, r3
 8007b5e:	6927      	ldr	r7, [r4, #16]
 8007b60:	68a3      	ldr	r3, [r4, #8]
 8007b62:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007b66:	6861      	ldr	r1, [r4, #4]
 8007b68:	eb07 060a 	add.w	r6, r7, sl
 8007b6c:	42b3      	cmp	r3, r6
 8007b6e:	bfb8      	it	lt
 8007b70:	3101      	addlt	r1, #1
 8007b72:	f7ff fed9 	bl	8007928 <_Balloc>
 8007b76:	b930      	cbnz	r0, 8007b86 <__multiply+0x42>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	4b45      	ldr	r3, [pc, #276]	; (8007c90 <__multiply+0x14c>)
 8007b7c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007b80:	4844      	ldr	r0, [pc, #272]	; (8007c94 <__multiply+0x150>)
 8007b82:	f000 fc91 	bl	80084a8 <__assert_func>
 8007b86:	f100 0514 	add.w	r5, r0, #20
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b90:	462b      	mov	r3, r5
 8007b92:	4543      	cmp	r3, r8
 8007b94:	d321      	bcc.n	8007bda <__multiply+0x96>
 8007b96:	f104 0314 	add.w	r3, r4, #20
 8007b9a:	f104 0115 	add.w	r1, r4, #21
 8007b9e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007ba2:	f109 0314 	add.w	r3, r9, #20
 8007ba6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007baa:	9202      	str	r2, [sp, #8]
 8007bac:	1b3a      	subs	r2, r7, r4
 8007bae:	3a15      	subs	r2, #21
 8007bb0:	f022 0203 	bic.w	r2, r2, #3
 8007bb4:	3204      	adds	r2, #4
 8007bb6:	428f      	cmp	r7, r1
 8007bb8:	bf38      	it	cc
 8007bba:	2204      	movcc	r2, #4
 8007bbc:	9201      	str	r2, [sp, #4]
 8007bbe:	9a02      	ldr	r2, [sp, #8]
 8007bc0:	9303      	str	r3, [sp, #12]
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d80c      	bhi.n	8007be0 <__multiply+0x9c>
 8007bc6:	2e00      	cmp	r6, #0
 8007bc8:	dd03      	ble.n	8007bd2 <__multiply+0x8e>
 8007bca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d05b      	beq.n	8007c8a <__multiply+0x146>
 8007bd2:	6106      	str	r6, [r0, #16]
 8007bd4:	b005      	add	sp, #20
 8007bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bda:	f843 2b04 	str.w	r2, [r3], #4
 8007bde:	e7d8      	b.n	8007b92 <__multiply+0x4e>
 8007be0:	f8b3 a000 	ldrh.w	sl, [r3]
 8007be4:	f1ba 0f00 	cmp.w	sl, #0
 8007be8:	d024      	beq.n	8007c34 <__multiply+0xf0>
 8007bea:	f104 0e14 	add.w	lr, r4, #20
 8007bee:	46a9      	mov	r9, r5
 8007bf0:	f04f 0c00 	mov.w	ip, #0
 8007bf4:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007bf8:	f8d9 1000 	ldr.w	r1, [r9]
 8007bfc:	fa1f fb82 	uxth.w	fp, r2
 8007c00:	4577      	cmp	r7, lr
 8007c02:	b289      	uxth	r1, r1
 8007c04:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c08:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c0c:	f8d9 2000 	ldr.w	r2, [r9]
 8007c10:	4461      	add	r1, ip
 8007c12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c16:	fb0a c20b 	mla	r2, sl, fp, ip
 8007c1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c1e:	b289      	uxth	r1, r1
 8007c20:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c24:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c28:	f849 1b04 	str.w	r1, [r9], #4
 8007c2c:	d8e2      	bhi.n	8007bf4 <__multiply+0xb0>
 8007c2e:	9a01      	ldr	r2, [sp, #4]
 8007c30:	f845 c002 	str.w	ip, [r5, r2]
 8007c34:	9a03      	ldr	r2, [sp, #12]
 8007c36:	3304      	adds	r3, #4
 8007c38:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007c3c:	f1b9 0f00 	cmp.w	r9, #0
 8007c40:	d021      	beq.n	8007c86 <__multiply+0x142>
 8007c42:	6829      	ldr	r1, [r5, #0]
 8007c44:	f104 0c14 	add.w	ip, r4, #20
 8007c48:	46ae      	mov	lr, r5
 8007c4a:	f04f 0a00 	mov.w	sl, #0
 8007c4e:	f8bc b000 	ldrh.w	fp, [ip]
 8007c52:	b289      	uxth	r1, r1
 8007c54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007c58:	fb09 220b 	mla	r2, r9, fp, r2
 8007c5c:	4452      	add	r2, sl
 8007c5e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c62:	f84e 1b04 	str.w	r1, [lr], #4
 8007c66:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007c6a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007c6e:	f8be 1000 	ldrh.w	r1, [lr]
 8007c72:	4567      	cmp	r7, ip
 8007c74:	fb09 110a 	mla	r1, r9, sl, r1
 8007c78:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007c7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007c80:	d8e5      	bhi.n	8007c4e <__multiply+0x10a>
 8007c82:	9a01      	ldr	r2, [sp, #4]
 8007c84:	50a9      	str	r1, [r5, r2]
 8007c86:	3504      	adds	r5, #4
 8007c88:	e799      	b.n	8007bbe <__multiply+0x7a>
 8007c8a:	3e01      	subs	r6, #1
 8007c8c:	e79b      	b.n	8007bc6 <__multiply+0x82>
 8007c8e:	bf00      	nop
 8007c90:	08008ce0 	.word	0x08008ce0
 8007c94:	08008cf1 	.word	0x08008cf1

08007c98 <__pow5mult>:
 8007c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c9c:	4615      	mov	r5, r2
 8007c9e:	f012 0203 	ands.w	r2, r2, #3
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	460f      	mov	r7, r1
 8007ca6:	d007      	beq.n	8007cb8 <__pow5mult+0x20>
 8007ca8:	3a01      	subs	r2, #1
 8007caa:	4c25      	ldr	r4, [pc, #148]	; (8007d40 <__pow5mult+0xa8>)
 8007cac:	2300      	movs	r3, #0
 8007cae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cb2:	f7ff fe9b 	bl	80079ec <__multadd>
 8007cb6:	4607      	mov	r7, r0
 8007cb8:	10ad      	asrs	r5, r5, #2
 8007cba:	d03d      	beq.n	8007d38 <__pow5mult+0xa0>
 8007cbc:	69f4      	ldr	r4, [r6, #28]
 8007cbe:	b97c      	cbnz	r4, 8007ce0 <__pow5mult+0x48>
 8007cc0:	2010      	movs	r0, #16
 8007cc2:	f7ff fd7d 	bl	80077c0 <malloc>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	61f0      	str	r0, [r6, #28]
 8007cca:	b928      	cbnz	r0, 8007cd8 <__pow5mult+0x40>
 8007ccc:	4b1d      	ldr	r3, [pc, #116]	; (8007d44 <__pow5mult+0xac>)
 8007cce:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007cd2:	481d      	ldr	r0, [pc, #116]	; (8007d48 <__pow5mult+0xb0>)
 8007cd4:	f000 fbe8 	bl	80084a8 <__assert_func>
 8007cd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007cdc:	6004      	str	r4, [r0, #0]
 8007cde:	60c4      	str	r4, [r0, #12]
 8007ce0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007ce4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ce8:	b94c      	cbnz	r4, 8007cfe <__pow5mult+0x66>
 8007cea:	f240 2171 	movw	r1, #625	; 0x271
 8007cee:	4630      	mov	r0, r6
 8007cf0:	f7ff ff12 	bl	8007b18 <__i2b>
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	4604      	mov	r4, r0
 8007cf8:	f8c8 0008 	str.w	r0, [r8, #8]
 8007cfc:	6003      	str	r3, [r0, #0]
 8007cfe:	f04f 0900 	mov.w	r9, #0
 8007d02:	07eb      	lsls	r3, r5, #31
 8007d04:	d50a      	bpl.n	8007d1c <__pow5mult+0x84>
 8007d06:	4639      	mov	r1, r7
 8007d08:	4622      	mov	r2, r4
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f7ff ff1a 	bl	8007b44 <__multiply>
 8007d10:	4680      	mov	r8, r0
 8007d12:	4639      	mov	r1, r7
 8007d14:	4630      	mov	r0, r6
 8007d16:	4647      	mov	r7, r8
 8007d18:	f7ff fe46 	bl	80079a8 <_Bfree>
 8007d1c:	106d      	asrs	r5, r5, #1
 8007d1e:	d00b      	beq.n	8007d38 <__pow5mult+0xa0>
 8007d20:	6820      	ldr	r0, [r4, #0]
 8007d22:	b938      	cbnz	r0, 8007d34 <__pow5mult+0x9c>
 8007d24:	4622      	mov	r2, r4
 8007d26:	4621      	mov	r1, r4
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f7ff ff0b 	bl	8007b44 <__multiply>
 8007d2e:	6020      	str	r0, [r4, #0]
 8007d30:	f8c0 9000 	str.w	r9, [r0]
 8007d34:	4604      	mov	r4, r0
 8007d36:	e7e4      	b.n	8007d02 <__pow5mult+0x6a>
 8007d38:	4638      	mov	r0, r7
 8007d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d3e:	bf00      	nop
 8007d40:	08008e40 	.word	0x08008e40
 8007d44:	08008c71 	.word	0x08008c71
 8007d48:	08008cf1 	.word	0x08008cf1

08007d4c <__lshift>:
 8007d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d50:	460c      	mov	r4, r1
 8007d52:	4607      	mov	r7, r0
 8007d54:	4691      	mov	r9, r2
 8007d56:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d5a:	6923      	ldr	r3, [r4, #16]
 8007d5c:	6849      	ldr	r1, [r1, #4]
 8007d5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d62:	68a3      	ldr	r3, [r4, #8]
 8007d64:	f108 0601 	add.w	r6, r8, #1
 8007d68:	42b3      	cmp	r3, r6
 8007d6a:	db0b      	blt.n	8007d84 <__lshift+0x38>
 8007d6c:	4638      	mov	r0, r7
 8007d6e:	f7ff fddb 	bl	8007928 <_Balloc>
 8007d72:	4605      	mov	r5, r0
 8007d74:	b948      	cbnz	r0, 8007d8a <__lshift+0x3e>
 8007d76:	4602      	mov	r2, r0
 8007d78:	4b28      	ldr	r3, [pc, #160]	; (8007e1c <__lshift+0xd0>)
 8007d7a:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007d7e:	4828      	ldr	r0, [pc, #160]	; (8007e20 <__lshift+0xd4>)
 8007d80:	f000 fb92 	bl	80084a8 <__assert_func>
 8007d84:	3101      	adds	r1, #1
 8007d86:	005b      	lsls	r3, r3, #1
 8007d88:	e7ee      	b.n	8007d68 <__lshift+0x1c>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	f100 0114 	add.w	r1, r0, #20
 8007d90:	f100 0210 	add.w	r2, r0, #16
 8007d94:	4618      	mov	r0, r3
 8007d96:	4553      	cmp	r3, sl
 8007d98:	db33      	blt.n	8007e02 <__lshift+0xb6>
 8007d9a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d9e:	f104 0314 	add.w	r3, r4, #20
 8007da2:	6920      	ldr	r0, [r4, #16]
 8007da4:	f019 091f 	ands.w	r9, r9, #31
 8007da8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007db0:	d02b      	beq.n	8007e0a <__lshift+0xbe>
 8007db2:	f1c9 0e20 	rsb	lr, r9, #32
 8007db6:	468a      	mov	sl, r1
 8007db8:	2200      	movs	r2, #0
 8007dba:	6818      	ldr	r0, [r3, #0]
 8007dbc:	fa00 f009 	lsl.w	r0, r0, r9
 8007dc0:	4310      	orrs	r0, r2
 8007dc2:	f84a 0b04 	str.w	r0, [sl], #4
 8007dc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dca:	459c      	cmp	ip, r3
 8007dcc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007dd0:	d8f3      	bhi.n	8007dba <__lshift+0x6e>
 8007dd2:	ebac 0304 	sub.w	r3, ip, r4
 8007dd6:	f104 0015 	add.w	r0, r4, #21
 8007dda:	3b15      	subs	r3, #21
 8007ddc:	f023 0303 	bic.w	r3, r3, #3
 8007de0:	3304      	adds	r3, #4
 8007de2:	4584      	cmp	ip, r0
 8007de4:	bf38      	it	cc
 8007de6:	2304      	movcc	r3, #4
 8007de8:	50ca      	str	r2, [r1, r3]
 8007dea:	b10a      	cbz	r2, 8007df0 <__lshift+0xa4>
 8007dec:	f108 0602 	add.w	r6, r8, #2
 8007df0:	3e01      	subs	r6, #1
 8007df2:	4638      	mov	r0, r7
 8007df4:	4621      	mov	r1, r4
 8007df6:	612e      	str	r6, [r5, #16]
 8007df8:	f7ff fdd6 	bl	80079a8 <_Bfree>
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e02:	3301      	adds	r3, #1
 8007e04:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e08:	e7c5      	b.n	8007d96 <__lshift+0x4a>
 8007e0a:	3904      	subs	r1, #4
 8007e0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e10:	459c      	cmp	ip, r3
 8007e12:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e16:	d8f9      	bhi.n	8007e0c <__lshift+0xc0>
 8007e18:	e7ea      	b.n	8007df0 <__lshift+0xa4>
 8007e1a:	bf00      	nop
 8007e1c:	08008ce0 	.word	0x08008ce0
 8007e20:	08008cf1 	.word	0x08008cf1

08007e24 <__mcmp>:
 8007e24:	6902      	ldr	r2, [r0, #16]
 8007e26:	b530      	push	{r4, r5, lr}
 8007e28:	690c      	ldr	r4, [r1, #16]
 8007e2a:	1b12      	subs	r2, r2, r4
 8007e2c:	d10e      	bne.n	8007e4c <__mcmp+0x28>
 8007e2e:	f100 0314 	add.w	r3, r0, #20
 8007e32:	3114      	adds	r1, #20
 8007e34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007e38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007e3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007e40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007e44:	42a5      	cmp	r5, r4
 8007e46:	d003      	beq.n	8007e50 <__mcmp+0x2c>
 8007e48:	d305      	bcc.n	8007e56 <__mcmp+0x32>
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	bd30      	pop	{r4, r5, pc}
 8007e50:	4283      	cmp	r3, r0
 8007e52:	d3f3      	bcc.n	8007e3c <__mcmp+0x18>
 8007e54:	e7fa      	b.n	8007e4c <__mcmp+0x28>
 8007e56:	f04f 32ff 	mov.w	r2, #4294967295
 8007e5a:	e7f7      	b.n	8007e4c <__mcmp+0x28>

08007e5c <__mdiff>:
 8007e5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e60:	460c      	mov	r4, r1
 8007e62:	4606      	mov	r6, r0
 8007e64:	4611      	mov	r1, r2
 8007e66:	4692      	mov	sl, r2
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f7ff ffdb 	bl	8007e24 <__mcmp>
 8007e6e:	1e05      	subs	r5, r0, #0
 8007e70:	d110      	bne.n	8007e94 <__mdiff+0x38>
 8007e72:	4629      	mov	r1, r5
 8007e74:	4630      	mov	r0, r6
 8007e76:	f7ff fd57 	bl	8007928 <_Balloc>
 8007e7a:	b930      	cbnz	r0, 8007e8a <__mdiff+0x2e>
 8007e7c:	4b3d      	ldr	r3, [pc, #244]	; (8007f74 <__mdiff+0x118>)
 8007e7e:	4602      	mov	r2, r0
 8007e80:	f240 2137 	movw	r1, #567	; 0x237
 8007e84:	483c      	ldr	r0, [pc, #240]	; (8007f78 <__mdiff+0x11c>)
 8007e86:	f000 fb0f 	bl	80084a8 <__assert_func>
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e94:	bfa4      	itt	ge
 8007e96:	4653      	movge	r3, sl
 8007e98:	46a2      	movge	sl, r4
 8007e9a:	4630      	mov	r0, r6
 8007e9c:	bfa8      	it	ge
 8007e9e:	2500      	movge	r5, #0
 8007ea0:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007ea4:	bfac      	ite	ge
 8007ea6:	461c      	movge	r4, r3
 8007ea8:	2501      	movlt	r5, #1
 8007eaa:	f7ff fd3d 	bl	8007928 <_Balloc>
 8007eae:	b920      	cbnz	r0, 8007eba <__mdiff+0x5e>
 8007eb0:	4b30      	ldr	r3, [pc, #192]	; (8007f74 <__mdiff+0x118>)
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	f240 2145 	movw	r1, #581	; 0x245
 8007eb8:	e7e4      	b.n	8007e84 <__mdiff+0x28>
 8007eba:	f8da 7010 	ldr.w	r7, [sl, #16]
 8007ebe:	f104 0914 	add.w	r9, r4, #20
 8007ec2:	6926      	ldr	r6, [r4, #16]
 8007ec4:	f100 0814 	add.w	r8, r0, #20
 8007ec8:	60c5      	str	r5, [r0, #12]
 8007eca:	f10a 0514 	add.w	r5, sl, #20
 8007ece:	f10a 0210 	add.w	r2, sl, #16
 8007ed2:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007ed6:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007eda:	46c2      	mov	sl, r8
 8007edc:	f04f 0c00 	mov.w	ip, #0
 8007ee0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007ee4:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ee8:	fa1f f18b 	uxth.w	r1, fp
 8007eec:	454e      	cmp	r6, r9
 8007eee:	4461      	add	r1, ip
 8007ef0:	fa1f fc83 	uxth.w	ip, r3
 8007ef4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8007ef8:	eba1 010c 	sub.w	r1, r1, ip
 8007efc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f00:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007f04:	b289      	uxth	r1, r1
 8007f06:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007f0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007f0e:	f84a 1b04 	str.w	r1, [sl], #4
 8007f12:	d8e5      	bhi.n	8007ee0 <__mdiff+0x84>
 8007f14:	1b33      	subs	r3, r6, r4
 8007f16:	3415      	adds	r4, #21
 8007f18:	3b15      	subs	r3, #21
 8007f1a:	f023 0303 	bic.w	r3, r3, #3
 8007f1e:	3304      	adds	r3, #4
 8007f20:	42a6      	cmp	r6, r4
 8007f22:	bf38      	it	cc
 8007f24:	2304      	movcc	r3, #4
 8007f26:	441d      	add	r5, r3
 8007f28:	4443      	add	r3, r8
 8007f2a:	462c      	mov	r4, r5
 8007f2c:	461e      	mov	r6, r3
 8007f2e:	4574      	cmp	r4, lr
 8007f30:	d30e      	bcc.n	8007f50 <__mdiff+0xf4>
 8007f32:	f10e 0203 	add.w	r2, lr, #3
 8007f36:	1b52      	subs	r2, r2, r5
 8007f38:	3d03      	subs	r5, #3
 8007f3a:	f022 0203 	bic.w	r2, r2, #3
 8007f3e:	45ae      	cmp	lr, r5
 8007f40:	bf38      	it	cc
 8007f42:	2200      	movcc	r2, #0
 8007f44:	4413      	add	r3, r2
 8007f46:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007f4a:	b18a      	cbz	r2, 8007f70 <__mdiff+0x114>
 8007f4c:	6107      	str	r7, [r0, #16]
 8007f4e:	e79f      	b.n	8007e90 <__mdiff+0x34>
 8007f50:	f854 8b04 	ldr.w	r8, [r4], #4
 8007f54:	fa1f f288 	uxth.w	r2, r8
 8007f58:	4462      	add	r2, ip
 8007f5a:	1411      	asrs	r1, r2, #16
 8007f5c:	b292      	uxth	r2, r2
 8007f5e:	eb01 4118 	add.w	r1, r1, r8, lsr #16
 8007f62:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8007f66:	ea4f 4c21 	mov.w	ip, r1, asr #16
 8007f6a:	f846 2b04 	str.w	r2, [r6], #4
 8007f6e:	e7de      	b.n	8007f2e <__mdiff+0xd2>
 8007f70:	3f01      	subs	r7, #1
 8007f72:	e7e8      	b.n	8007f46 <__mdiff+0xea>
 8007f74:	08008ce0 	.word	0x08008ce0
 8007f78:	08008cf1 	.word	0x08008cf1

08007f7c <__d2b>:
 8007f7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f80:	460f      	mov	r7, r1
 8007f82:	2101      	movs	r1, #1
 8007f84:	4616      	mov	r6, r2
 8007f86:	ec59 8b10 	vmov	r8, r9, d0
 8007f8a:	f7ff fccd 	bl	8007928 <_Balloc>
 8007f8e:	4604      	mov	r4, r0
 8007f90:	b930      	cbnz	r0, 8007fa0 <__d2b+0x24>
 8007f92:	4602      	mov	r2, r0
 8007f94:	4b24      	ldr	r3, [pc, #144]	; (8008028 <__d2b+0xac>)
 8007f96:	f240 310f 	movw	r1, #783	; 0x30f
 8007f9a:	4824      	ldr	r0, [pc, #144]	; (800802c <__d2b+0xb0>)
 8007f9c:	f000 fa84 	bl	80084a8 <__assert_func>
 8007fa0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007fa4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fa8:	bb2d      	cbnz	r5, 8007ff6 <__d2b+0x7a>
 8007faa:	9301      	str	r3, [sp, #4]
 8007fac:	f1b8 0300 	subs.w	r3, r8, #0
 8007fb0:	d026      	beq.n	8008000 <__d2b+0x84>
 8007fb2:	4668      	mov	r0, sp
 8007fb4:	9300      	str	r3, [sp, #0]
 8007fb6:	f7ff fd81 	bl	8007abc <__lo0bits>
 8007fba:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007fbe:	b1e8      	cbz	r0, 8007ffc <__d2b+0x80>
 8007fc0:	f1c0 0320 	rsb	r3, r0, #32
 8007fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc8:	40c2      	lsrs	r2, r0
 8007fca:	430b      	orrs	r3, r1
 8007fcc:	9201      	str	r2, [sp, #4]
 8007fce:	6163      	str	r3, [r4, #20]
 8007fd0:	9b01      	ldr	r3, [sp, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	61a3      	str	r3, [r4, #24]
 8007fd6:	bf14      	ite	ne
 8007fd8:	2202      	movne	r2, #2
 8007fda:	2201      	moveq	r2, #1
 8007fdc:	6122      	str	r2, [r4, #16]
 8007fde:	b1bd      	cbz	r5, 8008010 <__d2b+0x94>
 8007fe0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007fe4:	4405      	add	r5, r0
 8007fe6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007fea:	603d      	str	r5, [r7, #0]
 8007fec:	6030      	str	r0, [r6, #0]
 8007fee:	4620      	mov	r0, r4
 8007ff0:	b003      	add	sp, #12
 8007ff2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ff6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ffa:	e7d6      	b.n	8007faa <__d2b+0x2e>
 8007ffc:	6161      	str	r1, [r4, #20]
 8007ffe:	e7e7      	b.n	8007fd0 <__d2b+0x54>
 8008000:	a801      	add	r0, sp, #4
 8008002:	f7ff fd5b 	bl	8007abc <__lo0bits>
 8008006:	9b01      	ldr	r3, [sp, #4]
 8008008:	3020      	adds	r0, #32
 800800a:	2201      	movs	r2, #1
 800800c:	6163      	str	r3, [r4, #20]
 800800e:	e7e5      	b.n	8007fdc <__d2b+0x60>
 8008010:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008014:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008018:	6038      	str	r0, [r7, #0]
 800801a:	6918      	ldr	r0, [r3, #16]
 800801c:	f7ff fd2e 	bl	8007a7c <__hi0bits>
 8008020:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008024:	e7e2      	b.n	8007fec <__d2b+0x70>
 8008026:	bf00      	nop
 8008028:	08008ce0 	.word	0x08008ce0
 800802c:	08008cf1 	.word	0x08008cf1

08008030 <__ssputs_r>:
 8008030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008034:	461f      	mov	r7, r3
 8008036:	688e      	ldr	r6, [r1, #8]
 8008038:	4682      	mov	sl, r0
 800803a:	460c      	mov	r4, r1
 800803c:	42be      	cmp	r6, r7
 800803e:	4690      	mov	r8, r2
 8008040:	680b      	ldr	r3, [r1, #0]
 8008042:	d82c      	bhi.n	800809e <__ssputs_r+0x6e>
 8008044:	898a      	ldrh	r2, [r1, #12]
 8008046:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800804a:	d026      	beq.n	800809a <__ssputs_r+0x6a>
 800804c:	6965      	ldr	r5, [r4, #20]
 800804e:	6909      	ldr	r1, [r1, #16]
 8008050:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008054:	eba3 0901 	sub.w	r9, r3, r1
 8008058:	1c7b      	adds	r3, r7, #1
 800805a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800805e:	444b      	add	r3, r9
 8008060:	106d      	asrs	r5, r5, #1
 8008062:	429d      	cmp	r5, r3
 8008064:	bf38      	it	cc
 8008066:	461d      	movcc	r5, r3
 8008068:	0553      	lsls	r3, r2, #21
 800806a:	d527      	bpl.n	80080bc <__ssputs_r+0x8c>
 800806c:	4629      	mov	r1, r5
 800806e:	f7ff fbcf 	bl	8007810 <_malloc_r>
 8008072:	4606      	mov	r6, r0
 8008074:	b360      	cbz	r0, 80080d0 <__ssputs_r+0xa0>
 8008076:	464a      	mov	r2, r9
 8008078:	6921      	ldr	r1, [r4, #16]
 800807a:	f000 fa07 	bl	800848c <memcpy>
 800807e:	89a3      	ldrh	r3, [r4, #12]
 8008080:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008088:	81a3      	strh	r3, [r4, #12]
 800808a:	6126      	str	r6, [r4, #16]
 800808c:	444e      	add	r6, r9
 800808e:	6165      	str	r5, [r4, #20]
 8008090:	eba5 0509 	sub.w	r5, r5, r9
 8008094:	6026      	str	r6, [r4, #0]
 8008096:	463e      	mov	r6, r7
 8008098:	60a5      	str	r5, [r4, #8]
 800809a:	42be      	cmp	r6, r7
 800809c:	d900      	bls.n	80080a0 <__ssputs_r+0x70>
 800809e:	463e      	mov	r6, r7
 80080a0:	4632      	mov	r2, r6
 80080a2:	4641      	mov	r1, r8
 80080a4:	6820      	ldr	r0, [r4, #0]
 80080a6:	f000 f9c7 	bl	8008438 <memmove>
 80080aa:	68a3      	ldr	r3, [r4, #8]
 80080ac:	2000      	movs	r0, #0
 80080ae:	1b9b      	subs	r3, r3, r6
 80080b0:	60a3      	str	r3, [r4, #8]
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	4433      	add	r3, r6
 80080b6:	6023      	str	r3, [r4, #0]
 80080b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080bc:	462a      	mov	r2, r5
 80080be:	f000 fa39 	bl	8008534 <_realloc_r>
 80080c2:	4606      	mov	r6, r0
 80080c4:	2800      	cmp	r0, #0
 80080c6:	d1e0      	bne.n	800808a <__ssputs_r+0x5a>
 80080c8:	6921      	ldr	r1, [r4, #16]
 80080ca:	4650      	mov	r0, sl
 80080cc:	f7ff fb2c 	bl	8007728 <_free_r>
 80080d0:	230c      	movs	r3, #12
 80080d2:	f04f 30ff 	mov.w	r0, #4294967295
 80080d6:	f8ca 3000 	str.w	r3, [sl]
 80080da:	89a3      	ldrh	r3, [r4, #12]
 80080dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080e0:	81a3      	strh	r3, [r4, #12]
 80080e2:	e7e9      	b.n	80080b8 <__ssputs_r+0x88>

080080e4 <_svfiprintf_r>:
 80080e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e8:	4698      	mov	r8, r3
 80080ea:	898b      	ldrh	r3, [r1, #12]
 80080ec:	b09d      	sub	sp, #116	; 0x74
 80080ee:	4607      	mov	r7, r0
 80080f0:	061b      	lsls	r3, r3, #24
 80080f2:	460d      	mov	r5, r1
 80080f4:	4614      	mov	r4, r2
 80080f6:	d50e      	bpl.n	8008116 <_svfiprintf_r+0x32>
 80080f8:	690b      	ldr	r3, [r1, #16]
 80080fa:	b963      	cbnz	r3, 8008116 <_svfiprintf_r+0x32>
 80080fc:	2140      	movs	r1, #64	; 0x40
 80080fe:	f7ff fb87 	bl	8007810 <_malloc_r>
 8008102:	6028      	str	r0, [r5, #0]
 8008104:	6128      	str	r0, [r5, #16]
 8008106:	b920      	cbnz	r0, 8008112 <_svfiprintf_r+0x2e>
 8008108:	230c      	movs	r3, #12
 800810a:	603b      	str	r3, [r7, #0]
 800810c:	f04f 30ff 	mov.w	r0, #4294967295
 8008110:	e0d0      	b.n	80082b4 <_svfiprintf_r+0x1d0>
 8008112:	2340      	movs	r3, #64	; 0x40
 8008114:	616b      	str	r3, [r5, #20]
 8008116:	2300      	movs	r3, #0
 8008118:	f8cd 800c 	str.w	r8, [sp, #12]
 800811c:	f04f 0901 	mov.w	r9, #1
 8008120:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082cc <_svfiprintf_r+0x1e8>
 8008124:	9309      	str	r3, [sp, #36]	; 0x24
 8008126:	2320      	movs	r3, #32
 8008128:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800812c:	2330      	movs	r3, #48	; 0x30
 800812e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008132:	4623      	mov	r3, r4
 8008134:	469a      	mov	sl, r3
 8008136:	f813 2b01 	ldrb.w	r2, [r3], #1
 800813a:	b10a      	cbz	r2, 8008140 <_svfiprintf_r+0x5c>
 800813c:	2a25      	cmp	r2, #37	; 0x25
 800813e:	d1f9      	bne.n	8008134 <_svfiprintf_r+0x50>
 8008140:	ebba 0b04 	subs.w	fp, sl, r4
 8008144:	d00b      	beq.n	800815e <_svfiprintf_r+0x7a>
 8008146:	465b      	mov	r3, fp
 8008148:	4622      	mov	r2, r4
 800814a:	4629      	mov	r1, r5
 800814c:	4638      	mov	r0, r7
 800814e:	f7ff ff6f 	bl	8008030 <__ssputs_r>
 8008152:	3001      	adds	r0, #1
 8008154:	f000 80a9 	beq.w	80082aa <_svfiprintf_r+0x1c6>
 8008158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800815a:	445a      	add	r2, fp
 800815c:	9209      	str	r2, [sp, #36]	; 0x24
 800815e:	f89a 3000 	ldrb.w	r3, [sl]
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 80a1 	beq.w	80082aa <_svfiprintf_r+0x1c6>
 8008168:	2300      	movs	r3, #0
 800816a:	f04f 32ff 	mov.w	r2, #4294967295
 800816e:	f10a 0a01 	add.w	sl, sl, #1
 8008172:	9304      	str	r3, [sp, #16]
 8008174:	9307      	str	r3, [sp, #28]
 8008176:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800817a:	931a      	str	r3, [sp, #104]	; 0x68
 800817c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008180:	4654      	mov	r4, sl
 8008182:	2205      	movs	r2, #5
 8008184:	4851      	ldr	r0, [pc, #324]	; (80082cc <_svfiprintf_r+0x1e8>)
 8008186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818a:	f7fe fc3e 	bl	8006a0a <memchr>
 800818e:	9a04      	ldr	r2, [sp, #16]
 8008190:	b9d8      	cbnz	r0, 80081ca <_svfiprintf_r+0xe6>
 8008192:	06d0      	lsls	r0, r2, #27
 8008194:	bf44      	itt	mi
 8008196:	2320      	movmi	r3, #32
 8008198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800819c:	0711      	lsls	r1, r2, #28
 800819e:	bf44      	itt	mi
 80081a0:	232b      	movmi	r3, #43	; 0x2b
 80081a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a6:	f89a 3000 	ldrb.w	r3, [sl]
 80081aa:	2b2a      	cmp	r3, #42	; 0x2a
 80081ac:	d015      	beq.n	80081da <_svfiprintf_r+0xf6>
 80081ae:	9a07      	ldr	r2, [sp, #28]
 80081b0:	4654      	mov	r4, sl
 80081b2:	2000      	movs	r0, #0
 80081b4:	f04f 0c0a 	mov.w	ip, #10
 80081b8:	4621      	mov	r1, r4
 80081ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081be:	3b30      	subs	r3, #48	; 0x30
 80081c0:	2b09      	cmp	r3, #9
 80081c2:	d94d      	bls.n	8008260 <_svfiprintf_r+0x17c>
 80081c4:	b1b0      	cbz	r0, 80081f4 <_svfiprintf_r+0x110>
 80081c6:	9207      	str	r2, [sp, #28]
 80081c8:	e014      	b.n	80081f4 <_svfiprintf_r+0x110>
 80081ca:	eba0 0308 	sub.w	r3, r0, r8
 80081ce:	46a2      	mov	sl, r4
 80081d0:	fa09 f303 	lsl.w	r3, r9, r3
 80081d4:	4313      	orrs	r3, r2
 80081d6:	9304      	str	r3, [sp, #16]
 80081d8:	e7d2      	b.n	8008180 <_svfiprintf_r+0x9c>
 80081da:	9b03      	ldr	r3, [sp, #12]
 80081dc:	1d19      	adds	r1, r3, #4
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	9103      	str	r1, [sp, #12]
 80081e4:	bfbb      	ittet	lt
 80081e6:	425b      	neglt	r3, r3
 80081e8:	f042 0202 	orrlt.w	r2, r2, #2
 80081ec:	9307      	strge	r3, [sp, #28]
 80081ee:	9307      	strlt	r3, [sp, #28]
 80081f0:	bfb8      	it	lt
 80081f2:	9204      	strlt	r2, [sp, #16]
 80081f4:	7823      	ldrb	r3, [r4, #0]
 80081f6:	2b2e      	cmp	r3, #46	; 0x2e
 80081f8:	d10c      	bne.n	8008214 <_svfiprintf_r+0x130>
 80081fa:	7863      	ldrb	r3, [r4, #1]
 80081fc:	2b2a      	cmp	r3, #42	; 0x2a
 80081fe:	d134      	bne.n	800826a <_svfiprintf_r+0x186>
 8008200:	9b03      	ldr	r3, [sp, #12]
 8008202:	3402      	adds	r4, #2
 8008204:	1d1a      	adds	r2, r3, #4
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	9203      	str	r2, [sp, #12]
 800820c:	bfb8      	it	lt
 800820e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008212:	9305      	str	r3, [sp, #20]
 8008214:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80082dc <_svfiprintf_r+0x1f8>
 8008218:	2203      	movs	r2, #3
 800821a:	7821      	ldrb	r1, [r4, #0]
 800821c:	4650      	mov	r0, sl
 800821e:	f7fe fbf4 	bl	8006a0a <memchr>
 8008222:	b138      	cbz	r0, 8008234 <_svfiprintf_r+0x150>
 8008224:	eba0 000a 	sub.w	r0, r0, sl
 8008228:	2240      	movs	r2, #64	; 0x40
 800822a:	9b04      	ldr	r3, [sp, #16]
 800822c:	3401      	adds	r4, #1
 800822e:	4082      	lsls	r2, r0
 8008230:	4313      	orrs	r3, r2
 8008232:	9304      	str	r3, [sp, #16]
 8008234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008238:	2206      	movs	r2, #6
 800823a:	4825      	ldr	r0, [pc, #148]	; (80082d0 <_svfiprintf_r+0x1ec>)
 800823c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008240:	f7fe fbe3 	bl	8006a0a <memchr>
 8008244:	2800      	cmp	r0, #0
 8008246:	d038      	beq.n	80082ba <_svfiprintf_r+0x1d6>
 8008248:	4b22      	ldr	r3, [pc, #136]	; (80082d4 <_svfiprintf_r+0x1f0>)
 800824a:	bb1b      	cbnz	r3, 8008294 <_svfiprintf_r+0x1b0>
 800824c:	9b03      	ldr	r3, [sp, #12]
 800824e:	3307      	adds	r3, #7
 8008250:	f023 0307 	bic.w	r3, r3, #7
 8008254:	3308      	adds	r3, #8
 8008256:	9303      	str	r3, [sp, #12]
 8008258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800825a:	4433      	add	r3, r6
 800825c:	9309      	str	r3, [sp, #36]	; 0x24
 800825e:	e768      	b.n	8008132 <_svfiprintf_r+0x4e>
 8008260:	fb0c 3202 	mla	r2, ip, r2, r3
 8008264:	460c      	mov	r4, r1
 8008266:	2001      	movs	r0, #1
 8008268:	e7a6      	b.n	80081b8 <_svfiprintf_r+0xd4>
 800826a:	2300      	movs	r3, #0
 800826c:	3401      	adds	r4, #1
 800826e:	f04f 0c0a 	mov.w	ip, #10
 8008272:	4619      	mov	r1, r3
 8008274:	9305      	str	r3, [sp, #20]
 8008276:	4620      	mov	r0, r4
 8008278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800827c:	3a30      	subs	r2, #48	; 0x30
 800827e:	2a09      	cmp	r2, #9
 8008280:	d903      	bls.n	800828a <_svfiprintf_r+0x1a6>
 8008282:	2b00      	cmp	r3, #0
 8008284:	d0c6      	beq.n	8008214 <_svfiprintf_r+0x130>
 8008286:	9105      	str	r1, [sp, #20]
 8008288:	e7c4      	b.n	8008214 <_svfiprintf_r+0x130>
 800828a:	fb0c 2101 	mla	r1, ip, r1, r2
 800828e:	4604      	mov	r4, r0
 8008290:	2301      	movs	r3, #1
 8008292:	e7f0      	b.n	8008276 <_svfiprintf_r+0x192>
 8008294:	ab03      	add	r3, sp, #12
 8008296:	462a      	mov	r2, r5
 8008298:	a904      	add	r1, sp, #16
 800829a:	4638      	mov	r0, r7
 800829c:	9300      	str	r3, [sp, #0]
 800829e:	4b0e      	ldr	r3, [pc, #56]	; (80082d8 <_svfiprintf_r+0x1f4>)
 80082a0:	f7fd fe46 	bl	8005f30 <_printf_float>
 80082a4:	1c42      	adds	r2, r0, #1
 80082a6:	4606      	mov	r6, r0
 80082a8:	d1d6      	bne.n	8008258 <_svfiprintf_r+0x174>
 80082aa:	89ab      	ldrh	r3, [r5, #12]
 80082ac:	065b      	lsls	r3, r3, #25
 80082ae:	f53f af2d 	bmi.w	800810c <_svfiprintf_r+0x28>
 80082b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082b4:	b01d      	add	sp, #116	; 0x74
 80082b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ba:	ab03      	add	r3, sp, #12
 80082bc:	462a      	mov	r2, r5
 80082be:	a904      	add	r1, sp, #16
 80082c0:	4638      	mov	r0, r7
 80082c2:	9300      	str	r3, [sp, #0]
 80082c4:	4b04      	ldr	r3, [pc, #16]	; (80082d8 <_svfiprintf_r+0x1f4>)
 80082c6:	f7fe f8db 	bl	8006480 <_printf_i>
 80082ca:	e7eb      	b.n	80082a4 <_svfiprintf_r+0x1c0>
 80082cc:	08008e4c 	.word	0x08008e4c
 80082d0:	08008e56 	.word	0x08008e56
 80082d4:	08005f31 	.word	0x08005f31
 80082d8:	08008031 	.word	0x08008031
 80082dc:	08008e52 	.word	0x08008e52

080082e0 <__sflush_r>:
 80082e0:	898a      	ldrh	r2, [r1, #12]
 80082e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e6:	4605      	mov	r5, r0
 80082e8:	0710      	lsls	r0, r2, #28
 80082ea:	460c      	mov	r4, r1
 80082ec:	d458      	bmi.n	80083a0 <__sflush_r+0xc0>
 80082ee:	684b      	ldr	r3, [r1, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	dc05      	bgt.n	8008300 <__sflush_r+0x20>
 80082f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	dc02      	bgt.n	8008300 <__sflush_r+0x20>
 80082fa:	2000      	movs	r0, #0
 80082fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008300:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008302:	2e00      	cmp	r6, #0
 8008304:	d0f9      	beq.n	80082fa <__sflush_r+0x1a>
 8008306:	2300      	movs	r3, #0
 8008308:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800830c:	682f      	ldr	r7, [r5, #0]
 800830e:	6a21      	ldr	r1, [r4, #32]
 8008310:	602b      	str	r3, [r5, #0]
 8008312:	d032      	beq.n	800837a <__sflush_r+0x9a>
 8008314:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	075a      	lsls	r2, r3, #29
 800831a:	d505      	bpl.n	8008328 <__sflush_r+0x48>
 800831c:	6863      	ldr	r3, [r4, #4]
 800831e:	1ac0      	subs	r0, r0, r3
 8008320:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008322:	b10b      	cbz	r3, 8008328 <__sflush_r+0x48>
 8008324:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008326:	1ac0      	subs	r0, r0, r3
 8008328:	2300      	movs	r3, #0
 800832a:	4602      	mov	r2, r0
 800832c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800832e:	4628      	mov	r0, r5
 8008330:	6a21      	ldr	r1, [r4, #32]
 8008332:	47b0      	blx	r6
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	89a3      	ldrh	r3, [r4, #12]
 8008338:	d106      	bne.n	8008348 <__sflush_r+0x68>
 800833a:	6829      	ldr	r1, [r5, #0]
 800833c:	291d      	cmp	r1, #29
 800833e:	d82b      	bhi.n	8008398 <__sflush_r+0xb8>
 8008340:	4a28      	ldr	r2, [pc, #160]	; (80083e4 <__sflush_r+0x104>)
 8008342:	410a      	asrs	r2, r1
 8008344:	07d6      	lsls	r6, r2, #31
 8008346:	d427      	bmi.n	8008398 <__sflush_r+0xb8>
 8008348:	2200      	movs	r2, #0
 800834a:	04d9      	lsls	r1, r3, #19
 800834c:	6062      	str	r2, [r4, #4]
 800834e:	6922      	ldr	r2, [r4, #16]
 8008350:	6022      	str	r2, [r4, #0]
 8008352:	d504      	bpl.n	800835e <__sflush_r+0x7e>
 8008354:	1c42      	adds	r2, r0, #1
 8008356:	d101      	bne.n	800835c <__sflush_r+0x7c>
 8008358:	682b      	ldr	r3, [r5, #0]
 800835a:	b903      	cbnz	r3, 800835e <__sflush_r+0x7e>
 800835c:	6560      	str	r0, [r4, #84]	; 0x54
 800835e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008360:	602f      	str	r7, [r5, #0]
 8008362:	2900      	cmp	r1, #0
 8008364:	d0c9      	beq.n	80082fa <__sflush_r+0x1a>
 8008366:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800836a:	4299      	cmp	r1, r3
 800836c:	d002      	beq.n	8008374 <__sflush_r+0x94>
 800836e:	4628      	mov	r0, r5
 8008370:	f7ff f9da 	bl	8007728 <_free_r>
 8008374:	2000      	movs	r0, #0
 8008376:	6360      	str	r0, [r4, #52]	; 0x34
 8008378:	e7c0      	b.n	80082fc <__sflush_r+0x1c>
 800837a:	2301      	movs	r3, #1
 800837c:	4628      	mov	r0, r5
 800837e:	47b0      	blx	r6
 8008380:	1c41      	adds	r1, r0, #1
 8008382:	d1c8      	bne.n	8008316 <__sflush_r+0x36>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d0c5      	beq.n	8008316 <__sflush_r+0x36>
 800838a:	2b1d      	cmp	r3, #29
 800838c:	d001      	beq.n	8008392 <__sflush_r+0xb2>
 800838e:	2b16      	cmp	r3, #22
 8008390:	d101      	bne.n	8008396 <__sflush_r+0xb6>
 8008392:	602f      	str	r7, [r5, #0]
 8008394:	e7b1      	b.n	80082fa <__sflush_r+0x1a>
 8008396:	89a3      	ldrh	r3, [r4, #12]
 8008398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800839c:	81a3      	strh	r3, [r4, #12]
 800839e:	e7ad      	b.n	80082fc <__sflush_r+0x1c>
 80083a0:	690f      	ldr	r7, [r1, #16]
 80083a2:	2f00      	cmp	r7, #0
 80083a4:	d0a9      	beq.n	80082fa <__sflush_r+0x1a>
 80083a6:	0793      	lsls	r3, r2, #30
 80083a8:	680e      	ldr	r6, [r1, #0]
 80083aa:	600f      	str	r7, [r1, #0]
 80083ac:	bf0c      	ite	eq
 80083ae:	694b      	ldreq	r3, [r1, #20]
 80083b0:	2300      	movne	r3, #0
 80083b2:	eba6 0807 	sub.w	r8, r6, r7
 80083b6:	608b      	str	r3, [r1, #8]
 80083b8:	f1b8 0f00 	cmp.w	r8, #0
 80083bc:	dd9d      	ble.n	80082fa <__sflush_r+0x1a>
 80083be:	4643      	mov	r3, r8
 80083c0:	463a      	mov	r2, r7
 80083c2:	6a21      	ldr	r1, [r4, #32]
 80083c4:	4628      	mov	r0, r5
 80083c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083c8:	47b0      	blx	r6
 80083ca:	2800      	cmp	r0, #0
 80083cc:	dc06      	bgt.n	80083dc <__sflush_r+0xfc>
 80083ce:	89a3      	ldrh	r3, [r4, #12]
 80083d0:	f04f 30ff 	mov.w	r0, #4294967295
 80083d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083d8:	81a3      	strh	r3, [r4, #12]
 80083da:	e78f      	b.n	80082fc <__sflush_r+0x1c>
 80083dc:	4407      	add	r7, r0
 80083de:	eba8 0800 	sub.w	r8, r8, r0
 80083e2:	e7e9      	b.n	80083b8 <__sflush_r+0xd8>
 80083e4:	dfbffffe 	.word	0xdfbffffe

080083e8 <_fflush_r>:
 80083e8:	b538      	push	{r3, r4, r5, lr}
 80083ea:	690b      	ldr	r3, [r1, #16]
 80083ec:	4605      	mov	r5, r0
 80083ee:	460c      	mov	r4, r1
 80083f0:	b913      	cbnz	r3, 80083f8 <_fflush_r+0x10>
 80083f2:	2500      	movs	r5, #0
 80083f4:	4628      	mov	r0, r5
 80083f6:	bd38      	pop	{r3, r4, r5, pc}
 80083f8:	b118      	cbz	r0, 8008402 <_fflush_r+0x1a>
 80083fa:	6a03      	ldr	r3, [r0, #32]
 80083fc:	b90b      	cbnz	r3, 8008402 <_fflush_r+0x1a>
 80083fe:	f7fe f9eb 	bl	80067d8 <__sinit>
 8008402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d0f3      	beq.n	80083f2 <_fflush_r+0xa>
 800840a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800840c:	07d0      	lsls	r0, r2, #31
 800840e:	d404      	bmi.n	800841a <_fflush_r+0x32>
 8008410:	0599      	lsls	r1, r3, #22
 8008412:	d402      	bmi.n	800841a <_fflush_r+0x32>
 8008414:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008416:	f7fe faf6 	bl	8006a06 <__retarget_lock_acquire_recursive>
 800841a:	4628      	mov	r0, r5
 800841c:	4621      	mov	r1, r4
 800841e:	f7ff ff5f 	bl	80082e0 <__sflush_r>
 8008422:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008424:	4605      	mov	r5, r0
 8008426:	07da      	lsls	r2, r3, #31
 8008428:	d4e4      	bmi.n	80083f4 <_fflush_r+0xc>
 800842a:	89a3      	ldrh	r3, [r4, #12]
 800842c:	059b      	lsls	r3, r3, #22
 800842e:	d4e1      	bmi.n	80083f4 <_fflush_r+0xc>
 8008430:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008432:	f7fe fae9 	bl	8006a08 <__retarget_lock_release_recursive>
 8008436:	e7dd      	b.n	80083f4 <_fflush_r+0xc>

08008438 <memmove>:
 8008438:	4288      	cmp	r0, r1
 800843a:	b510      	push	{r4, lr}
 800843c:	eb01 0402 	add.w	r4, r1, r2
 8008440:	d902      	bls.n	8008448 <memmove+0x10>
 8008442:	4284      	cmp	r4, r0
 8008444:	4623      	mov	r3, r4
 8008446:	d807      	bhi.n	8008458 <memmove+0x20>
 8008448:	1e43      	subs	r3, r0, #1
 800844a:	42a1      	cmp	r1, r4
 800844c:	d008      	beq.n	8008460 <memmove+0x28>
 800844e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008452:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008456:	e7f8      	b.n	800844a <memmove+0x12>
 8008458:	4402      	add	r2, r0
 800845a:	4601      	mov	r1, r0
 800845c:	428a      	cmp	r2, r1
 800845e:	d100      	bne.n	8008462 <memmove+0x2a>
 8008460:	bd10      	pop	{r4, pc}
 8008462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008466:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800846a:	e7f7      	b.n	800845c <memmove+0x24>

0800846c <_sbrk_r>:
 800846c:	b538      	push	{r3, r4, r5, lr}
 800846e:	2300      	movs	r3, #0
 8008470:	4d05      	ldr	r5, [pc, #20]	; (8008488 <_sbrk_r+0x1c>)
 8008472:	4604      	mov	r4, r0
 8008474:	4608      	mov	r0, r1
 8008476:	602b      	str	r3, [r5, #0]
 8008478:	f7f9 fe1c 	bl	80020b4 <_sbrk>
 800847c:	1c43      	adds	r3, r0, #1
 800847e:	d102      	bne.n	8008486 <_sbrk_r+0x1a>
 8008480:	682b      	ldr	r3, [r5, #0]
 8008482:	b103      	cbz	r3, 8008486 <_sbrk_r+0x1a>
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	bd38      	pop	{r3, r4, r5, pc}
 8008488:	200005a8 	.word	0x200005a8

0800848c <memcpy>:
 800848c:	440a      	add	r2, r1
 800848e:	1e43      	subs	r3, r0, #1
 8008490:	4291      	cmp	r1, r2
 8008492:	d100      	bne.n	8008496 <memcpy+0xa>
 8008494:	4770      	bx	lr
 8008496:	b510      	push	{r4, lr}
 8008498:	f811 4b01 	ldrb.w	r4, [r1], #1
 800849c:	4291      	cmp	r1, r2
 800849e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084a2:	d1f9      	bne.n	8008498 <memcpy+0xc>
 80084a4:	bd10      	pop	{r4, pc}
	...

080084a8 <__assert_func>:
 80084a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084aa:	4614      	mov	r4, r2
 80084ac:	461a      	mov	r2, r3
 80084ae:	4b09      	ldr	r3, [pc, #36]	; (80084d4 <__assert_func+0x2c>)
 80084b0:	4605      	mov	r5, r0
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68d8      	ldr	r0, [r3, #12]
 80084b6:	b14c      	cbz	r4, 80084cc <__assert_func+0x24>
 80084b8:	4b07      	ldr	r3, [pc, #28]	; (80084d8 <__assert_func+0x30>)
 80084ba:	9100      	str	r1, [sp, #0]
 80084bc:	4907      	ldr	r1, [pc, #28]	; (80084dc <__assert_func+0x34>)
 80084be:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084c2:	462b      	mov	r3, r5
 80084c4:	f000 f872 	bl	80085ac <fiprintf>
 80084c8:	f000 f882 	bl	80085d0 <abort>
 80084cc:	4b04      	ldr	r3, [pc, #16]	; (80084e0 <__assert_func+0x38>)
 80084ce:	461c      	mov	r4, r3
 80084d0:	e7f3      	b.n	80084ba <__assert_func+0x12>
 80084d2:	bf00      	nop
 80084d4:	20000088 	.word	0x20000088
 80084d8:	08008e67 	.word	0x08008e67
 80084dc:	08008e74 	.word	0x08008e74
 80084e0:	08008ea2 	.word	0x08008ea2

080084e4 <_calloc_r>:
 80084e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084e6:	fba1 2402 	umull	r2, r4, r1, r2
 80084ea:	b94c      	cbnz	r4, 8008500 <_calloc_r+0x1c>
 80084ec:	4611      	mov	r1, r2
 80084ee:	9201      	str	r2, [sp, #4]
 80084f0:	f7ff f98e 	bl	8007810 <_malloc_r>
 80084f4:	9a01      	ldr	r2, [sp, #4]
 80084f6:	4605      	mov	r5, r0
 80084f8:	b930      	cbnz	r0, 8008508 <_calloc_r+0x24>
 80084fa:	4628      	mov	r0, r5
 80084fc:	b003      	add	sp, #12
 80084fe:	bd30      	pop	{r4, r5, pc}
 8008500:	220c      	movs	r2, #12
 8008502:	2500      	movs	r5, #0
 8008504:	6002      	str	r2, [r0, #0]
 8008506:	e7f8      	b.n	80084fa <_calloc_r+0x16>
 8008508:	4621      	mov	r1, r4
 800850a:	f7fe f9fe 	bl	800690a <memset>
 800850e:	e7f4      	b.n	80084fa <_calloc_r+0x16>

08008510 <__ascii_mbtowc>:
 8008510:	b082      	sub	sp, #8
 8008512:	b901      	cbnz	r1, 8008516 <__ascii_mbtowc+0x6>
 8008514:	a901      	add	r1, sp, #4
 8008516:	b142      	cbz	r2, 800852a <__ascii_mbtowc+0x1a>
 8008518:	b14b      	cbz	r3, 800852e <__ascii_mbtowc+0x1e>
 800851a:	7813      	ldrb	r3, [r2, #0]
 800851c:	600b      	str	r3, [r1, #0]
 800851e:	7812      	ldrb	r2, [r2, #0]
 8008520:	1e10      	subs	r0, r2, #0
 8008522:	bf18      	it	ne
 8008524:	2001      	movne	r0, #1
 8008526:	b002      	add	sp, #8
 8008528:	4770      	bx	lr
 800852a:	4610      	mov	r0, r2
 800852c:	e7fb      	b.n	8008526 <__ascii_mbtowc+0x16>
 800852e:	f06f 0001 	mvn.w	r0, #1
 8008532:	e7f8      	b.n	8008526 <__ascii_mbtowc+0x16>

08008534 <_realloc_r>:
 8008534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008538:	4680      	mov	r8, r0
 800853a:	4614      	mov	r4, r2
 800853c:	460e      	mov	r6, r1
 800853e:	b921      	cbnz	r1, 800854a <_realloc_r+0x16>
 8008540:	4611      	mov	r1, r2
 8008542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008546:	f7ff b963 	b.w	8007810 <_malloc_r>
 800854a:	b92a      	cbnz	r2, 8008558 <_realloc_r+0x24>
 800854c:	4625      	mov	r5, r4
 800854e:	f7ff f8eb 	bl	8007728 <_free_r>
 8008552:	4628      	mov	r0, r5
 8008554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008558:	f000 f841 	bl	80085de <_malloc_usable_size_r>
 800855c:	4284      	cmp	r4, r0
 800855e:	4607      	mov	r7, r0
 8008560:	d802      	bhi.n	8008568 <_realloc_r+0x34>
 8008562:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008566:	d812      	bhi.n	800858e <_realloc_r+0x5a>
 8008568:	4621      	mov	r1, r4
 800856a:	4640      	mov	r0, r8
 800856c:	f7ff f950 	bl	8007810 <_malloc_r>
 8008570:	4605      	mov	r5, r0
 8008572:	2800      	cmp	r0, #0
 8008574:	d0ed      	beq.n	8008552 <_realloc_r+0x1e>
 8008576:	42bc      	cmp	r4, r7
 8008578:	4622      	mov	r2, r4
 800857a:	4631      	mov	r1, r6
 800857c:	bf28      	it	cs
 800857e:	463a      	movcs	r2, r7
 8008580:	f7ff ff84 	bl	800848c <memcpy>
 8008584:	4631      	mov	r1, r6
 8008586:	4640      	mov	r0, r8
 8008588:	f7ff f8ce 	bl	8007728 <_free_r>
 800858c:	e7e1      	b.n	8008552 <_realloc_r+0x1e>
 800858e:	4635      	mov	r5, r6
 8008590:	e7df      	b.n	8008552 <_realloc_r+0x1e>

08008592 <__ascii_wctomb>:
 8008592:	b149      	cbz	r1, 80085a8 <__ascii_wctomb+0x16>
 8008594:	2aff      	cmp	r2, #255	; 0xff
 8008596:	bf8d      	iteet	hi
 8008598:	238a      	movhi	r3, #138	; 0x8a
 800859a:	2001      	movls	r0, #1
 800859c:	700a      	strbls	r2, [r1, #0]
 800859e:	6003      	strhi	r3, [r0, #0]
 80085a0:	bf88      	it	hi
 80085a2:	f04f 30ff 	movhi.w	r0, #4294967295
 80085a6:	4770      	bx	lr
 80085a8:	4608      	mov	r0, r1
 80085aa:	4770      	bx	lr

080085ac <fiprintf>:
 80085ac:	b40e      	push	{r1, r2, r3}
 80085ae:	b503      	push	{r0, r1, lr}
 80085b0:	ab03      	add	r3, sp, #12
 80085b2:	4601      	mov	r1, r0
 80085b4:	4805      	ldr	r0, [pc, #20]	; (80085cc <fiprintf+0x20>)
 80085b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ba:	6800      	ldr	r0, [r0, #0]
 80085bc:	9301      	str	r3, [sp, #4]
 80085be:	f000 f83f 	bl	8008640 <_vfiprintf_r>
 80085c2:	b002      	add	sp, #8
 80085c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80085c8:	b003      	add	sp, #12
 80085ca:	4770      	bx	lr
 80085cc:	20000088 	.word	0x20000088

080085d0 <abort>:
 80085d0:	2006      	movs	r0, #6
 80085d2:	b508      	push	{r3, lr}
 80085d4:	f000 fa0c 	bl	80089f0 <raise>
 80085d8:	2001      	movs	r0, #1
 80085da:	f7f9 fd3b 	bl	8002054 <_exit>

080085de <_malloc_usable_size_r>:
 80085de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085e2:	1f18      	subs	r0, r3, #4
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	bfbc      	itt	lt
 80085e8:	580b      	ldrlt	r3, [r1, r0]
 80085ea:	18c0      	addlt	r0, r0, r3
 80085ec:	4770      	bx	lr

080085ee <__sfputc_r>:
 80085ee:	6893      	ldr	r3, [r2, #8]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	6093      	str	r3, [r2, #8]
 80085f6:	b410      	push	{r4}
 80085f8:	da08      	bge.n	800860c <__sfputc_r+0x1e>
 80085fa:	6994      	ldr	r4, [r2, #24]
 80085fc:	42a3      	cmp	r3, r4
 80085fe:	db01      	blt.n	8008604 <__sfputc_r+0x16>
 8008600:	290a      	cmp	r1, #10
 8008602:	d103      	bne.n	800860c <__sfputc_r+0x1e>
 8008604:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008608:	f000 b934 	b.w	8008874 <__swbuf_r>
 800860c:	6813      	ldr	r3, [r2, #0]
 800860e:	1c58      	adds	r0, r3, #1
 8008610:	6010      	str	r0, [r2, #0]
 8008612:	4608      	mov	r0, r1
 8008614:	7019      	strb	r1, [r3, #0]
 8008616:	f85d 4b04 	ldr.w	r4, [sp], #4
 800861a:	4770      	bx	lr

0800861c <__sfputs_r>:
 800861c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861e:	4606      	mov	r6, r0
 8008620:	460f      	mov	r7, r1
 8008622:	4614      	mov	r4, r2
 8008624:	18d5      	adds	r5, r2, r3
 8008626:	42ac      	cmp	r4, r5
 8008628:	d101      	bne.n	800862e <__sfputs_r+0x12>
 800862a:	2000      	movs	r0, #0
 800862c:	e007      	b.n	800863e <__sfputs_r+0x22>
 800862e:	463a      	mov	r2, r7
 8008630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008634:	4630      	mov	r0, r6
 8008636:	f7ff ffda 	bl	80085ee <__sfputc_r>
 800863a:	1c43      	adds	r3, r0, #1
 800863c:	d1f3      	bne.n	8008626 <__sfputs_r+0xa>
 800863e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008640 <_vfiprintf_r>:
 8008640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008644:	460d      	mov	r5, r1
 8008646:	b09d      	sub	sp, #116	; 0x74
 8008648:	4614      	mov	r4, r2
 800864a:	4698      	mov	r8, r3
 800864c:	4606      	mov	r6, r0
 800864e:	b118      	cbz	r0, 8008658 <_vfiprintf_r+0x18>
 8008650:	6a03      	ldr	r3, [r0, #32]
 8008652:	b90b      	cbnz	r3, 8008658 <_vfiprintf_r+0x18>
 8008654:	f7fe f8c0 	bl	80067d8 <__sinit>
 8008658:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800865a:	07d9      	lsls	r1, r3, #31
 800865c:	d405      	bmi.n	800866a <_vfiprintf_r+0x2a>
 800865e:	89ab      	ldrh	r3, [r5, #12]
 8008660:	059a      	lsls	r2, r3, #22
 8008662:	d402      	bmi.n	800866a <_vfiprintf_r+0x2a>
 8008664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008666:	f7fe f9ce 	bl	8006a06 <__retarget_lock_acquire_recursive>
 800866a:	89ab      	ldrh	r3, [r5, #12]
 800866c:	071b      	lsls	r3, r3, #28
 800866e:	d501      	bpl.n	8008674 <_vfiprintf_r+0x34>
 8008670:	692b      	ldr	r3, [r5, #16]
 8008672:	b99b      	cbnz	r3, 800869c <_vfiprintf_r+0x5c>
 8008674:	4629      	mov	r1, r5
 8008676:	4630      	mov	r0, r6
 8008678:	f000 f93a 	bl	80088f0 <__swsetup_r>
 800867c:	b170      	cbz	r0, 800869c <_vfiprintf_r+0x5c>
 800867e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008680:	07dc      	lsls	r4, r3, #31
 8008682:	d504      	bpl.n	800868e <_vfiprintf_r+0x4e>
 8008684:	f04f 30ff 	mov.w	r0, #4294967295
 8008688:	b01d      	add	sp, #116	; 0x74
 800868a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800868e:	89ab      	ldrh	r3, [r5, #12]
 8008690:	0598      	lsls	r0, r3, #22
 8008692:	d4f7      	bmi.n	8008684 <_vfiprintf_r+0x44>
 8008694:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008696:	f7fe f9b7 	bl	8006a08 <__retarget_lock_release_recursive>
 800869a:	e7f3      	b.n	8008684 <_vfiprintf_r+0x44>
 800869c:	2300      	movs	r3, #0
 800869e:	f8cd 800c 	str.w	r8, [sp, #12]
 80086a2:	f04f 0901 	mov.w	r9, #1
 80086a6:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8008860 <_vfiprintf_r+0x220>
 80086aa:	9309      	str	r3, [sp, #36]	; 0x24
 80086ac:	2320      	movs	r3, #32
 80086ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086b2:	2330      	movs	r3, #48	; 0x30
 80086b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086b8:	4623      	mov	r3, r4
 80086ba:	469a      	mov	sl, r3
 80086bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086c0:	b10a      	cbz	r2, 80086c6 <_vfiprintf_r+0x86>
 80086c2:	2a25      	cmp	r2, #37	; 0x25
 80086c4:	d1f9      	bne.n	80086ba <_vfiprintf_r+0x7a>
 80086c6:	ebba 0b04 	subs.w	fp, sl, r4
 80086ca:	d00b      	beq.n	80086e4 <_vfiprintf_r+0xa4>
 80086cc:	465b      	mov	r3, fp
 80086ce:	4622      	mov	r2, r4
 80086d0:	4629      	mov	r1, r5
 80086d2:	4630      	mov	r0, r6
 80086d4:	f7ff ffa2 	bl	800861c <__sfputs_r>
 80086d8:	3001      	adds	r0, #1
 80086da:	f000 80a9 	beq.w	8008830 <_vfiprintf_r+0x1f0>
 80086de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086e0:	445a      	add	r2, fp
 80086e2:	9209      	str	r2, [sp, #36]	; 0x24
 80086e4:	f89a 3000 	ldrb.w	r3, [sl]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	f000 80a1 	beq.w	8008830 <_vfiprintf_r+0x1f0>
 80086ee:	2300      	movs	r3, #0
 80086f0:	f04f 32ff 	mov.w	r2, #4294967295
 80086f4:	f10a 0a01 	add.w	sl, sl, #1
 80086f8:	9304      	str	r3, [sp, #16]
 80086fa:	9307      	str	r3, [sp, #28]
 80086fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008700:	931a      	str	r3, [sp, #104]	; 0x68
 8008702:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008706:	4654      	mov	r4, sl
 8008708:	2205      	movs	r2, #5
 800870a:	4855      	ldr	r0, [pc, #340]	; (8008860 <_vfiprintf_r+0x220>)
 800870c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008710:	f7fe f97b 	bl	8006a0a <memchr>
 8008714:	9a04      	ldr	r2, [sp, #16]
 8008716:	b9d8      	cbnz	r0, 8008750 <_vfiprintf_r+0x110>
 8008718:	06d1      	lsls	r1, r2, #27
 800871a:	bf44      	itt	mi
 800871c:	2320      	movmi	r3, #32
 800871e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008722:	0713      	lsls	r3, r2, #28
 8008724:	bf44      	itt	mi
 8008726:	232b      	movmi	r3, #43	; 0x2b
 8008728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800872c:	f89a 3000 	ldrb.w	r3, [sl]
 8008730:	2b2a      	cmp	r3, #42	; 0x2a
 8008732:	d015      	beq.n	8008760 <_vfiprintf_r+0x120>
 8008734:	9a07      	ldr	r2, [sp, #28]
 8008736:	4654      	mov	r4, sl
 8008738:	2000      	movs	r0, #0
 800873a:	f04f 0c0a 	mov.w	ip, #10
 800873e:	4621      	mov	r1, r4
 8008740:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008744:	3b30      	subs	r3, #48	; 0x30
 8008746:	2b09      	cmp	r3, #9
 8008748:	d94d      	bls.n	80087e6 <_vfiprintf_r+0x1a6>
 800874a:	b1b0      	cbz	r0, 800877a <_vfiprintf_r+0x13a>
 800874c:	9207      	str	r2, [sp, #28]
 800874e:	e014      	b.n	800877a <_vfiprintf_r+0x13a>
 8008750:	eba0 0308 	sub.w	r3, r0, r8
 8008754:	46a2      	mov	sl, r4
 8008756:	fa09 f303 	lsl.w	r3, r9, r3
 800875a:	4313      	orrs	r3, r2
 800875c:	9304      	str	r3, [sp, #16]
 800875e:	e7d2      	b.n	8008706 <_vfiprintf_r+0xc6>
 8008760:	9b03      	ldr	r3, [sp, #12]
 8008762:	1d19      	adds	r1, r3, #4
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	9103      	str	r1, [sp, #12]
 800876a:	bfbb      	ittet	lt
 800876c:	425b      	neglt	r3, r3
 800876e:	f042 0202 	orrlt.w	r2, r2, #2
 8008772:	9307      	strge	r3, [sp, #28]
 8008774:	9307      	strlt	r3, [sp, #28]
 8008776:	bfb8      	it	lt
 8008778:	9204      	strlt	r2, [sp, #16]
 800877a:	7823      	ldrb	r3, [r4, #0]
 800877c:	2b2e      	cmp	r3, #46	; 0x2e
 800877e:	d10c      	bne.n	800879a <_vfiprintf_r+0x15a>
 8008780:	7863      	ldrb	r3, [r4, #1]
 8008782:	2b2a      	cmp	r3, #42	; 0x2a
 8008784:	d134      	bne.n	80087f0 <_vfiprintf_r+0x1b0>
 8008786:	9b03      	ldr	r3, [sp, #12]
 8008788:	3402      	adds	r4, #2
 800878a:	1d1a      	adds	r2, r3, #4
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	9203      	str	r2, [sp, #12]
 8008792:	bfb8      	it	lt
 8008794:	f04f 33ff 	movlt.w	r3, #4294967295
 8008798:	9305      	str	r3, [sp, #20]
 800879a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008870 <_vfiprintf_r+0x230>
 800879e:	2203      	movs	r2, #3
 80087a0:	7821      	ldrb	r1, [r4, #0]
 80087a2:	4650      	mov	r0, sl
 80087a4:	f7fe f931 	bl	8006a0a <memchr>
 80087a8:	b138      	cbz	r0, 80087ba <_vfiprintf_r+0x17a>
 80087aa:	eba0 000a 	sub.w	r0, r0, sl
 80087ae:	2240      	movs	r2, #64	; 0x40
 80087b0:	9b04      	ldr	r3, [sp, #16]
 80087b2:	3401      	adds	r4, #1
 80087b4:	4082      	lsls	r2, r0
 80087b6:	4313      	orrs	r3, r2
 80087b8:	9304      	str	r3, [sp, #16]
 80087ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087be:	2206      	movs	r2, #6
 80087c0:	4828      	ldr	r0, [pc, #160]	; (8008864 <_vfiprintf_r+0x224>)
 80087c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087c6:	f7fe f920 	bl	8006a0a <memchr>
 80087ca:	2800      	cmp	r0, #0
 80087cc:	d03f      	beq.n	800884e <_vfiprintf_r+0x20e>
 80087ce:	4b26      	ldr	r3, [pc, #152]	; (8008868 <_vfiprintf_r+0x228>)
 80087d0:	bb1b      	cbnz	r3, 800881a <_vfiprintf_r+0x1da>
 80087d2:	9b03      	ldr	r3, [sp, #12]
 80087d4:	3307      	adds	r3, #7
 80087d6:	f023 0307 	bic.w	r3, r3, #7
 80087da:	3308      	adds	r3, #8
 80087dc:	9303      	str	r3, [sp, #12]
 80087de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e0:	443b      	add	r3, r7
 80087e2:	9309      	str	r3, [sp, #36]	; 0x24
 80087e4:	e768      	b.n	80086b8 <_vfiprintf_r+0x78>
 80087e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80087ea:	460c      	mov	r4, r1
 80087ec:	2001      	movs	r0, #1
 80087ee:	e7a6      	b.n	800873e <_vfiprintf_r+0xfe>
 80087f0:	2300      	movs	r3, #0
 80087f2:	3401      	adds	r4, #1
 80087f4:	f04f 0c0a 	mov.w	ip, #10
 80087f8:	4619      	mov	r1, r3
 80087fa:	9305      	str	r3, [sp, #20]
 80087fc:	4620      	mov	r0, r4
 80087fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008802:	3a30      	subs	r2, #48	; 0x30
 8008804:	2a09      	cmp	r2, #9
 8008806:	d903      	bls.n	8008810 <_vfiprintf_r+0x1d0>
 8008808:	2b00      	cmp	r3, #0
 800880a:	d0c6      	beq.n	800879a <_vfiprintf_r+0x15a>
 800880c:	9105      	str	r1, [sp, #20]
 800880e:	e7c4      	b.n	800879a <_vfiprintf_r+0x15a>
 8008810:	fb0c 2101 	mla	r1, ip, r1, r2
 8008814:	4604      	mov	r4, r0
 8008816:	2301      	movs	r3, #1
 8008818:	e7f0      	b.n	80087fc <_vfiprintf_r+0x1bc>
 800881a:	ab03      	add	r3, sp, #12
 800881c:	462a      	mov	r2, r5
 800881e:	a904      	add	r1, sp, #16
 8008820:	4630      	mov	r0, r6
 8008822:	9300      	str	r3, [sp, #0]
 8008824:	4b11      	ldr	r3, [pc, #68]	; (800886c <_vfiprintf_r+0x22c>)
 8008826:	f7fd fb83 	bl	8005f30 <_printf_float>
 800882a:	4607      	mov	r7, r0
 800882c:	1c78      	adds	r0, r7, #1
 800882e:	d1d6      	bne.n	80087de <_vfiprintf_r+0x19e>
 8008830:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008832:	07d9      	lsls	r1, r3, #31
 8008834:	d405      	bmi.n	8008842 <_vfiprintf_r+0x202>
 8008836:	89ab      	ldrh	r3, [r5, #12]
 8008838:	059a      	lsls	r2, r3, #22
 800883a:	d402      	bmi.n	8008842 <_vfiprintf_r+0x202>
 800883c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800883e:	f7fe f8e3 	bl	8006a08 <__retarget_lock_release_recursive>
 8008842:	89ab      	ldrh	r3, [r5, #12]
 8008844:	065b      	lsls	r3, r3, #25
 8008846:	f53f af1d 	bmi.w	8008684 <_vfiprintf_r+0x44>
 800884a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800884c:	e71c      	b.n	8008688 <_vfiprintf_r+0x48>
 800884e:	ab03      	add	r3, sp, #12
 8008850:	462a      	mov	r2, r5
 8008852:	a904      	add	r1, sp, #16
 8008854:	4630      	mov	r0, r6
 8008856:	9300      	str	r3, [sp, #0]
 8008858:	4b04      	ldr	r3, [pc, #16]	; (800886c <_vfiprintf_r+0x22c>)
 800885a:	f7fd fe11 	bl	8006480 <_printf_i>
 800885e:	e7e4      	b.n	800882a <_vfiprintf_r+0x1ea>
 8008860:	08008e4c 	.word	0x08008e4c
 8008864:	08008e56 	.word	0x08008e56
 8008868:	08005f31 	.word	0x08005f31
 800886c:	0800861d 	.word	0x0800861d
 8008870:	08008e52 	.word	0x08008e52

08008874 <__swbuf_r>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	460e      	mov	r6, r1
 8008878:	4614      	mov	r4, r2
 800887a:	4605      	mov	r5, r0
 800887c:	b118      	cbz	r0, 8008886 <__swbuf_r+0x12>
 800887e:	6a03      	ldr	r3, [r0, #32]
 8008880:	b90b      	cbnz	r3, 8008886 <__swbuf_r+0x12>
 8008882:	f7fd ffa9 	bl	80067d8 <__sinit>
 8008886:	69a3      	ldr	r3, [r4, #24]
 8008888:	60a3      	str	r3, [r4, #8]
 800888a:	89a3      	ldrh	r3, [r4, #12]
 800888c:	071a      	lsls	r2, r3, #28
 800888e:	d525      	bpl.n	80088dc <__swbuf_r+0x68>
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	b31b      	cbz	r3, 80088dc <__swbuf_r+0x68>
 8008894:	6823      	ldr	r3, [r4, #0]
 8008896:	b2f6      	uxtb	r6, r6
 8008898:	6922      	ldr	r2, [r4, #16]
 800889a:	4637      	mov	r7, r6
 800889c:	1a98      	subs	r0, r3, r2
 800889e:	6963      	ldr	r3, [r4, #20]
 80088a0:	4283      	cmp	r3, r0
 80088a2:	dc04      	bgt.n	80088ae <__swbuf_r+0x3a>
 80088a4:	4621      	mov	r1, r4
 80088a6:	4628      	mov	r0, r5
 80088a8:	f7ff fd9e 	bl	80083e8 <_fflush_r>
 80088ac:	b9e0      	cbnz	r0, 80088e8 <__swbuf_r+0x74>
 80088ae:	68a3      	ldr	r3, [r4, #8]
 80088b0:	3b01      	subs	r3, #1
 80088b2:	60a3      	str	r3, [r4, #8]
 80088b4:	6823      	ldr	r3, [r4, #0]
 80088b6:	1c5a      	adds	r2, r3, #1
 80088b8:	6022      	str	r2, [r4, #0]
 80088ba:	701e      	strb	r6, [r3, #0]
 80088bc:	1c43      	adds	r3, r0, #1
 80088be:	6962      	ldr	r2, [r4, #20]
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d004      	beq.n	80088ce <__swbuf_r+0x5a>
 80088c4:	89a3      	ldrh	r3, [r4, #12]
 80088c6:	07db      	lsls	r3, r3, #31
 80088c8:	d506      	bpl.n	80088d8 <__swbuf_r+0x64>
 80088ca:	2e0a      	cmp	r6, #10
 80088cc:	d104      	bne.n	80088d8 <__swbuf_r+0x64>
 80088ce:	4621      	mov	r1, r4
 80088d0:	4628      	mov	r0, r5
 80088d2:	f7ff fd89 	bl	80083e8 <_fflush_r>
 80088d6:	b938      	cbnz	r0, 80088e8 <__swbuf_r+0x74>
 80088d8:	4638      	mov	r0, r7
 80088da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088dc:	4621      	mov	r1, r4
 80088de:	4628      	mov	r0, r5
 80088e0:	f000 f806 	bl	80088f0 <__swsetup_r>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	d0d5      	beq.n	8008894 <__swbuf_r+0x20>
 80088e8:	f04f 37ff 	mov.w	r7, #4294967295
 80088ec:	e7f4      	b.n	80088d8 <__swbuf_r+0x64>
	...

080088f0 <__swsetup_r>:
 80088f0:	b538      	push	{r3, r4, r5, lr}
 80088f2:	4b2a      	ldr	r3, [pc, #168]	; (800899c <__swsetup_r+0xac>)
 80088f4:	4605      	mov	r5, r0
 80088f6:	460c      	mov	r4, r1
 80088f8:	6818      	ldr	r0, [r3, #0]
 80088fa:	b118      	cbz	r0, 8008904 <__swsetup_r+0x14>
 80088fc:	6a03      	ldr	r3, [r0, #32]
 80088fe:	b90b      	cbnz	r3, 8008904 <__swsetup_r+0x14>
 8008900:	f7fd ff6a 	bl	80067d8 <__sinit>
 8008904:	89a3      	ldrh	r3, [r4, #12]
 8008906:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800890a:	0718      	lsls	r0, r3, #28
 800890c:	d422      	bmi.n	8008954 <__swsetup_r+0x64>
 800890e:	06d9      	lsls	r1, r3, #27
 8008910:	d407      	bmi.n	8008922 <__swsetup_r+0x32>
 8008912:	2309      	movs	r3, #9
 8008914:	602b      	str	r3, [r5, #0]
 8008916:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800891a:	f04f 30ff 	mov.w	r0, #4294967295
 800891e:	81a3      	strh	r3, [r4, #12]
 8008920:	e034      	b.n	800898c <__swsetup_r+0x9c>
 8008922:	0758      	lsls	r0, r3, #29
 8008924:	d512      	bpl.n	800894c <__swsetup_r+0x5c>
 8008926:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008928:	b141      	cbz	r1, 800893c <__swsetup_r+0x4c>
 800892a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800892e:	4299      	cmp	r1, r3
 8008930:	d002      	beq.n	8008938 <__swsetup_r+0x48>
 8008932:	4628      	mov	r0, r5
 8008934:	f7fe fef8 	bl	8007728 <_free_r>
 8008938:	2300      	movs	r3, #0
 800893a:	6363      	str	r3, [r4, #52]	; 0x34
 800893c:	89a3      	ldrh	r3, [r4, #12]
 800893e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008942:	81a3      	strh	r3, [r4, #12]
 8008944:	2300      	movs	r3, #0
 8008946:	6063      	str	r3, [r4, #4]
 8008948:	6923      	ldr	r3, [r4, #16]
 800894a:	6023      	str	r3, [r4, #0]
 800894c:	89a3      	ldrh	r3, [r4, #12]
 800894e:	f043 0308 	orr.w	r3, r3, #8
 8008952:	81a3      	strh	r3, [r4, #12]
 8008954:	6923      	ldr	r3, [r4, #16]
 8008956:	b94b      	cbnz	r3, 800896c <__swsetup_r+0x7c>
 8008958:	89a3      	ldrh	r3, [r4, #12]
 800895a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800895e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008962:	d003      	beq.n	800896c <__swsetup_r+0x7c>
 8008964:	4621      	mov	r1, r4
 8008966:	4628      	mov	r0, r5
 8008968:	f000 f883 	bl	8008a72 <__smakebuf_r>
 800896c:	89a0      	ldrh	r0, [r4, #12]
 800896e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008972:	f010 0301 	ands.w	r3, r0, #1
 8008976:	d00a      	beq.n	800898e <__swsetup_r+0x9e>
 8008978:	2300      	movs	r3, #0
 800897a:	60a3      	str	r3, [r4, #8]
 800897c:	6963      	ldr	r3, [r4, #20]
 800897e:	425b      	negs	r3, r3
 8008980:	61a3      	str	r3, [r4, #24]
 8008982:	6923      	ldr	r3, [r4, #16]
 8008984:	b943      	cbnz	r3, 8008998 <__swsetup_r+0xa8>
 8008986:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800898a:	d1c4      	bne.n	8008916 <__swsetup_r+0x26>
 800898c:	bd38      	pop	{r3, r4, r5, pc}
 800898e:	0781      	lsls	r1, r0, #30
 8008990:	bf58      	it	pl
 8008992:	6963      	ldrpl	r3, [r4, #20]
 8008994:	60a3      	str	r3, [r4, #8]
 8008996:	e7f4      	b.n	8008982 <__swsetup_r+0x92>
 8008998:	2000      	movs	r0, #0
 800899a:	e7f7      	b.n	800898c <__swsetup_r+0x9c>
 800899c:	20000088 	.word	0x20000088

080089a0 <_raise_r>:
 80089a0:	291f      	cmp	r1, #31
 80089a2:	b538      	push	{r3, r4, r5, lr}
 80089a4:	4604      	mov	r4, r0
 80089a6:	460d      	mov	r5, r1
 80089a8:	d904      	bls.n	80089b4 <_raise_r+0x14>
 80089aa:	2316      	movs	r3, #22
 80089ac:	6003      	str	r3, [r0, #0]
 80089ae:	f04f 30ff 	mov.w	r0, #4294967295
 80089b2:	bd38      	pop	{r3, r4, r5, pc}
 80089b4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80089b6:	b112      	cbz	r2, 80089be <_raise_r+0x1e>
 80089b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089bc:	b94b      	cbnz	r3, 80089d2 <_raise_r+0x32>
 80089be:	4620      	mov	r0, r4
 80089c0:	f000 f830 	bl	8008a24 <_getpid_r>
 80089c4:	462a      	mov	r2, r5
 80089c6:	4601      	mov	r1, r0
 80089c8:	4620      	mov	r0, r4
 80089ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089ce:	f000 b817 	b.w	8008a00 <_kill_r>
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d00a      	beq.n	80089ec <_raise_r+0x4c>
 80089d6:	1c59      	adds	r1, r3, #1
 80089d8:	d103      	bne.n	80089e2 <_raise_r+0x42>
 80089da:	2316      	movs	r3, #22
 80089dc:	6003      	str	r3, [r0, #0]
 80089de:	2001      	movs	r0, #1
 80089e0:	e7e7      	b.n	80089b2 <_raise_r+0x12>
 80089e2:	2400      	movs	r4, #0
 80089e4:	4628      	mov	r0, r5
 80089e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80089ea:	4798      	blx	r3
 80089ec:	2000      	movs	r0, #0
 80089ee:	e7e0      	b.n	80089b2 <_raise_r+0x12>

080089f0 <raise>:
 80089f0:	4b02      	ldr	r3, [pc, #8]	; (80089fc <raise+0xc>)
 80089f2:	4601      	mov	r1, r0
 80089f4:	6818      	ldr	r0, [r3, #0]
 80089f6:	f7ff bfd3 	b.w	80089a0 <_raise_r>
 80089fa:	bf00      	nop
 80089fc:	20000088 	.word	0x20000088

08008a00 <_kill_r>:
 8008a00:	b538      	push	{r3, r4, r5, lr}
 8008a02:	2300      	movs	r3, #0
 8008a04:	4d06      	ldr	r5, [pc, #24]	; (8008a20 <_kill_r+0x20>)
 8008a06:	4604      	mov	r4, r0
 8008a08:	4608      	mov	r0, r1
 8008a0a:	4611      	mov	r1, r2
 8008a0c:	602b      	str	r3, [r5, #0]
 8008a0e:	f7f9 fb19 	bl	8002044 <_kill>
 8008a12:	1c43      	adds	r3, r0, #1
 8008a14:	d102      	bne.n	8008a1c <_kill_r+0x1c>
 8008a16:	682b      	ldr	r3, [r5, #0]
 8008a18:	b103      	cbz	r3, 8008a1c <_kill_r+0x1c>
 8008a1a:	6023      	str	r3, [r4, #0]
 8008a1c:	bd38      	pop	{r3, r4, r5, pc}
 8008a1e:	bf00      	nop
 8008a20:	200005a8 	.word	0x200005a8

08008a24 <_getpid_r>:
 8008a24:	f7f9 bb0c 	b.w	8002040 <_getpid>

08008a28 <__swhatbuf_r>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	460c      	mov	r4, r1
 8008a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a30:	b096      	sub	sp, #88	; 0x58
 8008a32:	4615      	mov	r5, r2
 8008a34:	2900      	cmp	r1, #0
 8008a36:	461e      	mov	r6, r3
 8008a38:	da0c      	bge.n	8008a54 <__swhatbuf_r+0x2c>
 8008a3a:	89a3      	ldrh	r3, [r4, #12]
 8008a3c:	2100      	movs	r1, #0
 8008a3e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008a42:	bf0c      	ite	eq
 8008a44:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008a48:	2340      	movne	r3, #64	; 0x40
 8008a4a:	2000      	movs	r0, #0
 8008a4c:	6031      	str	r1, [r6, #0]
 8008a4e:	602b      	str	r3, [r5, #0]
 8008a50:	b016      	add	sp, #88	; 0x58
 8008a52:	bd70      	pop	{r4, r5, r6, pc}
 8008a54:	466a      	mov	r2, sp
 8008a56:	f000 f849 	bl	8008aec <_fstat_r>
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	dbed      	blt.n	8008a3a <__swhatbuf_r+0x12>
 8008a5e:	9901      	ldr	r1, [sp, #4]
 8008a60:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008a64:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008a68:	4259      	negs	r1, r3
 8008a6a:	4159      	adcs	r1, r3
 8008a6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a70:	e7eb      	b.n	8008a4a <__swhatbuf_r+0x22>

08008a72 <__smakebuf_r>:
 8008a72:	898b      	ldrh	r3, [r1, #12]
 8008a74:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a76:	079d      	lsls	r5, r3, #30
 8008a78:	4606      	mov	r6, r0
 8008a7a:	460c      	mov	r4, r1
 8008a7c:	d507      	bpl.n	8008a8e <__smakebuf_r+0x1c>
 8008a7e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a82:	6023      	str	r3, [r4, #0]
 8008a84:	6123      	str	r3, [r4, #16]
 8008a86:	2301      	movs	r3, #1
 8008a88:	6163      	str	r3, [r4, #20]
 8008a8a:	b002      	add	sp, #8
 8008a8c:	bd70      	pop	{r4, r5, r6, pc}
 8008a8e:	ab01      	add	r3, sp, #4
 8008a90:	466a      	mov	r2, sp
 8008a92:	f7ff ffc9 	bl	8008a28 <__swhatbuf_r>
 8008a96:	9900      	ldr	r1, [sp, #0]
 8008a98:	4605      	mov	r5, r0
 8008a9a:	4630      	mov	r0, r6
 8008a9c:	f7fe feb8 	bl	8007810 <_malloc_r>
 8008aa0:	b948      	cbnz	r0, 8008ab6 <__smakebuf_r+0x44>
 8008aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aa6:	059a      	lsls	r2, r3, #22
 8008aa8:	d4ef      	bmi.n	8008a8a <__smakebuf_r+0x18>
 8008aaa:	f023 0303 	bic.w	r3, r3, #3
 8008aae:	f043 0302 	orr.w	r3, r3, #2
 8008ab2:	81a3      	strh	r3, [r4, #12]
 8008ab4:	e7e3      	b.n	8008a7e <__smakebuf_r+0xc>
 8008ab6:	89a3      	ldrh	r3, [r4, #12]
 8008ab8:	6020      	str	r0, [r4, #0]
 8008aba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008abe:	6120      	str	r0, [r4, #16]
 8008ac0:	81a3      	strh	r3, [r4, #12]
 8008ac2:	9b00      	ldr	r3, [sp, #0]
 8008ac4:	6163      	str	r3, [r4, #20]
 8008ac6:	9b01      	ldr	r3, [sp, #4]
 8008ac8:	b15b      	cbz	r3, 8008ae2 <__smakebuf_r+0x70>
 8008aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ace:	4630      	mov	r0, r6
 8008ad0:	f000 f81e 	bl	8008b10 <_isatty_r>
 8008ad4:	b128      	cbz	r0, 8008ae2 <__smakebuf_r+0x70>
 8008ad6:	89a3      	ldrh	r3, [r4, #12]
 8008ad8:	f023 0303 	bic.w	r3, r3, #3
 8008adc:	f043 0301 	orr.w	r3, r3, #1
 8008ae0:	81a3      	strh	r3, [r4, #12]
 8008ae2:	89a3      	ldrh	r3, [r4, #12]
 8008ae4:	431d      	orrs	r5, r3
 8008ae6:	81a5      	strh	r5, [r4, #12]
 8008ae8:	e7cf      	b.n	8008a8a <__smakebuf_r+0x18>
	...

08008aec <_fstat_r>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	2300      	movs	r3, #0
 8008af0:	4d06      	ldr	r5, [pc, #24]	; (8008b0c <_fstat_r+0x20>)
 8008af2:	4604      	mov	r4, r0
 8008af4:	4608      	mov	r0, r1
 8008af6:	4611      	mov	r1, r2
 8008af8:	602b      	str	r3, [r5, #0]
 8008afa:	f7f9 fad2 	bl	80020a2 <_fstat>
 8008afe:	1c43      	adds	r3, r0, #1
 8008b00:	d102      	bne.n	8008b08 <_fstat_r+0x1c>
 8008b02:	682b      	ldr	r3, [r5, #0]
 8008b04:	b103      	cbz	r3, 8008b08 <_fstat_r+0x1c>
 8008b06:	6023      	str	r3, [r4, #0]
 8008b08:	bd38      	pop	{r3, r4, r5, pc}
 8008b0a:	bf00      	nop
 8008b0c:	200005a8 	.word	0x200005a8

08008b10 <_isatty_r>:
 8008b10:	b538      	push	{r3, r4, r5, lr}
 8008b12:	2300      	movs	r3, #0
 8008b14:	4d05      	ldr	r5, [pc, #20]	; (8008b2c <_isatty_r+0x1c>)
 8008b16:	4604      	mov	r4, r0
 8008b18:	4608      	mov	r0, r1
 8008b1a:	602b      	str	r3, [r5, #0]
 8008b1c:	f7f9 fac6 	bl	80020ac <_isatty>
 8008b20:	1c43      	adds	r3, r0, #1
 8008b22:	d102      	bne.n	8008b2a <_isatty_r+0x1a>
 8008b24:	682b      	ldr	r3, [r5, #0]
 8008b26:	b103      	cbz	r3, 8008b2a <_isatty_r+0x1a>
 8008b28:	6023      	str	r3, [r4, #0]
 8008b2a:	bd38      	pop	{r3, r4, r5, pc}
 8008b2c:	200005a8 	.word	0x200005a8

08008b30 <_init>:
 8008b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b32:	bf00      	nop
 8008b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b36:	bc08      	pop	{r3}
 8008b38:	469e      	mov	lr, r3
 8008b3a:	4770      	bx	lr

08008b3c <_fini>:
 8008b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b3e:	bf00      	nop
 8008b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b42:	bc08      	pop	{r3}
 8008b44:	469e      	mov	lr, r3
 8008b46:	4770      	bx	lr
