DAC-bp-1 | Equivalence checking using cuts and heaps | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-1 Equivalence checking using cuts and heaps | 
DAC-bp-2 | Wire segmenting for improved buffer insertion | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-2 Wire segmenting for improved buffer insertion | 
DAC-bp-3 | An efficient implementation of reactivity for modeling hardware in the scenic design environment | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-3 An efficient implementation of reactivity for modeling hardware in the scenic design environment | 
DAC-bp-4 | An improved algorithm for minimum-area retiming | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-4 An improved algorithm for minimum-area retiming | 
DAC-bp-5 | Computer-aided design of free-space opto-electronic systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-5 Computer-aided design of free-space opto-electronic systems | 
DAC-bp-6 | I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-6 I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor. | 
DAC-bp-7 | Characterization and parameterized random generation of digital circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-7 Characterization and parameterized random generation of digital circuits | 
DAC-bp-8 | Verification of asynchronous circuits using time Petri net unfolding | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-8 Verification of asynchronous circuits using time Petri net unfolding | 
DAC-bp-9 | Coverage estimation for symbolic model checking | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-9 Coverage estimation for symbolic model checking | 
DAC-bp-10 | Coverage estimation for symbolic model checking | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-10 Coverage estimation for symbolic model checking | 
DAC-bp-11 | Multilevel <italic>k</italic>-way hypergraph partitioning | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-11 Multilevel <italic>k</italic>-way hypergraph partitioning | 
DAC-bp-12 | Reducing cross-coupling among interconnect wires in deep-submicron datapath design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-12 Reducing cross-coupling among interconnect wires in deep-submicron datapath design | 
DAC-bp-13 | Common-case computation: a high-level technique for power and performance optimization | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-13 Common-case computation: a high-level technique for power and performance optimization | 
DAC-bp-14 | Improving the test quality for scan-based BIST using a general test application scheme | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-14 Improving the test quality for scan-based BIST using a general test application scheme | 
DAC-bp-15 | OCCOM: efficient computation of observability-based code coverage metrics for functional verification | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-15 OCCOM: efficient computation of observability-based code coverage metrics for functional verification | 
DAC-bp-16 | A decision procedure for bit-vector arithmetic | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-16 A decision procedure for bit-vector arithmetic | 
DAC-bp-17 | Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor—the DEC Alpha 21264 microprocessor | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-17 Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor—the DEC Alpha 21264 microprocessor | 
DAC-bp-18 | Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor—the DEC Alpha 21264 microprocessor | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-18 Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor—the DEC Alpha 21264 microprocessor | 
DAC-bp-19 | A fast hierarchical algorithm for 3-D capacitance extraction | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-19 A fast hierarchical algorithm for 3-D capacitance extraction | 
DAC-bp-20 | Guaranteed passive balancing transformations for model order reduction | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-20 Guaranteed passive balancing transformations for model order reduction | 
DAC-bp-21 | Guaranteed passive balancing transformations for model order reduction | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-21 Guaranteed passive balancing transformations for model order reduction | 
DAC-bp-22 | A universal technique for fast and flexible instruction-set architecture simulation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-22 A universal technique for fast and flexible instruction-set architecture simulation | 
DAC-bp-23 | Remembrance of circuits past: macromodeling by data mining in large analog design spaces | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-23 Remembrance of circuits past: macromodeling by data mining in large analog design spaces | 
DAC-bp-24 | Automatic application-specific instruction-set extensions under microarchitectural constraints | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-24 Automatic application-specific instruction-set extensions under microarchitectural constraints | 
DAC-bp-25 | Optimal voltage allocation techniques for dynamically variable voltage processors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-25 Optimal voltage allocation techniques for dynamically variable voltage processors | 
DAC-bp-26 | Death, taxes and failing chips | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-26 Death, taxes and failing chips | 
DAC-bp-27 | Random walks in a supply network | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-27 Random walks in a supply network | 
DAC-bp-28 | NORM: compact model order reduction of weakly nonlinear systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-28 NORM: compact model order reduction of weakly nonlinear systems | 
DAC-bp-29 | The synthesis of cyclic combinational circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-29 The synthesis of cyclic combinational circuits | 
DAC-bp-30 | Low-energy intra-task voltage scheduling using static timing analysis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-30 Low-energy intra-task voltage scheduling using static timing analysis | 
DAC-bp-31 | To split or to conjoin: the question in image computation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-31 To split or to conjoin: the question in image computation | 
DAC-bp-32 | On-chip inductance modeling and analysis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-32 On-chip inductance modeling and analysis | 
DAC-bp-33 | A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-33 A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation | 
DAC-bp-34 | Cha : Engineering an e cient SAT solver | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-34 Cha : Engineering an e cient SAT solver | 
DAC-bp-35 | Dynamic management of scratch-pad memory space | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-35 Dynamic management of scratch-pad memory space | 
DAC-bp-36 | Energy efficient fixed - priority scheduling for real - time systems on voltage variable processors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-36 Energy efficient fixed - priority scheduling for real - time systems on voltage variable processors | 
DAC-bp-37 | A practical methodology for early buffer and wire resource allocation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-37 A practical methodology for early buffer and wire resource allocation | 
DAC-bp-38 | Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-38 Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects | 
DAC-bp-39 | Overview of the MPSoC design challenge | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-39 Overview of the MPSoC design challenge | 
DAC-bp-40 | Statistical analysis of SRAM cell stability | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-40 Statistical analysis of SRAM cell stability | 
DAC-bp-41 | A multi-port current source model for multiple-input switching effects in CMOS library cells | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-41 A multi-port current source model for multiple-input switching effects in CMOS library cells | 
DAC-bp-42 | Thousand Core ChipsA Technology Perspective | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-42 Thousand Core ChipsA Technology Perspective | 
DAC-bp-43 | Physical Unclonable Functions for Device Authentication and Secret Key Generation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-43 Physical Unclonable Functions for Device Authentication and Secret Key Generation | 
DAC-bp-44 | The Impact of NBTI on the Performance of Combinational and Sequential Circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-44 The Impact of NBTI on the Performance of Combinational and Sequential Circuits | 
DAC-bp-45 | Period optimization for hard real-time distributed automotive systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-45 Period optimization for hard real-time distributed automotive systems | 
DAC-bp-46 | Interdependent latch setup/hold time characterization via Euler-Newton curve tracing on state-transition equations | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-46 Interdependent latch setup/hold time characterization via Euler-Newton curve tracing on state-transition equations | 
DAC-bp-47 | First-order incremental block-based statistical timing analysis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-47 First-order incremental block-based statistical timing analysis | 
DAC-bp-48 | Leakage aware dynamic voltage scaling for real-time embedded systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-48 Leakage aware dynamic voltage scaling for real-time embedded systems | 
DAC-bp-49 | Coding for system-on-chip networks: a unified framework | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-49 Coding for system-on-chip networks: a unified framework | 
DAC-bp-50 | A recursive paradigm to solve Boolean relations | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-50 A recursive paradigm to solve Boolean relations | 
DAC-bp-51 | Secure scan: a design-for-test architecture for crypto chips | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-51 Secure scan: a design-for-test architecture for crypto chips | 
DAC-bp-52 | Power-aware placement | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-52 Power-aware placement | 
DAC-bp-53 | FPGA technology mapping: a study of optimality | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-53 FPGA technology mapping: a study of optimality | 
DAC-bp-54 | Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-54 Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems. | 
DAC-bp-55 | Computing with Hybrid CMOS/STO Circuits. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-55 Computing with Hybrid CMOS/STO Circuits. | 
DAC-bp-56 | Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-56 Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications. | 
DAC-bp-57 | IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-57 IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors | 
DAC-bp-58 | Exploring locking &amp; partitioning for predictable shared caches on multi-cores | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-58 Exploring locking &amp; partitioning for predictable shared caches on multi-cores | 
DAC-bp-59 | Variation-adaptive feedback control for networks-on-chip with multiple clock domains | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-59 Variation-adaptive feedback control for networks-on-chip with multiple clock domains | 
DAC-bp-60 | WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-60 WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines | 
DAC-bp-61 | Circuit techniques for dynamic variation tolerance | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-61 Circuit techniques for dynamic variation tolerance | 
DAC-bp-62 | Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-62 Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability | 
DAC-bp-63 | Regression verification | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-63 Regression verification | 
DAC-bp-64 | A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-64 A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian | 
DAC-bp-65 | Automatic stability checking for large linear analog integrated circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-65 Automatic stability checking for large linear analog integrated circuits | 
DAC-bp-66 | Proceedings of the 48th Design Automation Conference, DAC 2011, San Diego, California, USA, June 5-10, 2011 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-66 Proceedings of the 48th Design Automation Conference, DAC 2011, San Diego, California, USA, June 5-10, 2011 | 
DAC-bp-67 | Stochastic computation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-67 Stochastic computation | 
DAC-bp-68 | Medical cyber physical systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-68 Medical cyber physical systems | 
DAC-bp-69 | Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-69 Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference | 
DAC-bp-70 | Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-70 Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power. | 
DAC-bp-71 | HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-71 HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors. | 
DAC-bp-72 | The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-72 The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013 | 
DAC-bp-73 | Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-73 Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology | 
DAC-bp-74 | Big.LITTLE system architecture from ARM: saving power through heterogeneous multiprocessing and task context migration. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-74 Big.LITTLE system architecture from ARM: saving power through heterogeneous multiprocessing and task context migration. | 
DAC-bp-75 | The 49th Annual Design Automation Conference 2012, DAC '12, San Francisco, CA, USA, June 3-7, 2012 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=DAC-bp-75 The 49th Annual Design Automation Conference 2012, DAC '12, San Francisco, CA, USA, June 3-7, 2012 | 
