C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt"   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synlog\report\Project2_LUT_premap.xml"  -oedif  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.edf"  -conchk_prepass  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT_cck.rpt"   -autoconstraint  -freq 1.000   "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_prem.srd"  -qsap  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.sap"  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -ologparam  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\syntmp\Project2_LUT.plg"  -osyn  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_prem.srd"  -prjdir  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\"  -prjname  Project2_LUT_syn  -log  "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synlog\Project2_LUT_premap.srr" 
rc:0 success:1 runtime:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.edf|io:o|time:0|size:0|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT_cck.rpt|io:o|time:1737475299|size:1995|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_mult.srs|io:i|time:1737475299|size:1237|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_prem.srd|io:o|time:1737475299|size:1411|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.sap|io:o|time:1737475299|size:125|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1737423839|size:224837|exec:0
file:"C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\syntmp\Project2_LUT.plg"|io:o|time:0|size:0|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_prem.srd|io:o|time:1737475299|size:1411|exec:0
file:C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synlog\Project2_LUT_premap.srr|io:o|time:1737475299|size:3098|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1737423836|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1737423837|size:32355840|exec:1
