/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  reg [23:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [13:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = { in_data[126:114], celloutsig_1_2z, celloutsig_1_1z } + { in_data[116:103], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_9z = in_data[37:24] + { celloutsig_0_0z[7:0], celloutsig_0_7z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2:0], celloutsig_1_2z } & in_data[145:140];
  assign celloutsig_0_5z = { celloutsig_0_4z[3:2], celloutsig_0_1z } & celloutsig_0_2z[4:0];
  assign celloutsig_0_28z = { celloutsig_0_12z[19:18], celloutsig_0_22z } & { celloutsig_0_4z[3:2], celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_0z[10:8] === celloutsig_0_1z;
  assign celloutsig_1_5z = { celloutsig_1_3z[6:4], celloutsig_1_2z } === celloutsig_1_3z[7:2];
  assign celloutsig_1_11z = { celloutsig_1_2z[2:1], celloutsig_1_6z, celloutsig_1_7z } === in_data[151:148];
  assign celloutsig_0_16z = celloutsig_0_12z[7:2] === celloutsig_0_12z[20:15];
  assign celloutsig_0_8z = in_data[64:54] <= celloutsig_0_4z[13:3];
  assign celloutsig_1_7z = { in_data[99:97], celloutsig_1_1z } && { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_22z = celloutsig_0_18z[10:7] && celloutsig_0_19z[9:6];
  assign celloutsig_0_0z = in_data[28:15] % { 1'h1, in_data[46:34] };
  assign celloutsig_1_3z = { in_data[148:141], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_19z = celloutsig_0_18z % { 1'h1, celloutsig_0_9z[12:0] };
  assign celloutsig_0_2z = in_data[34:23] % { 1'h1, celloutsig_0_0z[12:8], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_27z, celloutsig_0_2z } % { 1'h1, celloutsig_0_28z[0], celloutsig_0_19z };
  assign celloutsig_1_10z = - { celloutsig_1_9z[3:2], celloutsig_1_4z };
  assign celloutsig_0_6z = - { celloutsig_0_4z[11:9], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[157:145], celloutsig_1_0z, celloutsig_1_0z } !== in_data[146:132];
  assign celloutsig_1_6z = celloutsig_1_2z[0] & celloutsig_1_4z[2];
  assign celloutsig_1_19z = celloutsig_1_5z & celloutsig_1_7z;
  assign celloutsig_1_0z = in_data[158] & in_data[116];
  assign celloutsig_0_29z = | celloutsig_0_4z[13:2];
  assign celloutsig_0_4z = { celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_2z } <<< { celloutsig_0_1z[1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_1z } <<< { celloutsig_0_7z[2:1], celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_9z[7:1], celloutsig_0_5z } <<< celloutsig_0_9z[11:0];
  assign celloutsig_0_1z = in_data[6:4] <<< in_data[76:74];
  assign celloutsig_0_14z = celloutsig_0_5z <<< celloutsig_0_0z[6:2];
  assign celloutsig_0_15z = { celloutsig_0_4z[7:4], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z } <<< { celloutsig_0_12z[19:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_0z[7:2] >>> celloutsig_0_4z[12:7];
  assign celloutsig_0_27z = { in_data[76:74], celloutsig_0_16z } >>> celloutsig_0_4z[10:7];
  always_latch
    if (clkin_data[128]) celloutsig_1_18z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 24'h000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_18z = celloutsig_0_15z[18:5];
  assign { out_data[137:128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
