DECL|CYRET_BAD_DATA|macro|CYRET_BAD_DATA
DECL|CYRET_BAD_PARAM|macro|CYRET_BAD_PARAM
DECL|CYRET_CANCELED|macro|CYRET_CANCELED
DECL|CYRET_EMPTY|macro|CYRET_EMPTY
DECL|CYRET_FINISHED|macro|CYRET_FINISHED
DECL|CYRET_INVALID_OBJECT|macro|CYRET_INVALID_OBJECT
DECL|CYRET_INVALID_STATE|macro|CYRET_INVALID_STATE
DECL|CYRET_LOCKED|macro|CYRET_LOCKED
DECL|CYRET_MEMORY|macro|CYRET_MEMORY
DECL|CYRET_STARTED|macro|CYRET_STARTED
DECL|CYRET_SUCCESS|macro|CYRET_SUCCESS
DECL|CYRET_TIMEOUT|macro|CYRET_TIMEOUT
DECL|CYRET_UNKNOWN|macro|CYRET_UNKNOWN
DECL|CY_ALIGN|macro|CY_ALIGN
DECL|CY_ALIGN|macro|CY_ALIGN
DECL|CY_ALIGN|macro|CY_ALIGN
DECL|CY_ALIGN|macro|CY_ALIGN
DECL|CY_ARM_FAULT_DEBUG_DISABLED|macro|CY_ARM_FAULT_DEBUG_DISABLED
DECL|CY_ARM_FAULT_DEBUG_ENABLED|macro|CY_ARM_FAULT_DEBUG_ENABLED
DECL|CY_ARM_FAULT_DEBUG|macro|CY_ARM_FAULT_DEBUG
DECL|CY_ASSERT_CLASS_1|macro|CY_ASSERT_CLASS_1
DECL|CY_ASSERT_CLASS_2|macro|CY_ASSERT_CLASS_2
DECL|CY_ASSERT_CLASS_3|macro|CY_ASSERT_CLASS_3
DECL|CY_ASSERT_L1|macro|CY_ASSERT_L1
DECL|CY_ASSERT_L1|macro|CY_ASSERT_L1
DECL|CY_ASSERT_L1|macro|CY_ASSERT_L1
DECL|CY_ASSERT_L2|macro|CY_ASSERT_L2
DECL|CY_ASSERT_L2|macro|CY_ASSERT_L2
DECL|CY_ASSERT_L2|macro|CY_ASSERT_L2
DECL|CY_ASSERT_L3|macro|CY_ASSERT_L3
DECL|CY_ASSERT_L3|macro|CY_ASSERT_L3
DECL|CY_ASSERT_L3|macro|CY_ASSERT_L3
DECL|CY_ASSERT_LEVEL|macro|CY_ASSERT_LEVEL
DECL|CY_ASSERT|macro|CY_ASSERT
DECL|CY_ASSERT|macro|CY_ASSERT
DECL|CY_CPU_CORTEX_M0P|macro|CY_CPU_CORTEX_M0P
DECL|CY_CPU_CORTEX_M4|macro|CY_CPU_CORTEX_M4
DECL|CY_DELAY_MS_OVERFLOW|macro|CY_DELAY_MS_OVERFLOW
DECL|CY_FPSCR_IDC_Msk|macro|CY_FPSCR_IDC_Msk
DECL|CY_FPSCR_IXC_Msk|macro|CY_FPSCR_IXC_Msk
DECL|CY_FPSCR_Pos|macro|CY_FPSCR_Pos
DECL|CY_GET_REG16|macro|CY_GET_REG16
DECL|CY_GET_REG24|macro|CY_GET_REG24
DECL|CY_GET_REG32|macro|CY_GET_REG32
DECL|CY_GET_REG8|macro|CY_GET_REG8
DECL|CY_HI16|macro|CY_HI16
DECL|CY_HI8|macro|CY_HI8
DECL|CY_IPC_DATA_FOR_CM4_SOFT_RESET|macro|CY_IPC_DATA_FOR_CM4_SOFT_RESET
DECL|CY_LO16|macro|CY_LO16
DECL|CY_LO8|macro|CY_LO8
DECL|CY_LR_Pos|macro|CY_LR_Pos
DECL|CY_MAX_FILE_NAME_SIZE|macro|CY_MAX_FILE_NAME_SIZE
DECL|CY_NOINIT|macro|CY_NOINIT
DECL|CY_NOINIT|macro|CY_NOINIT
DECL|CY_NOINIT|macro|CY_NOINIT
DECL|CY_NOINLINE|macro|CY_NOINLINE
DECL|CY_NOINLINE|macro|CY_NOINLINE
DECL|CY_NOINLINE|macro|CY_NOINLINE
DECL|CY_PC_Pos|macro|CY_PC_Pos
DECL|CY_PDL_DRV_ID|macro|CY_PDL_DRV_ID
DECL|CY_PDL_MODULE_ID_Msk|macro|CY_PDL_MODULE_ID_Msk
DECL|CY_PDL_MODULE_ID_Pos|macro|CY_PDL_MODULE_ID_Pos
DECL|CY_PDL_STATUS_CODE_Pos|macro|CY_PDL_STATUS_CODE_Pos
DECL|CY_PDL_STATUS_ERROR|macro|CY_PDL_STATUS_ERROR
DECL|CY_PDL_STATUS_INFO|macro|CY_PDL_STATUS_INFO
DECL|CY_PDL_STATUS_TYPE_Pos|macro|CY_PDL_STATUS_TYPE_Pos
DECL|CY_PDL_STATUS_WARNING|macro|CY_PDL_STATUS_WARNING
DECL|CY_PRAGMA|macro|CY_PRAGMA
DECL|CY_PSR_Pos|macro|CY_PSR_Pos
DECL|CY_R0_Pos|macro|CY_R0_Pos
DECL|CY_R12_Pos|macro|CY_R12_Pos
DECL|CY_R1_Pos|macro|CY_R1_Pos
DECL|CY_R2_Pos|macro|CY_R2_Pos
DECL|CY_R3_Pos|macro|CY_R3_Pos
DECL|CY_REG16_CLR_SET|macro|CY_REG16_CLR_SET
DECL|CY_REG32_CLR_SET|macro|CY_REG32_CLR_SET
DECL|CY_REG8_CLR_SET|macro|CY_REG8_CLR_SET
DECL|CY_RET_BAD_DATA|macro|CY_RET_BAD_DATA
DECL|CY_RET_BAD_PARAM|macro|CY_RET_BAD_PARAM
DECL|CY_RET_CANCELED|macro|CY_RET_CANCELED
DECL|CY_RET_EMPTY|macro|CY_RET_EMPTY
DECL|CY_RET_FINISHED|macro|CY_RET_FINISHED
DECL|CY_RET_INVALID_OBJECT|macro|CY_RET_INVALID_OBJECT
DECL|CY_RET_INVALID_STATE|macro|CY_RET_INVALID_STATE
DECL|CY_RET_LOCKED|macro|CY_RET_LOCKED
DECL|CY_RET_MEMORY|macro|CY_RET_MEMORY
DECL|CY_RET_STARTED|macro|CY_RET_STARTED
DECL|CY_RET_SUCCESS|macro|CY_RET_SUCCESS
DECL|CY_RET_TIMEOUT|macro|CY_RET_TIMEOUT
DECL|CY_RET_UNKNOWN|macro|CY_RET_UNKNOWN
DECL|CY_S0_Pos|macro|CY_S0_Pos
DECL|CY_S10_Pos|macro|CY_S10_Pos
DECL|CY_S11_Pos|macro|CY_S11_Pos
DECL|CY_S12_Pos|macro|CY_S12_Pos
DECL|CY_S13_Pos|macro|CY_S13_Pos
DECL|CY_S14_Pos|macro|CY_S14_Pos
DECL|CY_S15_Pos|macro|CY_S15_Pos
DECL|CY_S1_Pos|macro|CY_S1_Pos
DECL|CY_S2_Pos|macro|CY_S2_Pos
DECL|CY_S3_Pos|macro|CY_S3_Pos
DECL|CY_S4_Pos|macro|CY_S4_Pos
DECL|CY_S5_Pos|macro|CY_S5_Pos
DECL|CY_S6_Pos|macro|CY_S6_Pos
DECL|CY_S7_Pos|macro|CY_S7_Pos
DECL|CY_S8_Pos|macro|CY_S8_Pos
DECL|CY_S9_Pos|macro|CY_S9_Pos
DECL|CY_SECTION|macro|CY_SECTION
DECL|CY_SECTION|macro|CY_SECTION
DECL|CY_SECTION|macro|CY_SECTION
DECL|CY_SET_REG16|macro|CY_SET_REG16
DECL|CY_SET_REG24|macro|CY_SET_REG24
DECL|CY_SET_REG32|macro|CY_SET_REG32
DECL|CY_SET_REG8|macro|CY_SET_REG8
DECL|CY_SWAP_ENDIAN16|macro|CY_SWAP_ENDIAN16
DECL|CY_SWAP_ENDIAN32|macro|CY_SWAP_ENDIAN32
DECL|CY_SWAP_ENDIAN64|macro|CY_SWAP_ENDIAN64
DECL|CY_SYSLIB_BAD_PARAM|enumerator|CY_SYSLIB_BAD_PARAM = CY_SYSLIB_ID | CY_PDL_STATUS_ERROR | 0x01UL, /**< The bad parameter status code */
DECL|CY_SYSLIB_DEVICE_PSOC6ABLE2|macro|CY_SYSLIB_DEVICE_PSOC6ABLE2
DECL|CY_SYSLIB_DEVICE_REV_0A|macro|CY_SYSLIB_DEVICE_REV_0A
DECL|CY_SYSLIB_DRV_VERSION_MAJOR|macro|CY_SYSLIB_DRV_VERSION_MAJOR
DECL|CY_SYSLIB_DRV_VERSION_MINOR|macro|CY_SYSLIB_DRV_VERSION_MINOR
DECL|CY_SYSLIB_ID|macro|CY_SYSLIB_ID
DECL|CY_SYSLIB_INVALID_STATE|enumerator|CY_SYSLIB_INVALID_STATE = CY_SYSLIB_ID | CY_PDL_STATUS_ERROR | 0x03UL, /**< The invalid state status code */
DECL|CY_SYSLIB_RESET_ACT_FAULT|macro|CY_SYSLIB_RESET_ACT_FAULT
DECL|CY_SYSLIB_RESET_CSV_WCO_LOSS|macro|CY_SYSLIB_RESET_CSV_WCO_LOSS
DECL|CY_SYSLIB_RESET_DPSLP_FAULT|macro|CY_SYSLIB_RESET_DPSLP_FAULT
DECL|CY_SYSLIB_RESET_HFCLK_ERR|macro|CY_SYSLIB_RESET_HFCLK_ERR
DECL|CY_SYSLIB_RESET_HFCLK_LOSS|macro|CY_SYSLIB_RESET_HFCLK_LOSS
DECL|CY_SYSLIB_RESET_HIB_WAKEUP|macro|CY_SYSLIB_RESET_HIB_WAKEUP
DECL|CY_SYSLIB_RESET_HWWDT|macro|CY_SYSLIB_RESET_HWWDT
DECL|CY_SYSLIB_RESET_SOFT|macro|CY_SYSLIB_RESET_SOFT
DECL|CY_SYSLIB_RESET_SWWDT0|macro|CY_SYSLIB_RESET_SWWDT0
DECL|CY_SYSLIB_RESET_SWWDT1|macro|CY_SYSLIB_RESET_SWWDT1
DECL|CY_SYSLIB_RESET_SWWDT2|macro|CY_SYSLIB_RESET_SWWDT2
DECL|CY_SYSLIB_RESET_SWWDT3|macro|CY_SYSLIB_RESET_SWWDT3
DECL|CY_SYSLIB_SUCCESS|enumerator|CY_SYSLIB_SUCCESS = 0x00UL, /**< The success status code */
DECL|CY_SYSLIB_TIMEOUT|enumerator|CY_SYSLIB_TIMEOUT = CY_SYSLIB_ID | CY_PDL_STATUS_ERROR | 0x02UL, /**< The time out status code */
DECL|CY_SYSLIB_UNKNOWN|enumerator|CY_SYSLIB_UNKNOWN = CY_SYSLIB_ID | CY_PDL_STATUS_ERROR | 0xFFUL /**< Unknown status code */
DECL|CY_UNIQUE_ID_DIE_LOT_0_Pos|macro|CY_UNIQUE_ID_DIE_LOT_0_Pos
DECL|CY_UNIQUE_ID_DIE_LOT_1_Pos|macro|CY_UNIQUE_ID_DIE_LOT_1_Pos
DECL|CY_UNIQUE_ID_DIE_LOT_2_Pos|macro|CY_UNIQUE_ID_DIE_LOT_2_Pos
DECL|CY_UNIQUE_ID_DIE_MINOR_Pos|macro|CY_UNIQUE_ID_DIE_MINOR_Pos
DECL|CY_UNIQUE_ID_DIE_SORT_Pos|macro|CY_UNIQUE_ID_DIE_SORT_Pos
DECL|CY_UNIQUE_ID_DIE_WAFER_Pos|macro|CY_UNIQUE_ID_DIE_WAFER_Pos
DECL|CY_UNIQUE_ID_DIE_X_Pos|macro|CY_UNIQUE_ID_DIE_X_Pos
DECL|CY_UNIQUE_ID_DIE_YEAR_Pos|macro|CY_UNIQUE_ID_DIE_YEAR_Pos
DECL|CY_UNIQUE_ID_DIE_Y_Pos|macro|CY_UNIQUE_ID_DIE_Y_Pos
DECL|CY_UNUSED|macro|CY_UNUSED
DECL|CY_UNUSED|macro|CY_UNUSED
DECL|CY_UNUSED|macro|CY_UNUSED
DECL|CyDelayCycles|macro|CyDelayCycles
DECL|CyDelayUs|macro|CyDelayUs
DECL|CyDelay|macro|CyDelay
DECL|CyEnterCriticalSection|macro|CyEnterCriticalSection
DECL|CyExitCriticalSection|macro|CyExitCriticalSection
DECL|Cy_SysLib_GetDeviceRevision|function|__STATIC_INLINE uint8_t Cy_SysLib_GetDeviceRevision(void)
DECL|Cy_SysLib_GetDevice|function|__STATIC_INLINE uint16_t Cy_SysLib_GetDevice(void)
DECL|_BOOL2FLD|macro|_BOOL2FLD
DECL|_CLR_SET_FLD16U|macro|_CLR_SET_FLD16U
DECL|_CLR_SET_FLD32U|macro|_CLR_SET_FLD32U
DECL|_CLR_SET_FLD8U|macro|_CLR_SET_FLD8U
DECL|_CY_SYSLIB_H_|macro|_CY_SYSLIB_H_
DECL|_FLD2BOOL|macro|_FLD2BOOL
DECL|__fun|member|typedef union { cy_israddress __fun; void * __ptr; } cy_intvec_elem;
DECL|__fun|member|typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;
DECL|__ptr|member|typedef union { cy_israddress __fun; void * __ptr; } cy_intvec_elem;
DECL|__ptr|member|typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;
DECL|bfarValid|member|uint32_t bfarValid : 1; /**< Bus Fault - The bus fault address register valid flag */
DECL|bfar|member|uint32_t bfar; /**< BFAR register content */
DECL|busFaultAct|member|uint32_t busFaultAct : 1; /**< SHCSR - The BusFault exception active bit, reads as 1 if the exception is active */
DECL|busFaultEna|member|uint32_t busFaultEna : 1; /**< SHCSR - The BusFault enable bit, set to 1 to enable */
DECL|busFaultPended|member|uint32_t busFaultPended : 1; /**< SHCSR - The BusFault exception pending bit, reads as 1 if the exception is pending */
DECL|cfsrBits|member|cy_stc_fault_cfsr_t cfsrBits; /**< CFSR register content as a structure */
DECL|cfsrReg|member|uint32_t cfsrReg; /**< CFSR register content as a word */
DECL|cfsr|member|} cfsr;
DECL|char8|typedef|typedef char char8; /**< Alias to char for backward compatibility */
DECL|char_t|typedef|typedef char char_t; /**< Specific-length typedef for the basic numerical types of char */
DECL|cy_en_syslib_status_t|typedef|} cy_en_syslib_status_t;
DECL|cy_intvec_elem|typedef|typedef union { cy_israddress __fun; void * __ptr; } cy_intvec_elem;
DECL|cy_israddress|typedef|typedef void (* cy_israddress)(void); /**< Type of ISR callbacks */
DECL|cy_status|typedef|typedef uint32_t cy_status;
DECL|cy_stc_fault_cfsr_t|typedef|} cy_stc_fault_cfsr_t;
DECL|cy_stc_fault_frame_t|typedef|} cy_stc_fault_frame_t;
DECL|cy_stc_fault_hfsr_t|typedef|} cy_stc_fault_hfsr_t;
DECL|cy_stc_fault_shcsr_t|typedef|} cy_stc_fault_shcsr_t;
DECL|cyisraddress|typedef|typedef void (* cyisraddress)(void);
DECL|cystatus|typedef|typedef uint32_t cystatus;
DECL|daccViol|member|uint32_t daccViol : 1; /**< MemManage Fault - The data access violation flag */
DECL|debugEvt|member|uint32_t debugEvt : 1; /**< HFSR - Reserved for the debug use. */
DECL|divByZero|member|uint32_t divByZero : 1; /**< Usage Fault - Divide by zero */
DECL|float32_t|typedef|typedef float float32_t; /**< Specific-length typedef for the basic numerical types of float */
DECL|float32|typedef|typedef float float32; /**< Alias to float for backward compatibility */
DECL|float64_t|typedef|typedef double float64_t; /**< Specific-length typedef for the basic numerical types of double */
DECL|float64|typedef|typedef double float64; /**< Alias to double for backward compatibility */
DECL|forced|member|uint32_t forced : 1; /**< HFSR - Indicates a forced hard fault */
DECL|fpscr|member|uint32_t fpscr; /**< FPU FPSCR register content */
DECL|hfsrBits|member|cy_stc_fault_hfsr_t hfsrBits; /**< HFSR register content as a structure */
DECL|hfsrReg|member|uint32_t hfsrReg; /**< HFSR register content as a word */
DECL|hfsr|member|} hfsr;
DECL|iBusErr|member|uint32_t iBusErr : 1; /**< Bus Fault - The instruction bus error */
DECL|iaccViol|member|uint32_t iaccViol : 1; /**< MemManage Fault - The instruction access violation flag */
DECL|imprecisErr|member|uint32_t imprecisErr : 1; /**< Bus Fault - The imprecise data bus error */
DECL|int16|typedef|typedef int16_t int16; /**< Alias to int16_t for backward compatibility */
DECL|int32|typedef|typedef int32_t int32; /**< Alias to int32_t for backward compatibility */
DECL|int64|typedef|typedef int64_t int64; /**< Alias to int64_t for backward compatibility */
DECL|int8|typedef|typedef int8_t int8; /**< Alias to int8_t for backward compatibility */
DECL|intvec_elem|typedef|typedef union { cyisraddress __fun; void * __ptr; } intvec_elem;
DECL|invPC|member|uint32_t invPC : 1; /**< Usage Fault - An invalid PC */
DECL|invState|member|uint32_t invState : 1; /**< Usage Fault - The invalid state */
DECL|lr|member|uint32_t lr; /**< LR register content */
DECL|lspErr|member|uint32_t lspErr : 1; /**< Bus Fault - A bus fault occurred during the floating-point lazy state */
DECL|mStkErr|member|uint32_t mStkErr : 1; /**< MemManage Fault - MemManage fault on stacking for exception entry */
DECL|mUnstkErr|member|uint32_t mUnstkErr : 1; /**< MemManage Fault - Unstacking for a return from exception */
DECL|memFaultAct|member|uint32_t memFaultAct : 1; /**< SHCSR - The MemManage exception active bit, reads as 1 if the exception is active */
DECL|memFaultEna|member|uint32_t memFaultEna : 1; /**< SHCSR - The MemManage enable bit, set to 1 to enable */
DECL|memFaultPended|member|uint32_t memFaultPended : 1; /**< SHCSR - The MemManage exception pending bit, reads as 1 if the exception is pending */
DECL|mlspErr|member|uint32_t mlspErr : 1; /**< MemManage Fault - MemManage fault occurred during floating-point lazy state preservation */
DECL|mmarValid|member|uint32_t mmarValid : 1; /**< MemManage Fault - The MemManage Address register valid flag */
DECL|mmfar|member|uint32_t mmfar; /**< MMFAR register content */
DECL|monitorAct|member|uint32_t monitorAct : 1; /**< SHCSR - The debug monitor active bit, reads as 1 if the debug monitor is active */
DECL|noCP|member|uint32_t noCP : 1; /**< Usage Fault - No coprocessor */
DECL|pc|member|uint32_t pc; /**< PC register content */
DECL|pendSVAct|member|uint32_t pendSVAct : 1; /**< SHCSR - The PendSV exception active bit, reads as 1 if the exception is active */
DECL|precisErr|member|uint32_t precisErr : 1; /**< Bus Fault - The precise Data bus error */
DECL|psr|member|uint32_t psr; /**< PSR register content */
DECL|r0|member|uint32_t r0; /**< R0 register content */
DECL|r12|member|uint32_t r12; /**< R12 register content */
DECL|r1|member|uint32_t r1; /**< R1 register content */
DECL|r2|member|uint32_t r2; /**< R2 register content */
DECL|r3|member|uint32_t r3; /**< R3 register content */
DECL|reg16|typedef|typedef volatile uint16_t reg16; /**< Alias to uint16_t for backward compatibility */
DECL|reg32|typedef|typedef volatile uint32_t reg32; /**< Alias to uint32_t for backward compatibility */
DECL|reg8|typedef|typedef volatile uint8_t reg8; /**< Alias to uint8_t for backward compatibility */
DECL|reserved1|member|uint32_t reserved1 : 1; /**< Reserved */
DECL|reserved1|member|uint32_t reserved1 : 1; /**< Reserved. */
DECL|reserved1|member|uint32_t reserved1 : 1; /**< Reserved. */
DECL|reserved2|member|uint32_t reserved2 : 1; /**< Reserved */
DECL|reserved2|member|uint32_t reserved2 : 28; /**< Reserved. */
DECL|reserved2|member|uint32_t reserved2 : 3; /**< Reserved. */
DECL|reserved3|member|uint32_t reserved3 : 1; /**< Reserved */
DECL|reserved3|member|uint32_t reserved3 : 1; /**< Reserved. */
DECL|reserved4|member|uint32_t reserved4 : 13; /**< Reserved */
DECL|reserved4|member|uint32_t reserved4 : 4; /**< Reserved */
DECL|reserved5|member|uint32_t reserved5 : 6; /**< Reserved */
DECL|s0|member|uint32_t s0; /**< FPU S0 register content */
DECL|s10|member|uint32_t s10; /**< FPU S10 register content */
DECL|s11|member|uint32_t s11; /**< FPU S11 register content */
DECL|s12|member|uint32_t s12; /**< FPU S12 register content */
DECL|s13|member|uint32_t s13; /**< FPU S13 register content */
DECL|s14|member|uint32_t s14; /**< FPU S14 register content */
DECL|s15|member|uint32_t s15; /**< FPU S15 register content */
DECL|s1|member|uint32_t s1; /**< FPU S1 register content */
DECL|s2|member|uint32_t s2; /**< FPU S2 register content */
DECL|s3|member|uint32_t s3; /**< FPU S3 register content */
DECL|s4|member|uint32_t s4; /**< FPU S4 register content */
DECL|s5|member|uint32_t s5; /**< FPU S5 register content */
DECL|s6|member|uint32_t s6; /**< FPU S6 register content */
DECL|s7|member|uint32_t s7; /**< FPU S7 register content */
DECL|s8|member|uint32_t s8; /**< FPU S8 register content */
DECL|s9|member|uint32_t s9; /**< FPU S9 register content */
DECL|shcsrBits|member|cy_stc_fault_shcsr_t shcsrBits; /**< SHCSR register content as a structure */
DECL|shcsrReg|member|uint32_t shcsrReg; /**< SHCSR register content as a word */
DECL|shcsr|member|} shcsr;
DECL|stkErr|member|uint32_t stkErr : 1; /**< Bus Fault - Stacking for an exception entry has caused one or more bus faults */
DECL|svCallAct|member|uint32_t svCallAct : 1; /**< SHCSR - The SVCall active bit, reads as 1 if the SVC call is active */
DECL|svCallPended|member|uint32_t svCallPended : 1; /**< SHCSR - The SVCall pending bit, reads as 1 if the exception is pending */
DECL|sysTickAct|member|uint32_t sysTickAct : 1; /**< SHCSR - The SysTick exception active bit, reads as 1 if the exception is active */
DECL|uint16|typedef|typedef uint16_t uint16; /**< Alias to uint16_t for backward compatibility */
DECL|uint32|typedef|typedef uint32_t uint32; /**< Alias to uint32_t for backward compatibility */
DECL|uint64|typedef|typedef uint64_t uint64; /**< Alias to uint64_t for backward compatibility */
DECL|uint8|typedef|typedef uint8_t uint8; /**< Alias to uint8_t for backward compatibility */
DECL|unaligned|member|uint32_t unaligned : 1; /**< Usage Fault - Unaligned access */
DECL|undefInstr|member|uint32_t undefInstr : 1; /**< Usage Fault - An undefined instruction */
DECL|unstkErr|member|uint32_t unstkErr : 1; /**< Bus Fault - Unstacking for an exception return has caused one or more bus faults */
DECL|usgFaultAct|member|uint32_t usgFaultAct : 1; /**< SHCSR - The UsageFault exception active bit, reads as 1 if the exception is active */
DECL|usgFaultEna|member|uint32_t usgFaultEna : 1; /**< SHCSR - The UsageFault enable bit, set to 1 to enable */
DECL|usgFaultPended|member|uint32_t usgFaultPended : 1; /**< SHCSR - The UsageFault exception pending bit, reads as 1 if the exception is pending */
DECL|vectTbl|member|uint32_t vectTbl : 1; /**< HFSR - Indicates a bus fault on a vector table read during exception processing */
