// Seed: 285203093
module module_0;
  wire id_2;
  assign module_1.type_22 = 0;
  assign id_1 = id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output wire id_2,
    output uwire id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wand id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply1 void id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input supply0 id_15
);
  wire id_17;
  always id_8 = -1'h0;
  xor primCall (id_2, id_4, id_5, id_9);
  wire id_18, id_19;
  module_0 modCall_1 ();
endmodule
