$date
	Tue Oct 22 15:59:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RES_UPDNC_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RESETN $end
$var reg 1 $ UD $end
$var integer 32 % i [31:0] $end
$scope module test $end
$var wire 1 # clk $end
$var wire 1 " reset $end
$var wire 1 $ updn $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
1#
0"
bx !
$end
#10
0#
#20
b0 %
#40
b0 !
b0 &
1"
b1 %
#60
0"
b10 %
#80
1"
b11 %
#100
0"
b100 %
#120
1"
b101 %
#140
0"
b110 %
#160
1"
b111 %
#180
0"
b1000 %
#200
1"
b1001 %
#220
0"
b1010 %
#240
1"
b1011 %
#260
0"
b1100 %
#280
1"
b1101 %
#300
0"
b1110 %
#320
1"
b1111 %
#340
0"
b10000 %
#360
1"
b10001 %
#380
0"
b10010 %
#400
1"
b10011 %
#420
0"
b10100 %
#440
1"
b10101 %
#460
0"
b10110 %
#480
1"
b10111 %
#500
0"
b11000 %
#520
1"
b11001 %
#540
0"
b11010 %
#560
1"
b11011 %
#580
0"
b11100 %
#600
1"
b11101 %
#620
0"
b11110 %
#640
1"
b11111 %
#660
1$
0"
b0 %
#680
1"
b1 %
#700
0"
b10 %
#720
1"
b11 %
#740
0"
b100 %
#760
1"
b101 %
#780
0"
b110 %
#800
1"
b111 %
#820
0"
b1000 %
#840
1"
b1001 %
#860
0"
b1010 %
#880
1"
b1011 %
#900
0"
b1100 %
#920
1"
b1101 %
#940
0"
b1110 %
#960
1"
b1111 %
#980
0"
b10000 %
#1000
1"
b10001 %
#1020
0"
b10010 %
#1040
1"
b10011 %
#1060
0"
b10100 %
#1080
1"
b10101 %
#1100
0"
b10110 %
#1120
1"
b10111 %
#1140
0"
b11000 %
#1160
1"
b11001 %
#1180
0"
b11010 %
#1200
1"
b11011 %
#1220
0"
b11100 %
#1240
1"
b11101 %
#1260
0"
b11110 %
#1280
1"
b11111 %
#1300
0"
b100000 %
