/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [23:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [19:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_43z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [7:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = celloutsig_0_22z[10] ? celloutsig_0_30z[6] : celloutsig_0_24z;
  assign celloutsig_0_23z = celloutsig_0_17z ? celloutsig_0_2z[10] : celloutsig_0_18z[2];
  assign celloutsig_0_24z = celloutsig_0_4z[15] ? celloutsig_0_7z : celloutsig_0_18z[2];
  assign celloutsig_0_19z = ~(celloutsig_0_2z[1] & celloutsig_0_10z);
  assign celloutsig_0_14z = !(celloutsig_0_9z[6] ? celloutsig_0_12z[12] : celloutsig_0_8z[6]);
  assign celloutsig_0_17z = !(celloutsig_0_14z ? celloutsig_0_11z : celloutsig_0_3z[9]);
  assign celloutsig_0_11z = ~celloutsig_0_0z[0];
  assign celloutsig_0_35z = ~((celloutsig_0_8z[9] | celloutsig_0_13z) & celloutsig_0_1z[0]);
  assign celloutsig_1_17z = ~((celloutsig_1_6z[2] | celloutsig_1_6z[0]) & celloutsig_1_0z[0]);
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_1z[0]) & celloutsig_0_3z[6]);
  assign celloutsig_1_3z = celloutsig_1_1z[3:1] + celloutsig_1_1z[3:1];
  assign celloutsig_0_8z = { celloutsig_0_2z[9:5], celloutsig_0_1z, celloutsig_0_0z } + { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_30z = celloutsig_0_2z[8:2] + { celloutsig_0_12z[11:8], celloutsig_0_1z };
  assign celloutsig_0_59z = { celloutsig_0_30z[6:3], celloutsig_0_58z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_34z } & { celloutsig_0_43z[7:2], celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_0_6z = { celloutsig_0_2z[10:3], celloutsig_0_5z, celloutsig_0_5z } == in_data[12:3];
  assign celloutsig_0_33z = celloutsig_0_9z[9:1] >= { celloutsig_0_16z[4:3], celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_5z = { celloutsig_0_2z[10:4], celloutsig_0_1z } >= { celloutsig_0_2z[8:5], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:1], celloutsig_1_3z } >= celloutsig_1_4z[7:3];
  assign celloutsig_0_7z = { celloutsig_0_3z[5:2], celloutsig_0_0z } >= celloutsig_0_3z[10:1];
  assign celloutsig_1_12z = celloutsig_1_2z[12:7] >= { celloutsig_1_2z[20:19], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_8z[8:2] >= { celloutsig_0_2z[10], celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_12z[14:5] >= { celloutsig_0_3z[10], celloutsig_0_26z };
  assign celloutsig_1_13z = { celloutsig_1_2z[13], celloutsig_1_5z, celloutsig_1_3z } < { celloutsig_1_8z[8], celloutsig_1_1z };
  assign celloutsig_0_21z = celloutsig_0_9z[9] & ~(celloutsig_0_14z);
  assign celloutsig_0_3z = in_data[81:71] % { 1'h1, celloutsig_0_2z[9:0] };
  assign celloutsig_1_1z = in_data[111:108] % { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[185:183], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_12z } % { 1'h1, celloutsig_1_7z[5:3], celloutsig_1_7z[5:3], celloutsig_1_4z, celloutsig_1_17z };
  assign celloutsig_1_19z = { celloutsig_1_4z[3:1], celloutsig_1_4z } % { 1'h1, celloutsig_1_9z[6:4], celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_12z = { celloutsig_0_8z[12:0], celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[9:0], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_4z[14:3] % { 1'h1, celloutsig_0_8z[12:5], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_9z[11:4], celloutsig_0_17z } * celloutsig_0_12z[8:0];
  assign celloutsig_1_7z[6:3] = in_data[142] ? { celloutsig_1_5z, celloutsig_1_3z } : { celloutsig_1_4z[0], celloutsig_1_6z };
  assign celloutsig_0_4z = - { celloutsig_0_3z[5:4], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_4z = - { in_data[115:110], celloutsig_1_3z };
  assign celloutsig_1_8z = - { in_data[110:105], celloutsig_1_0z };
  assign celloutsig_1_9z = - celloutsig_1_2z[18:3];
  assign celloutsig_0_16z = - { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_2z[16:14] };
  assign celloutsig_1_14z = & celloutsig_1_7z[5:3];
  assign celloutsig_1_6z = celloutsig_1_2z[9:7] >> celloutsig_1_3z;
  assign celloutsig_1_15z = { celloutsig_1_3z[2:1], celloutsig_1_10z, celloutsig_1_13z } << { celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[29:24] <<< in_data[15:10];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[186:172], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_9z[11:5] ~^ in_data[125:119];
  assign celloutsig_0_1z = in_data[54:52] ~^ in_data[62:60];
  assign celloutsig_0_18z = celloutsig_0_2z[9:7] ~^ celloutsig_0_15z[3:1];
  assign celloutsig_0_2z = { celloutsig_0_1z[1:0], celloutsig_0_1z, celloutsig_0_0z } ~^ { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_22z[9:3], celloutsig_0_15z, celloutsig_0_19z } ~^ { in_data[17:8], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_34z = ~((celloutsig_0_33z & celloutsig_0_1z[2]) | celloutsig_0_28z[8]);
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[178:176];
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 12'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_9z = celloutsig_0_4z[12:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_22z = { celloutsig_0_12z[13:1], celloutsig_0_21z };
  assign { celloutsig_0_43z[7:2], celloutsig_0_43z[0] } = { celloutsig_0_8z[7:2], celloutsig_0_8z[0] } | { celloutsig_0_22z[9:4], celloutsig_0_35z };
  assign celloutsig_0_43z[1] = celloutsig_0_8z[1];
  assign celloutsig_1_7z[2:0] = celloutsig_1_7z[5:3];
  assign { out_data[144:128], out_data[107:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
