0.6
2018.3
Dec  7 2018
00:33:28
D:/Ex5_CPU/ALU_control/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v,1598911703,verilog,,D:/Ex5_CPU/ALU_control/tmp_edit_project.srcs/sim_1/new/ALU_control_tb.v,,ALU_control,,,,,,,,
D:/Ex5_CPU/ALU_control/tmp_edit_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Ex5_CPU/ALU_control/tmp_edit_project.srcs/sim_1/new/ALU_control_tb.v,1598911843,verilog,,,,ALU_control_tb,,,,,,,,
