--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.100 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.900 ns
From           : newUart:instTX1|dirTX
To             : UART_dTX1
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.700 ns
From           : UART_RX1
To             : uartRx:instRX1|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 51.81 MHz ( period = 19.300 ns )
From           : fifoF1:instFastFifo2|scfifo:scfifo_component|scfifo_7h31:auto_generated|a_dpfifo_el11:dpfifo|altdpram:FIFOram|q[7]~reg_wa4
To             : fullPacker:instPackerFull|orbWord[7]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 54.64 MHz ( period = 18.300 ns )
From           : newUart:instTX1|addr[2]
To             : answerLCS:instTempRQ|lpm_counter:shiftByte_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[4]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : newUart:instTX1|state.RQROM
To             : newUart:instTX1|rqRom
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 97

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 97

--------------------------------------------------------------------------------------

