#include "ops/linear/kernels/q5/q5_instances.cuh"
#include "ops/linear/kernels/q4/q4_instances.cuh"
#include "core/weight.h"
#include "ops/linear/split/q4_q5/shapes/n7168_n7168_k5120/launch.h"

#include "core/device.h"
#include "ops/common/numeric/math.h"
#include "ops/linear/kernels/q4/q4_sliced_k_launch.cuh"
#include "ops/linear/kernels/q4/q4_simt_launch.cuh"
#include "ops/linear/kernels/q4/q4_gemv_launch.cuh"
#include "ops/linear/kernels/q5/q5_simt_launch.cuh"
#include "ops/linear/kernels/q5/q5_gemv_launch.cuh"
#include "ops/linear/kernels/q5/q5_sliced_k_launch.cuh"

#include <cuda_bf16.h>

#include <cstdint>
#include <stdexcept>

namespace ninfer::ops::detail::linear_split::q4_q5_n7168_n7168_k5120 {
namespace {

constexpr std::int32_t kSplitRow = 6144;
constexpr std::int32_t kHidden   = 5120;

using SmallR8T4 = Q4A16SimtSchedule<8, 4, 1, 16, 2, Cache::ca, 1>;

void launch_q4_gemv(const Tensor& x, const Weight& weight, const Tensor& q, const Tensor& key,
                    cudaStream_t stream) {
    launch_q4_a16_gemv<q4_instances::GemvR1W8K5120>(
        q4_linear_operands(x, weight),
        LinearBf16SplitOutput2<kSplitRow>{
            {static_cast<__nv_bfloat16*>(q.data),
             static_cast<std::int64_t>(q.nb[1] / sizeof(__nv_bfloat16)), 0},
            {static_cast<__nv_bfloat16*>(key.data),
             static_cast<std::int64_t>(key.nb[1] / sizeof(__nv_bfloat16)), 0}},
        LinearIdentityEpilogue{}, stream);
}

template <class Schedule>
void launch_q4_simt(const Tensor& x, const Weight& weight, const Tensor& q, const Tensor& key,
                    cudaStream_t stream) {
    launch_q4_a16_simt<Schedule>(
        q4_linear_operands(x, weight),
        LinearBf16SplitOutput2<kSplitRow>{
            {static_cast<__nv_bfloat16*>(q.data),
             static_cast<std::int64_t>(q.nb[1] / sizeof(__nv_bfloat16)), 0},
            {static_cast<__nv_bfloat16*>(key.data),
             static_cast<std::int64_t>(key.nb[1] / sizeof(__nv_bfloat16)), 0}},
        LinearIdentityEpilogue{}, stream);
}

template <std::int32_t Capacity,
          class Schedule = Q4A16SlicedKMmaSchedule<16, (Capacity + 7) / 8 * 8, 8, 1,
                                                   Cache::cg, Cache::ca, 6, kHidden, Capacity>>
void launch_q4_sliced_exact(const Tensor& x, const Weight& weight, const Tensor& q,
                            const Tensor& key, cudaStream_t stream) {
    launch_q4_a16_sliced_k_mma<Schedule>(
        q4_linear_operands(x, weight),
        LinearBf16SplitOutput2<kSplitRow>{
            {static_cast<__nv_bfloat16*>(q.data),
             static_cast<std::int64_t>(q.nb[1] / sizeof(__nv_bfloat16)), 0},
            {static_cast<__nv_bfloat16*>(key.data),
             static_cast<std::int64_t>(key.nb[1] / sizeof(__nv_bfloat16)), 0}},
        LinearIdentityEpilogue{}, stream);
}

void launch_q4_sliced_band(const Tensor& x, const Weight& weight, const Tensor& q,
                           const Tensor& key, cudaStream_t stream) {
    if (weight.padded_shape[1] != kHidden) {
        throw std::invalid_argument("Q4 split K-split requires padded K == hidden");
    }
    switch (x.ne[1]) {
    case 7:
        launch_q4_sliced_exact<7>(x, weight, q, key, stream);
        return;
    case 8:
#if !defined(NINFER_SM86) && !defined(NINFER_SM89)
        launch_q4_sliced_exact<8, q4_instances::SlicedK5120T8PairwisePad16>(
            x, weight, q, key, stream);
        return;
    case 16:
        launch_q4_sliced_exact<16, q4_instances::SlicedK5120T16PairwisePad16>(
            x, weight, q, key, stream);
#else
        launch_q4_sliced_exact<8>(x, weight, q, key, stream);
#endif
        return;
    case 9:
        launch_q4_sliced_exact<9>(x, weight, q, key, stream);
        return;
    case 10:
        launch_q4_sliced_exact<10>(x, weight, q, key, stream);
        return;
    case 11:
        launch_q4_sliced_exact<11>(x, weight, q, key, stream);
        return;
    case 12:
        launch_q4_sliced_exact<12>(x, weight, q, key, stream);
        return;
    default:
        throw std::invalid_argument("unsupported Q4 split K-split extent");
    }
}

void launch_q4(const Tensor& x, const Weight& weight, const Tensor& q, const Tensor& key,
               cudaStream_t stream) {
    switch (x.ne[1]) {
    case 1:
        launch_q4_gemv(x, weight, q, key, stream);
        return;
    case 7:
    case 8:
    case 9:
    case 10:
    case 11:
    case 12:
#if !defined(NINFER_SM86) && !defined(NINFER_SM89)
    case 16:
#endif
        launch_q4_sliced_band(x, weight, q, key, stream);
        return;
    case 2:
    case 3:
    case 4:
    case 5:
    case 6:
        launch_q4_simt<SmallR8T4>(x, weight, q, key, stream);
        return;
    default:
        throw std::invalid_argument("unsupported Q4 split small extent");
    }
}

auto q5_projection_output(const Tensor& first, const Tensor& second) {
    return LinearBf16SplitOutput2<kSplitRow>{{static_cast<__nv_bfloat16*>(first.data),
                                              std::int64_t(first.nb[1] / sizeof(__nv_bfloat16)), 0},
                                             {static_cast<__nv_bfloat16*>(second.data),
                                              std::int64_t(second.nb[1] / sizeof(__nv_bfloat16)),
                                              0}};
}

void launch_q5_gemv(const Tensor& x, const Weight& weight, const Tensor& gate, const Tensor& value,
                    cudaStream_t stream) {
    launch_q5_a16_gemv<q5_instances::GemvR16W1G16S2XK5120>(q5_linear_operands(x, weight),
                                                           q5_projection_output(gate, value),
                                                           LinearIdentityEpilogue{}, stream);
}

template <int Cols>
void launch_q5_split4(const Tensor& x, const Weight& weight, const Tensor& gate,
                      const Tensor& value, cudaStream_t stream) {
    using Schedule = Q5A16DirectSimtSchedule<1, Cols, 4, 4, 10, kHidden, true>;
    launch_q5_a16_direct_simt<Schedule>(q5_linear_operands(x, weight),
                                        q5_projection_output(gate, value), LinearIdentityEpilogue{},
                                        stream);
}

void launch_q5_split4_exact(const Tensor& x, const Weight& weight, const Tensor& gate,
                            const Tensor& value, cudaStream_t stream) {
    switch (x.ne[1]) {
    case 2:
        launch_q5_split4<2>(x, weight, gate, value, stream);
        return;
    case 3:
        launch_q5_split4<3>(x, weight, gate, value, stream);
        return;
    case 4:
        launch_q5_split4<4>(x, weight, gate, value, stream);
        return;
    case 5:
        launch_q5_split4<5>(x, weight, gate, value, stream);
        return;
    case 6:
        launch_q5_split4<6>(x, weight, gate, value, stream);
        return;
    case 7:
        launch_q5_split4<7>(x, weight, gate, value, stream);
        return;
    case 8:
        launch_q5_split4<8>(x, weight, gate, value, stream);
        return;
    case 9:
        launch_q5_split4<9>(x, weight, gate, value, stream);
        return;
    default:
        throw std::invalid_argument("Q5 split split4 requires T in [2,9]");
    }
}

template <int ColsPerTile>
void launch_q5_simt(const Tensor& x, const Weight& weight, const Tensor& gate, const Tensor& value,
                    cudaStream_t stream) {
    using Schedule = Q5A16SimtSchedule<8, ColsPerTile, 1, 16, 2, Cache::ca, 1>;
    launch_q5_a16_simt<Schedule>(q5_linear_operands(x, weight), q5_projection_output(gate, value),
                                 LinearIdentityEpilogue{}, stream);
}

#if !defined(NINFER_SM86) && !defined(NINFER_SM89)
template <int Tokens>
void launch_q5_verify(const Tensor& x, const Weight& weight, const Tensor& gate,
                      const Tensor& value, cudaStream_t stream) {
    using Schedule = Q5A16SlicedKMmaSchedule<16, Tokens, 8, 2, Cache::cg, Cache::ca, 1,
                                             kHidden, Tokens>;
    launch_q5_a16_sliced_k_mma<Schedule>(
        q5_linear_operands(x, weight), q5_projection_output(gate, value),
        LinearIdentityEpilogue{}, stream);
}
#endif

void launch_q5(const Tensor& x, const Weight& weight, const Tensor& gate, const Tensor& value,
               cudaStream_t stream) {
    if (x.ne[1] == 1) {
        launch_q5_gemv(x, weight, gate, value, stream);
        return;
    }
#if !defined(NINFER_SM86) && !defined(NINFER_SM89)
    if (x.ne[1] == 8) {
        launch_q5_verify<8>(x, weight, gate, value, stream);
        return;
    }
    if (x.ne[1] == 16) {
        launch_q5_verify<16>(x, weight, gate, value, stream);
        return;
    }
#endif
    if (x.ne[1] <= 9) {
        launch_q5_split4_exact(x, weight, gate, value, stream);
        return;
    }
    if (x.ne[1] <= 12) {
        launch_q5_simt<4>(x, weight, gate, value, stream);
        return;
    }
    throw std::invalid_argument("unsupported Q5 split small extent");
}

} // namespace

void launch_parts(const Tensor& x, const Weight& query_key_weight, const Weight& gate_value_weight,
                  const Tensor& q, const Tensor& gate, const Tensor& k, const Tensor& v,
                  cudaStream_t stream) {
    launch_q4(x, query_key_weight, q, k, stream);
    launch_q5(x, gate_value_weight, gate, v, stream);
}

void launch_small(const Tensor& x, const Weight& first, const Weight& second,
                  std::span<const Tensor> out, cudaStream_t stream) {
    launch_parts(x, first, second, out[0], out[2], out[1], out[3], stream);
}
} // namespace ninfer::ops::detail::linear_split::q4_q5_n7168_n7168_k5120
