int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)\r\n{\r\nint irq = -1;\r\nswitch (slot) {\r\ncase 12:\r\nvr41xx_set_irq_trigger(GD82559_1_PIN,\r\nIRQ_TRIGGER_LEVEL,\r\nIRQ_SIGNAL_THROUGH);\r\nvr41xx_set_irq_level(GD82559_1_PIN, IRQ_LEVEL_LOW);\r\nirq = GD82559_1_IRQ;\r\nbreak;\r\ncase 13:\r\nvr41xx_set_irq_trigger(GD82559_2_PIN,\r\nIRQ_TRIGGER_LEVEL,\r\nIRQ_SIGNAL_THROUGH);\r\nvr41xx_set_irq_level(GD82559_2_PIN, IRQ_LEVEL_LOW);\r\nirq = GD82559_2_IRQ;\r\nbreak;\r\ncase 14:\r\nswitch (pin) {\r\ncase 1:\r\nvr41xx_set_irq_trigger(UPD720100_INTA_PIN,\r\nIRQ_TRIGGER_LEVEL,\r\nIRQ_SIGNAL_THROUGH);\r\nvr41xx_set_irq_level(UPD720100_INTA_PIN,\r\nIRQ_LEVEL_LOW);\r\nirq = UPD720100_INTA_IRQ;\r\nbreak;\r\ncase 2:\r\nvr41xx_set_irq_trigger(UPD720100_INTB_PIN,\r\nIRQ_TRIGGER_LEVEL,\r\nIRQ_SIGNAL_THROUGH);\r\nvr41xx_set_irq_level(UPD720100_INTB_PIN,\r\nIRQ_LEVEL_LOW);\r\nirq = UPD720100_INTB_IRQ;\r\nbreak;\r\ncase 3:\r\nvr41xx_set_irq_trigger(UPD720100_INTC_PIN,\r\nIRQ_TRIGGER_LEVEL,\r\nIRQ_SIGNAL_THROUGH);\r\nvr41xx_set_irq_level(UPD720100_INTC_PIN,\r\nIRQ_LEVEL_LOW);\r\nirq = UPD720100_INTC_IRQ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn irq;\r\n}\r\nint pcibios_plat_dev_init(struct pci_dev *dev)\r\n{\r\nreturn 0;\r\n}
