--------------------------------------------------
Running tb.i_formula_1_pipe_tb.run
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      10 cycle     0                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      20 cycle     1                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      30 cycle     2                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      40 cycle     3 rst                                     
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      50 cycle     4 rst                                     
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      60 cycle     5 rst                                     
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      70 cycle     6     arg          1          4          9
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      80 cycle     7                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time      90 cycle     8                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     100 cycle     9                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     110 cycle    10                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     120 cycle    11                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     130 cycle    12                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     140 cycle    13                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     150 cycle    14                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     160 cycle    15                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     170 cycle    16                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     180 cycle    17                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     190 cycle    18                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     200 cycle    19                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     210 cycle    20                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     220 cycle    21                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     230 cycle    22                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     240 cycle    23                                          res          6
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     250 cycle    24                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     260 cycle    25                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     270 cycle    26                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     280 cycle    27                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     290 cycle    28                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     300 cycle    29                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     310 cycle    30                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     320 cycle    31                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     330 cycle    32                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     340 cycle    33                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     350 cycle    34                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     360 cycle    35                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     370 cycle    36                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     380 cycle    37                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     390 cycle    38                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     400 cycle    39                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     410 cycle    40                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     420 cycle    41                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     430 cycle    42                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     440 cycle    43                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     450 cycle    44                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     460 cycle    45                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     470 cycle    46                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     480 cycle    47                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     490 cycle    48                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     500 cycle    49                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     510 cycle    50                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     520 cycle    51                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     530 cycle    52                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     540 cycle    53                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     550 cycle    54                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     560 cycle    55                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     570 cycle    56                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     580 cycle    57                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     590 cycle    58                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     600 cycle    59                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     610 cycle    60                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     620 cycle    61                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     630 cycle    62                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     640 cycle    63                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     650 cycle    64                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     660 cycle    65                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     670 cycle    66                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     680 cycle    67                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     690 cycle    68                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     700 cycle    69                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     710 cycle    70                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     720 cycle    71                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     730 cycle    72                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     740 cycle    73                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     750 cycle    74                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     760 cycle    75                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     770 cycle    76                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     780 cycle    77                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     790 cycle    78                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     800 cycle    79                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     810 cycle    80                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     820 cycle    81                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     830 cycle    82                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     840 cycle    83                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     850 cycle    84                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     860 cycle    85                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     870 cycle    86                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     880 cycle    87                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     890 cycle    88                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     900 cycle    89                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     910 cycle    90                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     920 cycle    91                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     930 cycle    92                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     940 cycle    93                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     950 cycle    94                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     960 cycle    95                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     970 cycle    96                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     980 cycle    97                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time     990 cycle    98                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1000 cycle    99                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1010 cycle   100                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1020 cycle   101                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1030 cycle   102                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1040 cycle   103                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1050 cycle   104                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1060 cycle   105                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1070 cycle   106                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1080 cycle   107                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1090 cycle   108                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1100 cycle   109                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1110 cycle   110                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1120 cycle   111                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1130 cycle   112                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1140 cycle   113                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1150 cycle   114                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1160 cycle   115                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1170 cycle   116                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1180 cycle   117                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1190 cycle   118                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1200 cycle   119                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1210 cycle   120                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1220 cycle   121                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1230 cycle   122                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1240 cycle   123     arg          0          0          0
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1250 cycle   124     arg          1          1          1
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1260 cycle   125     arg          4          4          4
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1270 cycle   126     arg         13         13         13
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1280 cycle   127     arg         40         40         40
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1290 cycle   128                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1300 cycle   129                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1310 cycle   130                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1320 cycle   131                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1330 cycle   132                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1340 cycle   133                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1350 cycle   134                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1360 cycle   135                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1370 cycle   136                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1380 cycle   137                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1390 cycle   138                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1400 cycle   139                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1410 cycle   140                                          res          0
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1420 cycle   141                                          res          3
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1430 cycle   142                                          res          6
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1440 cycle   143                                          res          9
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1450 cycle   144                                          res         18
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1460 cycle   145                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1470 cycle   146                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1480 cycle   147                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1490 cycle   148                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1500 cycle   149                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1510 cycle   150                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1520 cycle   151                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1530 cycle   152                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1540 cycle   153                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1550 cycle   154                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1560 cycle   155                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1570 cycle   156                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1580 cycle   157                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1590 cycle   158                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1600 cycle   159                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1610 cycle   160                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1620 cycle   161                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1630 cycle   162                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1640 cycle   163                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1650 cycle   164                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1660 cycle   165                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1670 cycle   166                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1680 cycle   167                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1690 cycle   168                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1700 cycle   169                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1710 cycle   170                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1720 cycle   171                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1730 cycle   172                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1740 cycle   173                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1750 cycle   174                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1760 cycle   175                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1770 cycle   176                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1780 cycle   177                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1790 cycle   178                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1800 cycle   179                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1810 cycle   180                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1820 cycle   181                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1830 cycle   182                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1840 cycle   183                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1850 cycle   184                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1860 cycle   185                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1870 cycle   186                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1880 cycle   187                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1890 cycle   188                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1900 cycle   189                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1910 cycle   190                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1920 cycle   191                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1930 cycle   192                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1940 cycle   193                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1950 cycle   194                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1960 cycle   195                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1970 cycle   196                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1980 cycle   197                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    1990 cycle   198                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2000 cycle   199                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2010 cycle   200                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2020 cycle   201                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2030 cycle   202                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2040 cycle   203                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2050 cycle   204                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2060 cycle   205                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2070 cycle   206                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2080 cycle   207                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2090 cycle   208                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2100 cycle   209                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2110 cycle   210                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2120 cycle   211                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2130 cycle   212                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2140 cycle   213                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2150 cycle   214                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2160 cycle   215                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2170 cycle   216                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2180 cycle   217                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2190 cycle   218                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2200 cycle   219                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2210 cycle   220                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2220 cycle   221                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2230 cycle   222                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2240 cycle   223                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2250 cycle   224                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2260 cycle   225                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2270 cycle   226                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2280 cycle   227                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2290 cycle   228                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2300 cycle   229                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2310 cycle   230                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2320 cycle   231                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2330 cycle   232                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2340 cycle   233                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2350 cycle   234                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2360 cycle   235                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2370 cycle   236                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2380 cycle   237                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2390 cycle   238                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2400 cycle   239                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2410 cycle   240                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2420 cycle   241                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2430 cycle   242                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2440 cycle   243                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2450 cycle   244     arg          0          1          0
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2460 cycle   245     arg          1          2          2
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2470 cycle   246     arg          4          5          8
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2480 cycle   247     arg         13         14         26
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2490 cycle   248                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2500 cycle   249     arg         40         41         80
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2510 cycle   250                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2520 cycle   251                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2530 cycle   252                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2540 cycle   253                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2550 cycle   254     arg        121        122        242
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2560 cycle   255                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2570 cycle   256                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2580 cycle   257                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2590 cycle   258                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2600 cycle   259                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2610 cycle   260                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2620 cycle   261                                          res          1
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2630 cycle   262                                          res          3
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2640 cycle   263                                          res          6
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2650 cycle   264                                          res         11
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2660 cycle   265                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2670 cycle   266                                          res         20
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2680 cycle   267     arg        364        365        728
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2690 cycle   268                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2700 cycle   269                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2710 cycle   270                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2720 cycle   271                                          res         37
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2730 cycle   272                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2740 cycle   273                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2750 cycle   274                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2760 cycle   275                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2770 cycle   276                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2780 cycle   277                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2790 cycle   278                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2800 cycle   279                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2810 cycle   280                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2820 cycle   281                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2830 cycle   282                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2840 cycle   283                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2850 cycle   284                                          res         64
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2860 cycle   285                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2870 cycle   286                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2880 cycle   287                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2890 cycle   288                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2900 cycle   289                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2910 cycle   290                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2920 cycle   291                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2930 cycle   292                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2940 cycle   293                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2950 cycle   294                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2960 cycle   295                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2970 cycle   296                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2980 cycle   297                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    2990 cycle   298                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3000 cycle   299                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3010 cycle   300                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3020 cycle   301                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3030 cycle   302                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3040 cycle   303                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3050 cycle   304                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3060 cycle   305                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3070 cycle   306                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3080 cycle   307                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3090 cycle   308                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3100 cycle   309                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3110 cycle   310                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3120 cycle   311                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3130 cycle   312                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3140 cycle   313                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3150 cycle   314                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3160 cycle   315                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3170 cycle   316                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3180 cycle   317                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3190 cycle   318                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3200 cycle   319                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3210 cycle   320                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3220 cycle   321                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3230 cycle   322                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3240 cycle   323                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3250 cycle   324                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3260 cycle   325                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3270 cycle   326                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3280 cycle   327                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3290 cycle   328                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3300 cycle   329                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3310 cycle   330                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3320 cycle   331                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3330 cycle   332                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3340 cycle   333                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3350 cycle   334                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3360 cycle   335                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3370 cycle   336                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3380 cycle   337                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3390 cycle   338                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3400 cycle   339                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3410 cycle   340                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3420 cycle   341                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3430 cycle   342                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3440 cycle   343                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3450 cycle   344                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3460 cycle   345                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3470 cycle   346                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3480 cycle   347                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3490 cycle   348                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3500 cycle   349                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3510 cycle   350                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3520 cycle   351                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3530 cycle   352                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3540 cycle   353                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3550 cycle   354                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3560 cycle   355                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3570 cycle   356                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3580 cycle   357                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3590 cycle   358                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3600 cycle   359                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3610 cycle   360                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3620 cycle   361                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3630 cycle   362                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3640 cycle   363                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3650 cycle   364                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3660 cycle   365                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3670 cycle   366                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3680 cycle   367                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3690 cycle   368                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3700 cycle   369                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3710 cycle   370                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3720 cycle   371                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3730 cycle   372                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3740 cycle   373                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3750 cycle   374                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3760 cycle   375                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3770 cycle   376                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3780 cycle   377                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3790 cycle   378                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3800 cycle   379                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3810 cycle   380                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3820 cycle   381                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3830 cycle   382                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3840 cycle   383                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3850 cycle   384                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3860 cycle   385                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3870 cycle   386                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3880 cycle   387                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3890 cycle   388                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3900 cycle   389                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3910 cycle   390                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3920 cycle   391                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3930 cycle   392                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3940 cycle   393                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3950 cycle   394                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3960 cycle   395                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3970 cycle   396                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3980 cycle   397                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    3990 cycle   398                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4000 cycle   399                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4010 cycle   400                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4020 cycle   401                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4030 cycle   402                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4040 cycle   403                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4050 cycle   404                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4060 cycle   405                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4070 cycle   406                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4080 cycle   407                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4090 cycle   408                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4100 cycle   409                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4110 cycle   410                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4120 cycle   411                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4130 cycle   412                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4140 cycle   413                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4150 cycle   414                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4160 cycle   415                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4170 cycle   416                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4180 cycle   417                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4190 cycle   418                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4200 cycle   419                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4210 cycle   420     arg 2450863396 1082744449   75814409
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4220 cycle   421     arg 2260302605 3336542605  851608677
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4230 cycle   422     arg 2163467009 2262289677 3139694966
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4240 cycle   423                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4250 cycle   424                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4260 cycle   425                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4270 cycle   426     arg 3324901260 4244498937 1664558278
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4280 cycle   427     arg 1427362474 4071618533 1003647607
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4290 cycle   428     arg 3354188687 4180699634 1735825102
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4300 cycle   429     arg 1657425605 2925021532 1586374845
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4310 cycle   430     arg  849815141  837771875 2238940938
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4320 cycle   431     arg 2422481184 3581429162 1322044573
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4330 cycle   432     arg  159627283  112998413  698865235
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4340 cycle   433                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4350 cycle   434                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4360 cycle   435     arg   18303490 1465269934 2399136029
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4370 cycle   436     arg 2441365795 2231985418 1702038218
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4380 cycle   437     arg 4184391154 3308151178 2697245505 res      91118
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4390 cycle   438     arg 3156276088 1149899401 4123332075 res     134486
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4400 cycle   439                                          res     150108
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4410 cycle   440                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4420 cycle   441                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4430 cycle   442     arg 3608482734 1584726716 2500844842
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4440 cycle   443     arg  949468785 3270656389 2817676623 res     163608
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4450 cycle   444     arg 2634429242 1059271294 2326416149 res     133269
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4460 cycle   445                                          res     164236
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4470 cycle   446                                          res     134623
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4480 cycle   447                                          res     105412
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4490 cycle   448                                          res     145422
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4500 cycle   449                                          res      49700
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4510 cycle   450                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4520 cycle   451                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4530 cycle   452                                          res      91536
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4540 cycle   453                                          res     137908
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4550 cycle   454                                          res     174137
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4560 cycle   455                                          res     154303
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4570 cycle   456                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4580 cycle   457                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4590 cycle   458                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4600 cycle   459                                          res     149886
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4610 cycle   460                                          res     141083
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4620 cycle   461                                          res     132104
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4630 cycle   462     arg 2971862882 2788555596 3483456927
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4640 cycle   463                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4650 cycle   464                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4660 cycle   465                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4670 cycle   466     arg 1540186295 1338267295  779981916
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4680 cycle   467     arg 3302897545  615395913 1747140304
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4690 cycle   468     arg  684194897 3407949718 2250080012
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4700 cycle   469     arg 3830967752  998398583 2666720573
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4710 cycle   470     arg 1057292414 3068494189 2631526201
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4720 cycle   471     arg 1777071827 3269013381 1007978616
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4730 cycle   472                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4740 cycle   473                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4750 cycle   474     arg  535998015 2500636458 2887082840
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4760 cycle   475     arg 1192889486 1311765148 4248148474
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4770 cycle   476     arg 3113621363 1368110243  395946031
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4780 cycle   477     arg  802707039 2720599364 4227399159
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4790 cycle   478     arg 1929976550 2905135962 2496643369
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4800 cycle   479     arg 1834183898  849327717 1519051445 res     166340
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4810 cycle   480     arg 3169917305 2721185604 1752435920
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4820 cycle   481     arg 3589713323 2272251662 3999116764
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4830 cycle   482     arg 2128573181 1643184835 2869882198
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4840 cycle   483                                          res     103755
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4850 cycle   484     arg   87110666 3681532342  470714936 res     124075
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4860 cycle   485                                          res     131969
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4870 cycle   486                                          res     145131
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4880 cycle   487     arg 3396648852 3385220499   37694468 res     139207
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4890 cycle   488     arg 3989531099  654106189 3971004377 res     131078
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4900 cycle   489     arg  994435702 3845867978 3675729334
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4910 cycle   490                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4920 cycle   491     arg 2188679940 4224868855 3029862249 res     126888
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4930 cycle   492     arg 3288436104 2491210024  378537005 res     135933
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4940 cycle   493     arg  391945262   74966024 2386642204 res     112684
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4950 cycle   494     arg 2493384489  238522396 3275057030 res     145509
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4960 cycle   495     arg  515360317 3008276326  945144944 res     147796
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4970 cycle   496     arg 3715209658 2939859806 4249319930 res     110945
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4980 cycle   497                                          res     150328
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    4990 cycle   498     arg 1559232697 2609340727 3408344982 res     170820
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5000 cycle   499                                          res     140243
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5010 cycle   500                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5020 cycle   501     arg 1531321014 3197731709 3999207388 res      91703
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5030 cycle   502                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5040 cycle   503                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5050 cycle   504                                          res     122601
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5060 cycle   505     arg 3210386302 1837990107 1740879567 res     151752
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5070 cycle   506                                          res     154176
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5080 cycle   507                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5090 cycle   508     arg  817688161 2341734679 1358264481 res     166825
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5100 cycle   509                                          res     126712
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5110 cycle   510     arg 4203502069  448038965  345672233 res      77308
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5120 cycle   511                                          res     122605
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5130 cycle   512                                          res     108291
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5140 cycle   513     arg 1275180184 2779937611  965493363 res     180358
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5150 cycle   514     arg 1162876554 2807615822 1414234280
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5160 cycle   515                                          res     148949
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5170 cycle   516     arg 2265692430 1932814054 1339474079
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5180 cycle   517     arg 2505710890 1186329741 3480616862
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5190 cycle   518     arg 1020242041 3831817160 3844294090 res     158919
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5200 cycle   519     arg 3047213419 1672982215 3674987958
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5210 cycle   520                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5220 cycle   521                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5230 cycle   522                                          res     141254
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5240 cycle   523     arg 3699545529 3375354770 1512479412
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5250 cycle   524                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5260 cycle   525     arg 4251842042 2032637170 2571444530 res     113840
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5270 cycle   526     arg 3260009860 1917428964 3846426570
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5280 cycle   527                                          res     104592
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5290 cycle   528     arg 3345328526 2106288891   98901515
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5300 cycle   529     arg 3838328265 2606818614  984696949
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5310 cycle   530     arg 3050159979 3295012744 1463792814 res     119506
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5320 cycle   531                                          res     124692
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5330 cycle   532                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5340 cycle   533                                          res     128160
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5350 cycle   534     arg 2487541544  377806893 2780258123 res     143496
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5360 cycle   535     arg  253556254 2259879181 4135189996 res     155844
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5370 cycle   536     arg 3903724497 1131814022  549463105 res     156724
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5380 cycle   537     arg 3963943384 2851072339  723083862
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5390 cycle   538     arg 1902574306   41148932 3115058035
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5400 cycle   539     arg 2302561554 1543718072  478220857
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5410 cycle   540     arg 1355144353 2508787499 3230686593 res     157810
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5420 cycle   541                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5430 cycle   542                                          res     160999
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5440 cycle   543     arg 3503684001  260861471   35797508 res     162903
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5450 cycle   544                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5460 cycle   545     arg 2322502420  152679442 1260548246 res     113676
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5470 cycle   546     arg 2864895317 1992527597 2508925739 res     144390
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5480 cycle   547                                          res     150889
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5490 cycle   548                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5500 cycle   549                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5510 cycle   550                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5520 cycle   551                                          res     122040
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5530 cycle   552                                          res     127766
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5540 cycle   553                                          res     119561
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5550 cycle   554                                          res     143244
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5560 cycle   555                                          res     105844
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5570 cycle   556                                          res     109143
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5580 cycle   557                                          res     143738
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5590 cycle   558                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5600 cycle   559                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5610 cycle   560                                          res      81325
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5620 cycle   561                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5630 cycle   562                                          res      96052
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5640 cycle   563     arg  331424295 3259629444 1403577511 res     148250
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5650 cycle   564     arg 1559204025  618288713 3991256027
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5660 cycle   565                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5670 cycle   566                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5680 cycle   567     arg 1354522273 2504449322 4247406074
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5690 cycle   568     arg 3248555395 1047872124  960894066
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5700 cycle   569     arg  878047848  937405039 3276148102
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5710 cycle   570                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5720 cycle   571                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5730 cycle   572                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5740 cycle   573                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5750 cycle   574                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5760 cycle   575                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5770 cycle   576                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5780 cycle   577                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5790 cycle   578                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5800 cycle   579                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5810 cycle   580                                          res     112762
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5820 cycle   581                                          res     127527
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5830 cycle   582                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5840 cycle   583     arg 2692124992  336164392 4211976694
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5850 cycle   584     arg 3760730560 3127009140 2631823673 res     152019
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5860 cycle   585     arg 2652669756 2502005546 2971980642 res     120364
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5870 cycle   586     arg 1890668257 2346884375  562818627 res     117485
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5880 cycle   587                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5890 cycle   588     arg 2459421477 3774258625 1184735885
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5900 cycle   589     arg 2211849991 2522577708 2248826124
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5910 cycle   590     arg  501316667 3680560566 2078262007
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5920 cycle   591     arg  779638876 2864248661  271202848
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5930 cycle   592     arg 3110078834 1513983156 4002084317
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5940 cycle   593     arg 2779814219 1020019321 1331944094
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5950 cycle   594     arg 1038144123 3353506703   29596163
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5960 cycle   595                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5970 cycle   596                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5980 cycle   597     arg 3640212913 2719063876 1251785877
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    5990 cycle   598     arg 1990293741 2843350354 4229848056
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6000 cycle   599                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6010 cycle   600     arg 3256477572 2741697862 1178243724 res     135118
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6020 cycle   601                                          res     168544
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6030 cycle   602                                          res     156039
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6040 cycle   603     arg 3039650154 3262863236 1432075434 res     115648
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6050 cycle   604                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6060 cycle   605     arg 3712634298 1168203915 1394474662 res     145445
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6070 cycle   606     arg 2567275314 1359283362  613383241 res     144676
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6080 cycle   607     arg  516538429 2784101195  778580060 res     128644
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6090 cycle   608                                          res      97908
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6100 cycle   609                                          res     157939
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6110 cycle   610                                          res     121155
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6120 cycle   611     arg  481262137 1510312628 3897681360 res      95569
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6130 cycle   612     arg 3330033036 2213132039  891437162
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6140 cycle   613     arg 4100653032  635936331 3118760307
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6150 cycle   614                                          res     147858
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6160 cycle   615                                          res     162972
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6170 cycle   616                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6180 cycle   617                                          res     143751
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6190 cycle   618                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6200 cycle   619                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6210 cycle   620                                          res     150096
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6220 cycle   621                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6230 cycle   622                                          res     132451
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6240 cycle   623                                          res     112302
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6250 cycle   624                                          res     103394
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6260 cycle   625                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6270 cycle   626     arg 3524194212 3839976905  480707641
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6280 cycle   627     arg 1784157396 3011732839 3466609053
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6290 cycle   628                                          res     123230
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6300 cycle   629                                          res     134605
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6310 cycle   630                                          res     145098
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6320 cycle   631     arg 2765274953 1824070361 2415965984
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6330 cycle   632     arg 3383848851 4055130595  357270058
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6340 cycle   633                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6350 cycle   634                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6360 cycle   635                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6370 cycle   636                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6380 cycle   637                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6390 cycle   638                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6400 cycle   639                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6410 cycle   640                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6420 cycle   641                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6430 cycle   642                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6440 cycle   643                                          res     143256
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6450 cycle   644                                          res     155995
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6460 cycle   645                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6470 cycle   646                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6480 cycle   647                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6490 cycle   648                                          res     144446
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6500 cycle   649                                          res     140750
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6510 cycle   650                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6520 cycle   651                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6530 cycle   652                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6540 cycle   653                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6550 cycle   654                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6560 cycle   655                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6570 cycle   656                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6580 cycle   657                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6590 cycle   658                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6600 cycle   659                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6610 cycle   660                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6620 cycle   661                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6630 cycle   662                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6640 cycle   663                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6650 cycle   664                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6660 cycle   665                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6670 cycle   666                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6680 cycle   667                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6690 cycle   668                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6700 cycle   669                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6710 cycle   670                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6720 cycle   671                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6730 cycle   672                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6740 cycle   673                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6750 cycle   674                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6760 cycle   675                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6770 cycle   676                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6780 cycle   677                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6790 cycle   678                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6800 cycle   679                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6810 cycle   680                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6820 cycle   681                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6830 cycle   682                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6840 cycle   683                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6850 cycle   684                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6860 cycle   685                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6870 cycle   686                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6880 cycle   687                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6890 cycle   688                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6900 cycle   689                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6910 cycle   690                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6920 cycle   691                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6930 cycle   692                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6940 cycle   693                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6950 cycle   694                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6960 cycle   695                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6970 cycle   696                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6980 cycle   697                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    6990 cycle   698                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7000 cycle   699                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7010 cycle   700                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7020 cycle   701                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7030 cycle   702                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7040 cycle   703                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7050 cycle   704                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7060 cycle   705                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7070 cycle   706                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7080 cycle   707                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7090 cycle   708                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7100 cycle   709                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7110 cycle   710                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7120 cycle   711                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7130 cycle   712                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7140 cycle   713                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7150 cycle   714                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7160 cycle   715                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7170 cycle   716                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7180 cycle   717                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7190 cycle   718                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7200 cycle   719                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7210 cycle   720                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7220 cycle   721                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7230 cycle   722                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7240 cycle   723                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7250 cycle   724                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7260 cycle   725                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7270 cycle   726                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7280 cycle   727                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7290 cycle   728                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7300 cycle   729                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7310 cycle   730                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7320 cycle   731                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7330 cycle   732                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7340 cycle   733                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7350 cycle   734                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7360 cycle   735                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7370 cycle   736                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7380 cycle   737                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7390 cycle   738                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7400 cycle   739                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7410 cycle   740                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7420 cycle   741                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7430 cycle   742                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7440 cycle   743                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7450 cycle   744                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7460 cycle   745                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7470 cycle   746                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7480 cycle   747                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1 time    7490 cycle   748                                         
--------------------------------------------------
Running tb.i_formula_1_pipe_aware_fsm_tb.run
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7500 cycle     0                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7510 cycle     1                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7520 cycle     2                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7530 cycle     3 rst                                     
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7540 cycle     4 rst                                     
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7550 cycle     5 rst                                     
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7560 cycle     6     arg          1          4          9
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7570 cycle     7                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7580 cycle     8                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7590 cycle     9                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7600 cycle    10                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7610 cycle    11                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7620 cycle    12                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7630 cycle    13                                          res          6
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7640 cycle    14                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7650 cycle    15                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7660 cycle    16                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7670 cycle    17                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7680 cycle    18                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7690 cycle    19                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7700 cycle    20                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7710 cycle    21                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7720 cycle    22                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7730 cycle    23                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7740 cycle    24                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7750 cycle    25                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7760 cycle    26                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7770 cycle    27                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7780 cycle    28                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7790 cycle    29                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7800 cycle    30                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7810 cycle    31                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7820 cycle    32                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7830 cycle    33                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7840 cycle    34                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7850 cycle    35                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7860 cycle    36                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7870 cycle    37                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7880 cycle    38                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7890 cycle    39                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7900 cycle    40                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7910 cycle    41                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7920 cycle    42                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7930 cycle    43                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7940 cycle    44                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7950 cycle    45                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7960 cycle    46                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7970 cycle    47                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7980 cycle    48                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    7990 cycle    49                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8000 cycle    50                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8010 cycle    51                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8020 cycle    52                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8030 cycle    53                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8040 cycle    54                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8050 cycle    55                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8060 cycle    56                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8070 cycle    57                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8080 cycle    58                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8090 cycle    59                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8100 cycle    60                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8110 cycle    61                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8120 cycle    62                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8130 cycle    63                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8140 cycle    64                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8150 cycle    65                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8160 cycle    66                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8170 cycle    67                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8180 cycle    68                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8190 cycle    69                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8200 cycle    70                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8210 cycle    71                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8220 cycle    72                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8230 cycle    73                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8240 cycle    74                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8250 cycle    75                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8260 cycle    76                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8270 cycle    77                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8280 cycle    78                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8290 cycle    79                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8300 cycle    80                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8310 cycle    81                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8320 cycle    82                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8330 cycle    83                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8340 cycle    84                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8350 cycle    85                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8360 cycle    86                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8370 cycle    87                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8380 cycle    88                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8390 cycle    89                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8400 cycle    90                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8410 cycle    91                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8420 cycle    92                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8430 cycle    93                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8440 cycle    94                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8450 cycle    95                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8460 cycle    96                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8470 cycle    97                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8480 cycle    98                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8490 cycle    99                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8500 cycle   100                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8510 cycle   101                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8520 cycle   102                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8530 cycle   103                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8540 cycle   104                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8550 cycle   105                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8560 cycle   106                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8570 cycle   107                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8580 cycle   108                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8590 cycle   109                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8600 cycle   110                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8610 cycle   111                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8620 cycle   112                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8630 cycle   113                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8640 cycle   114                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8650 cycle   115                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8660 cycle   116                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8670 cycle   117                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8680 cycle   118                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8690 cycle   119                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8700 cycle   120                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8710 cycle   121                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8720 cycle   122                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8730 cycle   123                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8740 cycle   124                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8750 cycle   125                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8760 cycle   126                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8770 cycle   127                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8780 cycle   128                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8790 cycle   129                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8800 cycle   130     arg          0          0          0
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8810 cycle   131                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8820 cycle   132                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8830 cycle   133                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8840 cycle   134                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8850 cycle   135                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8860 cycle   136                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8870 cycle   137                                          res          0
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8880 cycle   138     arg          1          1          1
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8890 cycle   139                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8900 cycle   140                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8910 cycle   141                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8920 cycle   142                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8930 cycle   143                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8940 cycle   144                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8950 cycle   145                                          res          3
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8960 cycle   146     arg          4          4          4
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8970 cycle   147                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8980 cycle   148                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    8990 cycle   149                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9000 cycle   150                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9010 cycle   151                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9020 cycle   152                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9030 cycle   153                                          res          6
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9040 cycle   154     arg         13         13         13
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9050 cycle   155                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9060 cycle   156                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9070 cycle   157                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9080 cycle   158                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9090 cycle   159                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9100 cycle   160                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9110 cycle   161                                          res          9
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9120 cycle   162     arg         40         40         40
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9130 cycle   163                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9140 cycle   164                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9150 cycle   165                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9160 cycle   166                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9170 cycle   167                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9180 cycle   168                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9190 cycle   169                                          res         18
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9200 cycle   170                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9210 cycle   171                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9220 cycle   172                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9230 cycle   173                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9240 cycle   174                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9250 cycle   175                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9260 cycle   176                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9270 cycle   177                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9280 cycle   178                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9290 cycle   179                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9300 cycle   180                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9310 cycle   181                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9320 cycle   182                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9330 cycle   183                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9340 cycle   184                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9350 cycle   185                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9360 cycle   186                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9370 cycle   187                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9380 cycle   188                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9390 cycle   189                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9400 cycle   190                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9410 cycle   191                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9420 cycle   192                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9430 cycle   193                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9440 cycle   194                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9450 cycle   195                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9460 cycle   196                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9470 cycle   197                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9480 cycle   198                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9490 cycle   199                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9500 cycle   200                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9510 cycle   201                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9520 cycle   202                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9530 cycle   203                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9540 cycle   204                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9550 cycle   205                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9560 cycle   206                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9570 cycle   207                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9580 cycle   208                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9590 cycle   209                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9600 cycle   210                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9610 cycle   211                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9620 cycle   212                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9630 cycle   213                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9640 cycle   214                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9650 cycle   215                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9660 cycle   216                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9670 cycle   217                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9680 cycle   218                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9690 cycle   219                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9700 cycle   220                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9710 cycle   221                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9720 cycle   222                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9730 cycle   223                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9740 cycle   224                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9750 cycle   225                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9760 cycle   226                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9770 cycle   227                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9780 cycle   228                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9790 cycle   229                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9800 cycle   230                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9810 cycle   231                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9820 cycle   232                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9830 cycle   233                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9840 cycle   234                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9850 cycle   235                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9860 cycle   236                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9870 cycle   237                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9880 cycle   238                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9890 cycle   239                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9900 cycle   240                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9910 cycle   241                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9920 cycle   242                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9930 cycle   243                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9940 cycle   244                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9950 cycle   245                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9960 cycle   246                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9970 cycle   247                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9980 cycle   248                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time    9990 cycle   249                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10000 cycle   250                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10010 cycle   251                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10020 cycle   252                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10030 cycle   253                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10040 cycle   254                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10050 cycle   255                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10060 cycle   256                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10070 cycle   257                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10080 cycle   258                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10090 cycle   259                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10100 cycle   260                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10110 cycle   261                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10120 cycle   262                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10130 cycle   263                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10140 cycle   264                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10150 cycle   265                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10160 cycle   266                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10170 cycle   267                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10180 cycle   268                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10190 cycle   269                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10200 cycle   270                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10210 cycle   271                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10220 cycle   272                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10230 cycle   273                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10240 cycle   274                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10250 cycle   275                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10260 cycle   276                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10270 cycle   277                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10280 cycle   278                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10290 cycle   279                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10300 cycle   280                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10310 cycle   281                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10320 cycle   282                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10330 cycle   283                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10340 cycle   284                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10350 cycle   285                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10360 cycle   286     arg  785854045 2638191930 3257313668
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10370 cycle   287                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10380 cycle   288                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10390 cycle   289                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10400 cycle   290                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10410 cycle   291                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10420 cycle   292                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10430 cycle   293                                          res     136468
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10440 cycle   294     arg 2626518841  159325202  696189010
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10450 cycle   295                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10460 cycle   296                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10470 cycle   297                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10480 cycle   298                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10490 cycle   299                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10500 cycle   300                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10510 cycle   301                                          res      90256
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10520 cycle   302                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10530 cycle   303                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10540 cycle   304     arg  928639598 3421841815 3985344475
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10550 cycle   305                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10560 cycle   306                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10570 cycle   307                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10580 cycle   308                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10590 cycle   309                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10600 cycle   310                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10610 cycle   311                                          res     152098
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10620 cycle   312                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10630 cycle   313                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10640 cycle   314                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10650 cycle   315     arg    7961600  132402191  887674473
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10660 cycle   316                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10670 cycle   317                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10680 cycle   318                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10690 cycle   319                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10700 cycle   320                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10710 cycle   321                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10720 cycle   322                                          res      44120
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10730 cycle   323     arg 2896697689 3808250309 3889640911
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10740 cycle   324                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10750 cycle   325                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10760 cycle   326                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10770 cycle   327                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10780 cycle   328                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10790 cycle   329                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10800 cycle   330                                          res     177897
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10810 cycle   331                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10820 cycle   332     arg  888775785 3145977207 2770560330
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10830 cycle   333                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10840 cycle   334                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10850 cycle   335                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10860 cycle   336                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10870 cycle   337                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10880 cycle   338                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10890 cycle   339                                          res     138537
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10900 cycle   340     arg 3453832603 1645124292 3698897336
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10910 cycle   341                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10920 cycle   342                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10930 cycle   343                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10940 cycle   344                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10950 cycle   345                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10960 cycle   346                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10970 cycle   347                                          res     160147
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10980 cycle   348     arg 1131998854  407722544 3152892791
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   10990 cycle   349                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11000 cycle   350                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11010 cycle   351                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11020 cycle   352                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11030 cycle   353                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11040 cycle   354                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11050 cycle   355                                          res     109987
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11060 cycle   356                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11070 cycle   357                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11080 cycle   358                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11090 cycle   359     arg 2206697223 3138099062 4104236521
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11100 cycle   360                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11110 cycle   361                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11120 cycle   362                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11130 cycle   363                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11140 cycle   364                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11150 cycle   365                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11160 cycle   366                                          res     167057
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11170 cycle   367                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11180 cycle   368                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11190 cycle   369     arg 3984624603 1081492096 3776815042
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11200 cycle   370                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11210 cycle   371                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11220 cycle   372                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11230 cycle   373                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11240 cycle   374                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11250 cycle   375                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11260 cycle   376                                          res     157464
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11270 cycle   377     arg  405273136 1471341743  855824998
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11280 cycle   378                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11290 cycle   379                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11300 cycle   380                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11310 cycle   381                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11320 cycle   382                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11330 cycle   383                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11340 cycle   384                                          res      87743
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11350 cycle   385                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11360 cycle   386                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11370 cycle   387     arg 4232163320   58108934 2005235439
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11380 cycle   388                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11390 cycle   389                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11400 cycle   390                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11410 cycle   391                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11420 cycle   392                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11430 cycle   393                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11440 cycle   394                                          res     117456
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11450 cycle   395                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11460 cycle   396     arg 2003975918 2957921632 1922850533
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11470 cycle   397                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11480 cycle   398                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11490 cycle   399                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11500 cycle   400                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11510 cycle   401                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11520 cycle   402                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11530 cycle   403                                          res     143001
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11540 cycle   404     arg 2989456740 2494838569 1894690529
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11550 cycle   405                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11560 cycle   406                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11570 cycle   407                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11580 cycle   408                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11590 cycle   409                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11600 cycle   410                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11610 cycle   411                                          res     148151
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11620 cycle   412     arg 3071612270 3232429441 3936336341
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11630 cycle   413                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11640 cycle   414                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11650 cycle   415                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11660 cycle   416                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11670 cycle   417                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11680 cycle   418                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11690 cycle   419                                          res     175016
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11700 cycle   420                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11710 cycle   421                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11720 cycle   422                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11730 cycle   423     arg 1433927850 2275394319 2027702513
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11740 cycle   424                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11750 cycle   425                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11760 cycle   426                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11770 cycle   427                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11780 cycle   428                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11790 cycle   429                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11800 cycle   430                                          res     130598
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11810 cycle   431     arg 3341718926 1902238946 2657504572
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11820 cycle   432                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11830 cycle   433                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11840 cycle   434                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11850 cycle   435                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11860 cycle   436                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11870 cycle   437                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11880 cycle   438                                          res     152971
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11890 cycle   439     arg 4159418863  770166875 1470250159
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11900 cycle   440                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11910 cycle   441                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11920 cycle   442                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11930 cycle   443                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11940 cycle   444                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11950 cycle   445                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11960 cycle   446                                          res     130587
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11970 cycle   447                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11980 cycle   448                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   11990 cycle   449                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12000 cycle   450     arg 2307796243 2311599379 3000779109
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12010 cycle   451                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12020 cycle   452                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12030 cycle   453                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12040 cycle   454                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12050 cycle   455                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12060 cycle   456                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12070 cycle   457                                          res     150897
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12080 cycle   458                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12090 cycle   459                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12100 cycle   460     arg 1285034137  487721018  954874481
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12110 cycle   461                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12120 cycle   462                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12130 cycle   463                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12140 cycle   464                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12150 cycle   465                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12160 cycle   466                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12170 cycle   467                                          res      88832
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12180 cycle   468                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12190 cycle   469                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12200 cycle   470     arg 2501106986 1054491773 2901303129
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12210 cycle   471                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12220 cycle   472                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12230 cycle   473                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12240 cycle   474                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12250 cycle   475                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12260 cycle   476                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12270 cycle   477                                          res     136346
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12280 cycle   478                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12290 cycle   479                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12300 cycle   480                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12310 cycle   481     arg 1688731849  548326465 3619803567
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12320 cycle   482                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12330 cycle   483                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12340 cycle   484                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12350 cycle   485                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12360 cycle   486                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12370 cycle   487                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12380 cycle   488                                          res     124674
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12390 cycle   489     arg 1721166029 3088293744   52876294
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12400 cycle   490                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12410 cycle   491                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12420 cycle   492                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12430 cycle   493                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12440 cycle   494                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12450 cycle   495                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12460 cycle   496                                          res     104329
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12470 cycle   497     arg 3734519229  894819946 3996993500
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12480 cycle   498                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12490 cycle   499                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12500 cycle   500                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12510 cycle   501                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12520 cycle   502                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12530 cycle   503                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12540 cycle   504                                          res     154244
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12550 cycle   505     arg 1032254587  312301605 1010795640
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12560 cycle   506                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12570 cycle   507                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12580 cycle   508                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12590 cycle   509                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12600 cycle   510                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12610 cycle   511                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12620 cycle   512                                          res      81593
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12630 cycle   513                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12640 cycle   514                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12650 cycle   515                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12660 cycle   516                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12670 cycle   517                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12680 cycle   518                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12690 cycle   519     arg 2446105379 3165891449 3829794248
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12700 cycle   520                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12710 cycle   521                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12720 cycle   522                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12730 cycle   523                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12740 cycle   524                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12750 cycle   525                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12760 cycle   526                                          res     167609
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12770 cycle   527     arg  118287886  965186675 2255553292
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12780 cycle   528                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12790 cycle   529                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12800 cycle   530                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12810 cycle   531                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12820 cycle   532                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12830 cycle   533                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12840 cycle   534                                          res      89435
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12850 cycle   535     arg 3927597524  753720409 3701632953
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12860 cycle   536                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12870 cycle   537                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12880 cycle   538                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12890 cycle   539                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12900 cycle   540                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12910 cycle   541                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12920 cycle   542                                          res     150964
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12930 cycle   543     arg 4199530484  989127285 2255286540
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12940 cycle   544                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12950 cycle   545                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12960 cycle   546                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12970 cycle   547                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12980 cycle   548                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   12990 cycle   549                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13000 cycle   550                                          res     143742
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13010 cycle   551     arg 2171769602  183287317 2197551365
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13020 cycle   552                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13030 cycle   553                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13040 cycle   554                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13050 cycle   555                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13060 cycle   556                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13070 cycle   557                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13080 cycle   558                                          res     107018
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13090 cycle   559                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13100 cycle   560                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13110 cycle   561     arg 3698938296   75477512 3337048973
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13120 cycle   562                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13130 cycle   563                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13140 cycle   564                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13150 cycle   565                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13160 cycle   566                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13170 cycle   567                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13180 cycle   568                                          res     127272
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13190 cycle   569     arg 4101190120 3361278352 4210469877
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13200 cycle   570                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13210 cycle   571                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13220 cycle   572                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13230 cycle   573                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13240 cycle   574                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13250 cycle   575                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13260 cycle   576                                          res     186904
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13270 cycle   577     arg 3179462011  537241152 2460549925
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13280 cycle   578                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13290 cycle   579                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13300 cycle   580                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13310 cycle   581                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13320 cycle   582                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13330 cycle   583                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13340 cycle   584                                          res     129167
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13350 cycle   585     arg  947654768 2529949997  350148649
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13360 cycle   586                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13370 cycle   587                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13380 cycle   588                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13390 cycle   589                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13400 cycle   590                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13410 cycle   591                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13420 cycle   592                                          res      99794
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13430 cycle   593                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13440 cycle   594     arg 3760664000 2826332496 1355770529
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13450 cycle   595                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13460 cycle   596                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13470 cycle   597                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13480 cycle   598                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13490 cycle   599                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13500 cycle   600                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13510 cycle   601                                          res     151307
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13520 cycle   602                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13530 cycle   603                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13540 cycle   604     arg 4203196405  787139677 1246237332
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13550 cycle   605                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13560 cycle   606                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13570 cycle   607                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13580 cycle   608                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13590 cycle   609                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13600 cycle   610                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13610 cycle   611                                          res     128190
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13620 cycle   612     arg 3730859452 1547897016 1328585886
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13630 cycle   613                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13640 cycle   614                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13650 cycle   615                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13660 cycle   616                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13670 cycle   617                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13680 cycle   618                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13690 cycle   619                                          res     136872
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13700 cycle   620     arg 2738883398   66741255 1238088851
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13710 cycle   621                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13720 cycle   622                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13730 cycle   623                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13740 cycle   624                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13750 cycle   625                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13760 cycle   626                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13770 cycle   627                                          res      95689
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13780 cycle   628     arg 3688094647 2731929925  830474851
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13790 cycle   629                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13800 cycle   630                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13810 cycle   631                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13820 cycle   632                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13830 cycle   633                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13840 cycle   634                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13850 cycle   635                                          res     141813
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13860 cycle   636     arg  326290982  877229672  258204702
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13870 cycle   637                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13880 cycle   638                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13890 cycle   639                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13900 cycle   640                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13910 cycle   641                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13920 cycle   642                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13930 cycle   643                                          res      63749
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13940 cycle   644     arg 2904139098 2386789660 3701041081
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13950 cycle   645                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13960 cycle   646                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13970 cycle   647                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13980 cycle   648                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   13990 cycle   649                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14000 cycle   650                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14010 cycle   651                                          res     163580
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14020 cycle   652                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14030 cycle   653                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14040 cycle   654                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14050 cycle   655     arg 3082380655 3966397912  583829573
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14060 cycle   656                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14070 cycle   657                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14080 cycle   658                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14090 cycle   659                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14100 cycle   660                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14110 cycle   661                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14120 cycle   662                                          res     142660
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14130 cycle   663                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14140 cycle   664                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14150 cycle   665                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14160 cycle   666     arg 4263809532 3994951644 1384057508
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14170 cycle   667                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14180 cycle   668                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14190 cycle   669                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14200 cycle   670                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14210 cycle   671                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14220 cycle   672                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14230 cycle   673                                          res     165704
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14240 cycle   674     arg 3535090597  523865662 2039202035
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14250 cycle   675                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14260 cycle   676                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14270 cycle   677                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14280 cycle   678                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14290 cycle   679                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14300 cycle   680                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14310 cycle   681                                          res     127501
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14320 cycle   682     arg 3792006084 2922791772 2201634054
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14330 cycle   683                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14340 cycle   684                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14350 cycle   685                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14360 cycle   686                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14370 cycle   687                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14380 cycle   688                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14390 cycle   689                                          res     162562
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14400 cycle   690     arg 2350258456 1659922117 3574976938
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14410 cycle   691                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14420 cycle   692                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14430 cycle   693                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14440 cycle   694                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14450 cycle   695                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14460 cycle   696                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14470 cycle   697                                          res     149012
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14480 cycle   698     arg 3789280707 3644123570 2251514636
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14490 cycle   699                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14500 cycle   700                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14510 cycle   701                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14520 cycle   702                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14530 cycle   703                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14540 cycle   704                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14550 cycle   705                                          res     169373
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14560 cycle   706     arg 3789225411 4121785323 4230855160
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14570 cycle   707                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14580 cycle   708                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14590 cycle   709                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14600 cycle   710                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14610 cycle   711                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14620 cycle   712                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14630 cycle   713                                          res     190802
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14640 cycle   714                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14650 cycle   715                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14660 cycle   716                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14670 cycle   717                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14680 cycle   718                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14690 cycle   719                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14700 cycle   720                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14710 cycle   721                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14720 cycle   722                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14730 cycle   723                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14740 cycle   724                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14750 cycle   725                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14760 cycle   726                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14770 cycle   727                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14780 cycle   728                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14790 cycle   729     arg 3079435119 2380352283 1453402285
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14800 cycle   730                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14810 cycle   731                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14820 cycle   732                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14830 cycle   733                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14840 cycle   734                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14850 cycle   735                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14860 cycle   736                                          res     142403
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14870 cycle   737                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14880 cycle   738     arg 3890763727 3588066731  227856923
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14890 cycle   739                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14900 cycle   740                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14910 cycle   741                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14920 cycle   742                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14930 cycle   743                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14940 cycle   744                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14950 cycle   745                                          res     137369
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14960 cycle   746     arg 2933315933 3241016706   36979204
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14970 cycle   747                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14980 cycle   748                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   14990 cycle   749                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15000 cycle   750                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15010 cycle   751                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15020 cycle   752                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15030 cycle   753                                          res     117170
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15040 cycle   754                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15050 cycle   755                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15060 cycle   756     arg 2573861682 1021519993 1917562596
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15070 cycle   757                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15080 cycle   758                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15090 cycle   759                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15100 cycle   760                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15110 cycle   761                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15120 cycle   762                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15130 cycle   763                                          res     126483
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15140 cycle   764     arg 1434447018 3763365312  391743534
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15150 cycle   765                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15160 cycle   766                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15170 cycle   767                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15180 cycle   768                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15190 cycle   769                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15200 cycle   770                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15210 cycle   771                                          res     119012
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15220 cycle   772                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15230 cycle   773     arg 4261318651 3730055612 1852860636
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15240 cycle   774                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15250 cycle   775                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15260 cycle   776                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15270 cycle   777                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15280 cycle   778                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15290 cycle   779                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15300 cycle   780                                          res     169396
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15310 cycle   781     arg 1625294017 4126876139 3667737525
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15320 cycle   782                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15330 cycle   783                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15340 cycle   784                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15350 cycle   785                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15360 cycle   786                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15370 cycle   787                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15380 cycle   788                                          res     165115
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15390 cycle   789     arg 1202905743 1610020543 1480993456
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15400 cycle   790                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15410 cycle   791                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15420 cycle   792                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15430 cycle   793                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15440 cycle   794                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15450 cycle   795                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15460 cycle   796                                          res     113290
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15470 cycle   797     arg 1797063382 1095027842 2372105498
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15480 cycle   798                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15490 cycle   799                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15500 cycle   800                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15510 cycle   801                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15520 cycle   802                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15530 cycle   803                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15540 cycle   804                                          res     124186
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15550 cycle   805                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15560 cycle   806                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15570 cycle   807     arg  123899406 2026312945 3867549133
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15580 cycle   808                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15590 cycle   809                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15600 cycle   810                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15610 cycle   811                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15620 cycle   812                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15630 cycle   813                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15640 cycle   814                                          res     118334
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15650 cycle   815     arg 2386225948 3424176024 1987086572
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15660 cycle   816                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15670 cycle   817                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15680 cycle   818                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15690 cycle   819                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15700 cycle   820                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15710 cycle   821                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15720 cycle   822                                          res     151941
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15730 cycle   823     arg  852576869 2610038071   33175043
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15740 cycle   824                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15750 cycle   825                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15760 cycle   826                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15770 cycle   827                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15780 cycle   828                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15790 cycle   829                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15800 cycle   830                                          res      86045
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15810 cycle   831     arg 2125323517  528092734 1949971688
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15820 cycle   832                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15830 cycle   833                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15840 cycle   834                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15850 cycle   835                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15860 cycle   836                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15870 cycle   837                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15880 cycle   838                                          res     113239
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15890 cycle   839     arg 3624503728   56744966 2299940114
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15900 cycle   840                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15910 cycle   841                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15920 cycle   842                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15930 cycle   843                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15940 cycle   844                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15950 cycle   845                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15960 cycle   846                                          res     115692
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15970 cycle   847     arg 1656357061 2132815614 2601454902
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15980 cycle   848                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   15990 cycle   849                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16000 cycle   850                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16010 cycle   851                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16020 cycle   852                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16030 cycle   853                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16040 cycle   854                                          res     137884
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16050 cycle   855                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16060 cycle   856                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16070 cycle   857                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16080 cycle   858                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16090 cycle   859                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16100 cycle   860                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16110 cycle   861                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16120 cycle   862                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16130 cycle   863                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16140 cycle   864                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16150 cycle   865                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16160 cycle   866                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16170 cycle   867                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16180 cycle   868                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16190 cycle   869                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16200 cycle   870                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16210 cycle   871                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16220 cycle   872                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16230 cycle   873     arg  898464875 2345385751  131085839
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16240 cycle   874                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16250 cycle   875                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16260 cycle   876                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16270 cycle   877                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16280 cycle   878                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16290 cycle   879                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16300 cycle   880                                          res      89852
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16310 cycle   881     arg 2499806506 1399221926 1786128084
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16320 cycle   882                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16330 cycle   883                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16340 cycle   884                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16350 cycle   885                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16360 cycle   886                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16370 cycle   887                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16380 cycle   888                                          res     129666
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16390 cycle   889     arg  898089579 2188897028 2051551988
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16400 cycle   890                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16410 cycle   891                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16420 cycle   892                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16430 cycle   893                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16440 cycle   894                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16450 cycle   895                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16460 cycle   896                                          res     122047
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16470 cycle   897                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16480 cycle   898                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16490 cycle   899     arg 3269705093 1553560761 1692341961
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16500 cycle   900                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16510 cycle   901                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16520 cycle   902                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16530 cycle   903                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16540 cycle   904                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16550 cycle   905                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16560 cycle   906                                          res     137734
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16570 cycle   907     arg  593769030 2658454332 2609209143
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16580 cycle   908                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16590 cycle   909                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16600 cycle   910                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16610 cycle   911                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16620 cycle   912                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16630 cycle   913                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16640 cycle   914                                          res     127007
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16650 cycle   915                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16660 cycle   916                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16670 cycle   917                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16680 cycle   918     arg  125358606 4000130012 2554315568
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16690 cycle   919                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16700 cycle   920                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16710 cycle   921                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16720 cycle   922                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16730 cycle   923                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16740 cycle   924                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16750 cycle   925                                          res     124982
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16760 cycle   926                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16770 cycle   927                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16780 cycle   928     arg 2709655363 4235104760 1354341025
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16790 cycle   929                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16800 cycle   930                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16810 cycle   931                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16820 cycle   932                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16830 cycle   933                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16840 cycle   934                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16850 cycle   935                                          res     153932
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16860 cycle   936                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16870 cycle   937                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16880 cycle   938                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16890 cycle   939     arg 2951691615 1136562823 2103401210
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16900 cycle   940                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16910 cycle   941                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16920 cycle   942                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16930 cycle   943                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16940 cycle   944                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16950 cycle   945                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16960 cycle   946                                          res     133903
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16970 cycle   947     arg  947257968  901048427  416757809
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16980 cycle   948                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   16990 cycle   949                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17000 cycle   950                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17010 cycle   951                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17020 cycle   952                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17030 cycle   953                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17040 cycle   954                                          res      81208
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17050 cycle   955     arg 2253446924 2262526733 2328695573
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17060 cycle   956                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17070 cycle   957                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17080 cycle   958                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17090 cycle   959                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17100 cycle   960                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17110 cycle   961                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17120 cycle   962                                          res     143292
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17130 cycle   963                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17140 cycle   964                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17150 cycle   965                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17160 cycle   966     arg 2853938004 1080164992 2307724563
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17170 cycle   967                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17180 cycle   968                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17190 cycle   969                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17200 cycle   970                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17210 cycle   971                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17220 cycle   972                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17230 cycle   973                                          res     134325
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17240 cycle   974     arg 1989533421 1850664668 1014501496
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17250 cycle   975                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17260 cycle   976                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17270 cycle   977                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17280 cycle   978                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17290 cycle   979                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17300 cycle   980                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17310 cycle   981                                          res     119474
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17320 cycle   982     arg  804071007 2445302563 3583437739
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17330 cycle   983                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17340 cycle   984                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17350 cycle   985                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17360 cycle   986                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17370 cycle   987                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17380 cycle   988                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17390 cycle   989                                          res     137667
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17400 cycle   990                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17410 cycle   991                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17420 cycle   992     arg 3841113545 1676364999 1094738562
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17430 cycle   993                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17440 cycle   994                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17450 cycle   995                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17460 cycle   996                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17470 cycle   997                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17480 cycle   998                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17490 cycle   999                                          res     136005
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17500 cycle  1000                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17510 cycle  1001                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17520 cycle  1002     arg  310354980 3986911195   73733128
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17530 cycle  1003                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17540 cycle  1004                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17550 cycle  1005                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17560 cycle  1006                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17570 cycle  1007                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17580 cycle  1008                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17590 cycle  1009                                          res      89343
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17600 cycle  1010                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17610 cycle  1011                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17620 cycle  1012                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17630 cycle  1013     arg  226325018 2620003128 1092827778
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17640 cycle  1014                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17650 cycle  1015                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17660 cycle  1016                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17670 cycle  1017                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17680 cycle  1018                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17690 cycle  1019                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17700 cycle  1020                                          res      99286
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17710 cycle  1021     arg  677014096 1367906979 3527664548
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17720 cycle  1022                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17730 cycle  1023                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17740 cycle  1024                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17750 cycle  1025                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17760 cycle  1026                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17770 cycle  1027                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17780 cycle  1028                                          res     122398
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17790 cycle  1029                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17800 cycle  1030                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17810 cycle  1031                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17820 cycle  1032     arg 2205169926  705921108  770916443
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17830 cycle  1033                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17840 cycle  1034                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17850 cycle  1035                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17860 cycle  1036                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17870 cycle  1037                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17880 cycle  1038                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17890 cycle  1039                                          res     101293
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17900 cycle  1040     arg 2758228296  469299767 4229821432
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17910 cycle  1041                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17920 cycle  1042                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17930 cycle  1043                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17940 cycle  1044                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17950 cycle  1045                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17960 cycle  1046                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17970 cycle  1047                                          res     139218
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17980 cycle  1048     arg 2832640337 3249460611 3449742235
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   17990 cycle  1049                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18000 cycle  1050                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18010 cycle  1051                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18020 cycle  1052                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18030 cycle  1053                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18040 cycle  1054                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18050 cycle  1055                                          res     168960
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18060 cycle  1056                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18070 cycle  1057                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18080 cycle  1058                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18090 cycle  1059     arg 2111800059 2811083599  407742000
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18100 cycle  1060                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18110 cycle  1061                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18120 cycle  1062                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18130 cycle  1063                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18140 cycle  1064                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18150 cycle  1065                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18160 cycle  1066                                          res     119165
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18170 cycle  1067     arg 1853954269  594208838 2967605089
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18180 cycle  1068                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18190 cycle  1069                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18200 cycle  1070                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18210 cycle  1071                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18220 cycle  1072                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18230 cycle  1073                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18240 cycle  1074                                          res     121908
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18250 cycle  1075     arg 2867950421 2542507823   97406987
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18260 cycle  1076                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18270 cycle  1077                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18280 cycle  1078                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18290 cycle  1079                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18300 cycle  1080                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18310 cycle  1081                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18320 cycle  1082                                          res     113845
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18330 cycle  1083     arg 1775381715 2487595304 4108085737
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18340 cycle  1084                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18350 cycle  1085                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18360 cycle  1086                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18370 cycle  1087                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18380 cycle  1088                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18390 cycle  1089                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18400 cycle  1090                                          res     156104
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18410 cycle  1091                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18420 cycle  1092                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18430 cycle  1093                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18440 cycle  1094     arg 3789284803 3928757204 3526983076
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18450 cycle  1095                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18460 cycle  1096                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18470 cycle  1097                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18480 cycle  1098                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18490 cycle  1099                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18500 cycle  1100                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18510 cycle  1101                                          res     183624
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18520 cycle  1102                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18530 cycle  1103                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18540 cycle  1104                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18550 cycle  1105     arg  133089295 1102070915 3496669088
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18560 cycle  1106                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18570 cycle  1107                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18580 cycle  1108                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18590 cycle  1109                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18600 cycle  1110                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18610 cycle  1111                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18620 cycle  1112                                          res     103865
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18630 cycle  1113     arg 3756247999 2733300549 1002192503
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18640 cycle  1114                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18650 cycle  1115                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18660 cycle  1116                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18670 cycle  1117                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18680 cycle  1118                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18690 cycle  1119                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18700 cycle  1120                                          res     145225
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18710 cycle  1121                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18720 cycle  1122     arg 2087127800 3811720134 3053541740
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18730 cycle  1123                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18740 cycle  1124                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18750 cycle  1125                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18760 cycle  1126                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18770 cycle  1127                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18780 cycle  1128                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18790 cycle  1129                                          res     162682
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18800 cycle  1130     arg 2562548529 1309736604 1580358844
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18810 cycle  1131                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18820 cycle  1132                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18830 cycle  1133                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18840 cycle  1134                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18850 cycle  1135                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18860 cycle  1136                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18870 cycle  1137                                          res     126564
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18880 cycle  1138     arg  120400910  887383657 1499152562
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18890 cycle  1139                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18900 cycle  1140                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18910 cycle  1141                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18920 cycle  1142                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18930 cycle  1143                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18940 cycle  1144                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18950 cycle  1145                                          res      79478
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18960 cycle  1146     arg 1122530437 3579580330 2483548456
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18970 cycle  1147                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18980 cycle  1148                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   18990 cycle  1149                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19000 cycle  1150                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19010 cycle  1151                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19020 cycle  1152                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19030 cycle  1153                                          res     143168
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19040 cycle  1154                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19050 cycle  1155                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19060 cycle  1156                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19070 cycle  1157     arg 3924251091 1561402042 2112584955
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19080 cycle  1158                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19090 cycle  1159                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19100 cycle  1160                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19110 cycle  1161                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19120 cycle  1162                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19130 cycle  1163                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19140 cycle  1164                                          res     148119
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19150 cycle  1165     arg 3776007618 1716005068 3102086001
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19160 cycle  1166                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19170 cycle  1167                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19180 cycle  1168                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19190 cycle  1169                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19200 cycle  1170                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19210 cycle  1171                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19220 cycle  1172                                          res     158569
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19230 cycle  1173                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19240 cycle  1174                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19250 cycle  1175                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19260 cycle  1176     arg 1038305403 1604047039 1216461969
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19270 cycle  1177                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19280 cycle  1178                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19290 cycle  1179                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19300 cycle  1180                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19310 cycle  1181                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19320 cycle  1182                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19330 cycle  1183                                          res     107149
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19340 cycle  1184     arg 2896782169 1062450302 2854056788
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19350 cycle  1185                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19360 cycle  1186                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19370 cycle  1187                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19380 cycle  1188                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19390 cycle  1189                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19400 cycle  1190                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19410 cycle  1191                                          res     139839
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19420 cycle  1192     arg  618539081 4093279719 2453319460
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19430 cycle  1193                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19440 cycle  1194                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19450 cycle  1195                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19460 cycle  1196                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19470 cycle  1197                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19480 cycle  1198                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19490 cycle  1199                                          res     138378
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19500 cycle  1200                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19510 cycle  1201     arg 3705577913 3405692821  999508599
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19520 cycle  1202                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19530 cycle  1203                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19540 cycle  1204                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19550 cycle  1205                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19560 cycle  1206                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19570 cycle  1207                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19580 cycle  1208                                          res     150846
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19590 cycle  1209                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19600 cycle  1210                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19610 cycle  1211                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19620 cycle  1212                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19630 cycle  1213                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19640 cycle  1214                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19650 cycle  1215                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19660 cycle  1216                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19670 cycle  1217                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19680 cycle  1218                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19690 cycle  1219                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19700 cycle  1220                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19710 cycle  1221                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19720 cycle  1222                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19730 cycle  1223                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19740 cycle  1224                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19750 cycle  1225                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19760 cycle  1226                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19770 cycle  1227                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19780 cycle  1228                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19790 cycle  1229                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19800 cycle  1230                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19810 cycle  1231                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19820 cycle  1232                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19830 cycle  1233                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19840 cycle  1234                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19850 cycle  1235                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19860 cycle  1236                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19870 cycle  1237                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19880 cycle  1238                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19890 cycle  1239                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19900 cycle  1240                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19910 cycle  1241                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19920 cycle  1242                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19930 cycle  1243                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19940 cycle  1244                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19950 cycle  1245                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19960 cycle  1246                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19970 cycle  1247                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19980 cycle  1248                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   19990 cycle  1249                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20000 cycle  1250                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20010 cycle  1251                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20020 cycle  1252                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20030 cycle  1253                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20040 cycle  1254                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20050 cycle  1255                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20060 cycle  1256                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20070 cycle  1257                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20080 cycle  1258                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20090 cycle  1259                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20100 cycle  1260                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20110 cycle  1261                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20120 cycle  1262                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20130 cycle  1263                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20140 cycle  1264                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20150 cycle  1265                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20160 cycle  1266                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20170 cycle  1267                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20180 cycle  1268                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20190 cycle  1269                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20200 cycle  1270                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20210 cycle  1271                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20220 cycle  1272                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20230 cycle  1273                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20240 cycle  1274                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20250 cycle  1275                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20260 cycle  1276                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20270 cycle  1277                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20280 cycle  1278                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20290 cycle  1279                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20300 cycle  1280                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20310 cycle  1281                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20320 cycle  1282                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20330 cycle  1283                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20340 cycle  1284                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20350 cycle  1285                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20360 cycle  1286                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20370 cycle  1287                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20380 cycle  1288                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20390 cycle  1289                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20400 cycle  1290                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20410 cycle  1291                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20420 cycle  1292                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20430 cycle  1293                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20440 cycle  1294                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20450 cycle  1295                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20460 cycle  1296                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20470 cycle  1297                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20480 cycle  1298                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20490 cycle  1299                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20500 cycle  1300                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20510 cycle  1301                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20520 cycle  1302                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20530 cycle  1303                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20540 cycle  1304                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20550 cycle  1305                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20560 cycle  1306                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20570 cycle  1307                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20580 cycle  1308                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20590 cycle  1309                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20600 cycle  1310                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20610 cycle  1311                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20620 cycle  1312                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20630 cycle  1313                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20640 cycle  1314                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20650 cycle  1315                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20660 cycle  1316                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20670 cycle  1317                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20680 cycle  1318                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20690 cycle  1319                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20700 cycle  1320                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20710 cycle  1321                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20720 cycle  1322                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20730 cycle  1323                                         
testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1 time   20740 cycle  1324                                         
--------------------------------------------------
Running tb.i_shift_register_with_valid_tb1.run
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20750 cycle     0                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20760 cycle     1                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20770 cycle     2                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20780 cycle     3 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20790 cycle     4 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20800 cycle     5 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20810 cycle     6     in_data       e6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20820 cycle     7                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20830 cycle     8     in_data       fc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20840 cycle     9     in_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20850 cycle    10     in_data       c2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20860 cycle    11                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20870 cycle    12                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20880 cycle    13                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20890 cycle    14     in_data       e2 out_data       e6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20900 cycle    15     in_data       98
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20910 cycle    16                      out_data       fc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20920 cycle    17     in_data       bd out_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20930 cycle    18                      out_data       c2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20940 cycle    19     in_data       89
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20950 cycle    20     in_data       ac
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20960 cycle    21     in_data       3b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20970 cycle    22                      out_data       e2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20980 cycle    23                      out_data       98
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   20990 cycle    24     in_data       f2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21000 cycle    25                      out_data       bd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21010 cycle    26     in_data       41
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21020 cycle    27     in_data       fa out_data       89
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21030 cycle    28     in_data       ff out_data       ac
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21040 cycle    29     in_data       e8 out_data       3b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21050 cycle    30                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21060 cycle    31                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21070 cycle    32                      out_data       f2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21080 cycle    33 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21090 cycle    34 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21100 cycle    35 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21110 cycle    36     in_data       12
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21120 cycle    37                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21130 cycle    38                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21140 cycle    39                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21150 cycle    40                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21160 cycle    41     in_data       1e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21170 cycle    42     in_data       eb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21180 cycle    43                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21190 cycle    44     in_data       7c out_data       12
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21200 cycle    45                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21210 cycle    46     in_data       37
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21220 cycle    47                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21230 cycle    48     in_data       4a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21240 cycle    49                      out_data       1e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21250 cycle    50                      out_data       eb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21260 cycle    51     in_data       1a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21270 cycle    52     in_data       ec out_data       7c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21280 cycle    53                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21290 cycle    54                      out_data       37
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21300 cycle    55     in_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21310 cycle    56     in_data       78 out_data       4a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21320 cycle    57     in_data       27
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21330 cycle    58                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21340 cycle    59                      out_data       1a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21350 cycle    60                      out_data       ec
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21360 cycle    61                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21370 cycle    62                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21380 cycle    63 rst                  out_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21390 cycle    64 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21400 cycle    65 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21410 cycle    66                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21420 cycle    67                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21430 cycle    68     in_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21440 cycle    69     in_data       2e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21450 cycle    70                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21460 cycle    71     in_data       75
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21470 cycle    72     in_data       95
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21480 cycle    73     in_data       7c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21490 cycle    74     in_data       c9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21500 cycle    75                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21510 cycle    76     in_data       ad out_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21520 cycle    77                      out_data       2e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21530 cycle    78     in_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21540 cycle    79                      out_data       75
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21550 cycle    80                      out_data       95
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21560 cycle    81     in_data       ca out_data       7c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21570 cycle    82                      out_data       c9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21580 cycle    83     in_data       b0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21590 cycle    84                      out_data       ad
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21600 cycle    85     in_data       ac
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21610 cycle    86     in_data       d7 out_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21620 cycle    87     in_data       0d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21630 cycle    88                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21640 cycle    89                      out_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21650 cycle    90                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21660 cycle    91                      out_data       b0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21670 cycle    92                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21680 cycle    93 rst                  out_data       ac
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21690 cycle    94 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21700 cycle    95 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21710 cycle    96                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21720 cycle    97                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21730 cycle    98                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21740 cycle    99                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21750 cycle   100                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21760 cycle   101                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21770 cycle   102                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21780 cycle   103                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21790 cycle   104     in_data       e8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21800 cycle   105     in_data       d1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21810 cycle   106     in_data       df
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21820 cycle   107     in_data       58
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21830 cycle   108                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21840 cycle   109                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21850 cycle   110     in_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21860 cycle   111     in_data       4d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21870 cycle   112                      out_data       e8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21880 cycle   113                      out_data       d1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21890 cycle   114     in_data       39 out_data       df
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21900 cycle   115     in_data       31 out_data       58
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21910 cycle   116     in_data       fe
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21920 cycle   117     in_data       0f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21930 cycle   118                      out_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21940 cycle   119                      out_data       4d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21950 cycle   120                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21960 cycle   121                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21970 cycle   122                      out_data       39
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21980 cycle   123 rst                  out_data       31
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   21990 cycle   124 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22000 cycle   125 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22010 cycle   126     in_data       49
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22020 cycle   127                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22030 cycle   128     in_data       78
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22040 cycle   129     in_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22050 cycle   130                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22060 cycle   131                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22070 cycle   132                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22080 cycle   133                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22090 cycle   134     in_data       a0 out_data       49
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22100 cycle   135                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22110 cycle   136                      out_data       78
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22120 cycle   137                      out_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22130 cycle   138     in_data       d1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22140 cycle   139     in_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22150 cycle   140                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22160 cycle   141                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22170 cycle   142     in_data       48 out_data       a0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22180 cycle   143     in_data       31
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22190 cycle   144     in_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22200 cycle   145                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22210 cycle   146     in_data       7e out_data       d1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22220 cycle   147                      out_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22230 cycle   148     in_data       e8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22240 cycle   149     in_data       0a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22250 cycle   150                      out_data       48
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22260 cycle   151                      out_data       31
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22270 cycle   152                      out_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22280 cycle   153 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22290 cycle   154 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22300 cycle   155 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22310 cycle   156     in_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22320 cycle   157                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22330 cycle   158                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22340 cycle   159     in_data       2f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22350 cycle   160                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22360 cycle   161                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22370 cycle   162                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22380 cycle   163     in_data       6f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22390 cycle   164                      out_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22400 cycle   165                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22410 cycle   166                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22420 cycle   167                      out_data       2f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22430 cycle   168     in_data       31
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22440 cycle   169     in_data       55
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22450 cycle   170     in_data       5e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22460 cycle   171                      out_data       6f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22470 cycle   172     in_data       82
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22480 cycle   173                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22490 cycle   174     in_data       32
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22500 cycle   175                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22510 cycle   176                      out_data       31
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22520 cycle   177     in_data       8d out_data       55
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22530 cycle   178                      out_data       5e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22540 cycle   179                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22550 cycle   180                      out_data       82
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22560 cycle   181                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22570 cycle   182                      out_data       32
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22580 cycle   183 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22590 cycle   184 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22600 cycle   185 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22610 cycle   186     in_data       23
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22620 cycle   187                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22630 cycle   188                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22640 cycle   189                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22650 cycle   190                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22660 cycle   191     in_data       9b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22670 cycle   192     in_data       6b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22680 cycle   193     in_data       e3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22690 cycle   194                      out_data       23
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22700 cycle   195     in_data       e0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22710 cycle   196     in_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22720 cycle   197     in_data       26
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22730 cycle   198                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22740 cycle   199                      out_data       9b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22750 cycle   200     in_data       f7 out_data       6b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22760 cycle   201                      out_data       e3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22770 cycle   202                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22780 cycle   203     in_data       1d out_data       e0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22790 cycle   204                      out_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22800 cycle   205     in_data       9e out_data       26
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22810 cycle   206                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22820 cycle   207                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22830 cycle   208     in_data       50 out_data       f7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22840 cycle   209                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22850 cycle   210                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22860 cycle   211                      out_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22870 cycle   212                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22880 cycle   213 rst                  out_data       9e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22890 cycle   214 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22900 cycle   215 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22910 cycle   216     in_data       b8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22920 cycle   217     in_data       a0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22930 cycle   218                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22940 cycle   219                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22950 cycle   220                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22960 cycle   221     in_data       d6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22970 cycle   222     in_data       a9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22980 cycle   223                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   22990 cycle   224     in_data       b6 out_data       b8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23000 cycle   225     in_data       5a out_data       a0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23010 cycle   226     in_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23020 cycle   227     in_data       44
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23030 cycle   228                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23040 cycle   229     in_data       c9 out_data       d6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23050 cycle   230     in_data       85 out_data       a9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23060 cycle   231                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23070 cycle   232     in_data       34 out_data       b6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23080 cycle   233     in_data       51 out_data       5a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23090 cycle   234     in_data       1c out_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23100 cycle   235                      out_data       44
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23110 cycle   236     in_data       2f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23120 cycle   237                      out_data       c9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23130 cycle   238                      out_data       85
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23140 cycle   239                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23150 cycle   240                      out_data       34
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23160 cycle   241                      out_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23170 cycle   242                      out_data       1c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23180 cycle   243 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23190 cycle   244 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23200 cycle   245 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23210 cycle   246     in_data       4b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23220 cycle   247     in_data       84
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23230 cycle   248     in_data       13
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23240 cycle   249                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23250 cycle   250     in_data       2a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23260 cycle   251                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23270 cycle   252                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23280 cycle   253     in_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23290 cycle   254                      out_data       4b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23300 cycle   255     in_data       cb out_data       84
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23310 cycle   256                      out_data       13
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23320 cycle   257     in_data       04
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23330 cycle   258                      out_data       2a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23340 cycle   259     in_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23350 cycle   260     in_data       9e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23360 cycle   261     in_data       c0 out_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23370 cycle   262     in_data       bb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23380 cycle   263     in_data       b2 out_data       cb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23390 cycle   264                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23400 cycle   265                      out_data       04
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23410 cycle   266                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23420 cycle   267     in_data       0e out_data       45
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23430 cycle   268     in_data       d9 out_data       9e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23440 cycle   269                      out_data       c0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23450 cycle   270                      out_data       bb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23460 cycle   271                      out_data       b2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23470 cycle   272                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23480 cycle   273 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23490 cycle   274 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23500 cycle   275 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23510 cycle   276     in_data       fc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23520 cycle   277     in_data       5f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23530 cycle   278                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23540 cycle   279     in_data       fb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23550 cycle   280     in_data       a6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23560 cycle   281     in_data       ef
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23570 cycle   282                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23580 cycle   283                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23590 cycle   284                      out_data       fc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23600 cycle   285                      out_data       5f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23610 cycle   286     in_data       3e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23620 cycle   287     in_data       46 out_data       fb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23630 cycle   288                      out_data       a6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23640 cycle   289     in_data       f4 out_data       ef
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23650 cycle   290                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23660 cycle   291     in_data       70
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23670 cycle   292                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23680 cycle   293     in_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23690 cycle   294                      out_data       3e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23700 cycle   295     in_data       4a out_data       46
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23710 cycle   296     in_data       88
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23720 cycle   297                      out_data       f4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23730 cycle   298                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23740 cycle   299                      out_data       70
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23750 cycle   300                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23760 cycle   301                      out_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23770 cycle   302                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23780 cycle   303 rst                  out_data       4a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23790 cycle   304 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23800 cycle   305 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23810 cycle   306                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23820 cycle   307     in_data       c1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23830 cycle   308     in_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23840 cycle   309                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23850 cycle   310                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23860 cycle   311                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23870 cycle   312     in_data       8a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23880 cycle   313                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23890 cycle   314     in_data       4e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23900 cycle   315                      out_data       c1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23910 cycle   316                      out_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23920 cycle   317                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23930 cycle   318     in_data       f8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23940 cycle   319     in_data       cb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23950 cycle   320                      out_data       8a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23960 cycle   321                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23970 cycle   322     in_data       a1 out_data       4e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23980 cycle   323     in_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   23990 cycle   324                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24000 cycle   325                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24010 cycle   326                      out_data       f8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24020 cycle   327     in_data       95 out_data       cb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24030 cycle   328     in_data       05
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24040 cycle   329                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24050 cycle   330                      out_data       a1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24060 cycle   331                      out_data       25
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24070 cycle   332                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24080 cycle   333 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24090 cycle   334 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24100 cycle   335 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24110 cycle   336     in_data       68
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24120 cycle   337     in_data       eb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24130 cycle   338     in_data       52
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24140 cycle   339     in_data       86
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24150 cycle   340                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24160 cycle   341                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24170 cycle   342                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24180 cycle   343                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24190 cycle   344                      out_data       68
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24200 cycle   345     in_data       8f out_data       eb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24210 cycle   346     in_data       81 out_data       52
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24220 cycle   347                      out_data       86
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24230 cycle   348     in_data       2a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24240 cycle   349                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24250 cycle   350                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24260 cycle   351                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24270 cycle   352                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24280 cycle   353     in_data       72 out_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24290 cycle   354     in_data       b5 out_data       81
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24300 cycle   355     in_data       ac
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24310 cycle   356                      out_data       2a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24320 cycle   357                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24330 cycle   358                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24340 cycle   359     in_data       73
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24350 cycle   360                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24360 cycle   361                      out_data       72
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24370 cycle   362                      out_data       b5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24380 cycle   363 rst                  out_data       ac
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24390 cycle   364 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24400 cycle   365 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24410 cycle   366                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24420 cycle   367     in_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24430 cycle   368     in_data       fd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24440 cycle   369                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24450 cycle   370                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24460 cycle   371     in_data       87
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24470 cycle   372     in_data       2c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24480 cycle   373     in_data       22
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24490 cycle   374     in_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24500 cycle   375     in_data       b0 out_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24510 cycle   376                      out_data       fd
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24520 cycle   377                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24530 cycle   378                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24540 cycle   379     in_data       df out_data       87
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24550 cycle   380                      out_data       2c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24560 cycle   381     in_data       5c out_data       22
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24570 cycle   382                      out_data       83
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24580 cycle   383                      out_data       b0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24590 cycle   384     in_data       f9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24600 cycle   385     in_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24610 cycle   386     in_data       6b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24620 cycle   387     in_data       96 out_data       df
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24630 cycle   388     in_data       11
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24640 cycle   389                      out_data       5c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24650 cycle   390                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24660 cycle   391                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24670 cycle   392                      out_data       f9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24680 cycle   393 rst                  out_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24690 cycle   394 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24700 cycle   395 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24710 cycle   396     in_data       7b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24720 cycle   397     in_data       c5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24730 cycle   398                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24740 cycle   399     in_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24750 cycle   400                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24760 cycle   401                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24770 cycle   402     in_data       29
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24780 cycle   403     in_data       26
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24790 cycle   404                      out_data       7b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24800 cycle   405                      out_data       c5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24810 cycle   406                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24820 cycle   407                      out_data       d7
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24830 cycle   408     in_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24840 cycle   409                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24850 cycle   410                      out_data       29
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24860 cycle   411     in_data       8d out_data       26
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24870 cycle   412     in_data       3b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24880 cycle   413     in_data       4c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24890 cycle   414                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24900 cycle   415                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24910 cycle   416     in_data       0f out_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24920 cycle   417     in_data       d0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24930 cycle   418                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24940 cycle   419     in_data       ee out_data       8d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24950 cycle   420                      out_data       3b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24960 cycle   421                      out_data       4c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24970 cycle   422                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24980 cycle   423 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   24990 cycle   424 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25000 cycle   425 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25010 cycle   426                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25020 cycle   427                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25030 cycle   428     in_data       b3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25040 cycle   429                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25050 cycle   430     in_data       14
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25060 cycle   431                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25070 cycle   432     in_data       ae
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25080 cycle   433                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25090 cycle   434                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25100 cycle   435                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25110 cycle   436                      out_data       b3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25120 cycle   437     in_data       37
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25130 cycle   438     in_data       07 out_data       14
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25140 cycle   439                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25150 cycle   440     in_data       1b out_data       ae
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25160 cycle   441     in_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25170 cycle   442                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25180 cycle   443                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25190 cycle   444     in_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25200 cycle   445     in_data       19 out_data       37
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25210 cycle   446     in_data       91 out_data       07
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25220 cycle   447     in_data       c2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25230 cycle   448     in_data       f0 out_data       1b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25240 cycle   449     in_data       18 out_data       ca
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25250 cycle   450                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25260 cycle   451                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25270 cycle   452                      out_data       1d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25280 cycle   453 rst                  out_data       19
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25290 cycle   454 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25300 cycle   455 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25310 cycle   456     in_data       ee
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25320 cycle   457     in_data       67
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25330 cycle   458     in_data       d8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25340 cycle   459     in_data       42
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25350 cycle   460                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25360 cycle   461     in_data       dc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25370 cycle   462     in_data       b1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25380 cycle   463     in_data       c8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25390 cycle   464                      out_data       ee
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25400 cycle   465     in_data       3b out_data       67
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25410 cycle   466                      out_data       d8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25420 cycle   467                      out_data       42
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25430 cycle   468                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25440 cycle   469     in_data       a0 out_data       dc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25450 cycle   470     in_data       37 out_data       b1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25460 cycle   471     in_data       71 out_data       c8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25470 cycle   472     in_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25480 cycle   473                      out_data       3b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25490 cycle   474                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25500 cycle   475     in_data       6c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25510 cycle   476                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25520 cycle   477                      out_data       a0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25530 cycle   478                      out_data       37
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25540 cycle   479     in_data       ed out_data       71
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25550 cycle   480                      out_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25560 cycle   481                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25570 cycle   482                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25580 cycle   483 rst                  out_data       6c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25590 cycle   484 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25600 cycle   485 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25610 cycle   486     in_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25620 cycle   487                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25630 cycle   488     in_data       e3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25640 cycle   489                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25650 cycle   490     in_data       6e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25660 cycle   491                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25670 cycle   492                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25680 cycle   493     in_data       33
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25690 cycle   494     in_data       75 out_data       c4
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25700 cycle   495                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25710 cycle   496     in_data       50 out_data       e3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25720 cycle   497     in_data       15
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25730 cycle   498     in_data       b9 out_data       6e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25740 cycle   499                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25750 cycle   500                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25760 cycle   501                      out_data       33
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25770 cycle   502     in_data       4a out_data       75
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25780 cycle   503                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25790 cycle   504     in_data       3b out_data       50
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25800 cycle   505     in_data       d8 out_data       15
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25810 cycle   506     in_data       c8 out_data       b9
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25820 cycle   507     in_data       c0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25830 cycle   508                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25840 cycle   509                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25850 cycle   510                      out_data       4a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25860 cycle   511                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25870 cycle   512                      out_data       3b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25880 cycle   513 rst                  out_data       d8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25890 cycle   514 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25900 cycle   515 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25910 cycle   516                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25920 cycle   517                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25930 cycle   518                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25940 cycle   519     in_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25950 cycle   520                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25960 cycle   521     in_data       c1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25970 cycle   522                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25980 cycle   523                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   25990 cycle   524                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26000 cycle   525                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26010 cycle   526                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26020 cycle   527                      out_data       96
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26030 cycle   528     in_data       ef
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26040 cycle   529     in_data       60 out_data       c1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26050 cycle   530                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26060 cycle   531                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26070 cycle   532                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26080 cycle   533                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26090 cycle   534     in_data       e5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26100 cycle   535                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26110 cycle   536     in_data       09 out_data       ef
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26120 cycle   537     in_data       23 out_data       60
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26130 cycle   538                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26140 cycle   539                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26150 cycle   540                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26160 cycle   541                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26170 cycle   542                      out_data       e5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26180 cycle   543 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26190 cycle   544 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26200 cycle   545 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26210 cycle   546                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26220 cycle   547                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26230 cycle   548     in_data       f1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26240 cycle   549     in_data       89
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26250 cycle   550                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26260 cycle   551                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26270 cycle   552     in_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26280 cycle   553                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26290 cycle   554     in_data       7c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26300 cycle   555                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26310 cycle   556     in_data       51 out_data       f1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26320 cycle   557                      out_data       89
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26330 cycle   558     in_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26340 cycle   559                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26350 cycle   560                      out_data       17
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26360 cycle   561                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26370 cycle   562     in_data       49 out_data       7c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26380 cycle   563     in_data       ae
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26390 cycle   564     in_data       9b out_data       51
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26400 cycle   565     in_data       07
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26410 cycle   566     in_data       7f out_data       6d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26420 cycle   567     in_data       2e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26430 cycle   568     in_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26440 cycle   569     in_data       57
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26450 cycle   570                      out_data       49
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26460 cycle   571                      out_data       ae
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26470 cycle   572                      out_data       9b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26480 cycle   573 rst                  out_data       07
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26490 cycle   574 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26500 cycle   575 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26510 cycle   576     in_data       f0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26520 cycle   577     in_data       c1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26530 cycle   578                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26540 cycle   579     in_data       1a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26550 cycle   580                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26560 cycle   581     in_data       0d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26570 cycle   582     in_data       76
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26580 cycle   583     in_data       a2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26590 cycle   584     in_data       ee out_data       f0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26600 cycle   585                      out_data       c1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26610 cycle   586                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26620 cycle   587                      out_data       1a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26630 cycle   588                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26640 cycle   589     in_data       8b out_data       0d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26650 cycle   590     in_data       36 out_data       76
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26660 cycle   591                      out_data       a2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26670 cycle   592     in_data       8f out_data       ee
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26680 cycle   593     in_data       79
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26690 cycle   594                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26700 cycle   595     in_data       c6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26710 cycle   596     in_data       03
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26720 cycle   597                      out_data       8b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26730 cycle   598     in_data       86 out_data       36
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26740 cycle   599     in_data       74
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26750 cycle   600                      out_data       8f
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26760 cycle   601                      out_data       79
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26770 cycle   602                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26780 cycle   603 rst                  out_data       c6
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26790 cycle   604 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26800 cycle   605 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26810 cycle   606     in_data       c8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26820 cycle   607                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26830 cycle   608     in_data       f5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26840 cycle   609     in_data       7c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26850 cycle   610                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26860 cycle   611                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26870 cycle   612     in_data       ae
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26880 cycle   613                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26890 cycle   614                      out_data       c8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26900 cycle   615                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26910 cycle   616     in_data       30 out_data       f5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26920 cycle   617     in_data       89 out_data       7c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26930 cycle   618     in_data       16
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26940 cycle   619                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26950 cycle   620     in_data       6c out_data       ae
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26960 cycle   621                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26970 cycle   622                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26980 cycle   623     in_data       7e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   26990 cycle   624                      out_data       30
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27000 cycle   625     in_data       d2 out_data       89
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27010 cycle   626     in_data       5d out_data       16
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27020 cycle   627     in_data       a5
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27030 cycle   628     in_data       cf out_data       6c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27040 cycle   629     in_data       ef
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27050 cycle   630                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27060 cycle   631                      out_data       7e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27070 cycle   632                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27080 cycle   633 rst                  out_data       d2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27090 cycle   634 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27100 cycle   635 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27110 cycle   636     in_data       08
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27120 cycle   637                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27130 cycle   638     in_data       b3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27140 cycle   639                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27150 cycle   640     in_data       d0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27160 cycle   641                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27170 cycle   642                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27180 cycle   643                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27190 cycle   644                      out_data       08
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27200 cycle   645     in_data       db
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27210 cycle   646                      out_data       b3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27220 cycle   647     in_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27230 cycle   648     in_data       fc out_data       d0
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27240 cycle   649     in_data       61
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27250 cycle   650     in_data       a8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27260 cycle   651                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27270 cycle   652                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27280 cycle   653     in_data       4c out_data       db
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27290 cycle   654     in_data       0d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27300 cycle   655     in_data       eb out_data       18
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27310 cycle   656                      out_data       fc
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27320 cycle   657     in_data       65 out_data       61
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27330 cycle   658                      out_data       a8
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27340 cycle   659                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27350 cycle   660                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27360 cycle   661                      out_data       4c
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27370 cycle   662                      out_data       0d
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27380 cycle   663 rst                  out_data       eb
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27390 cycle   664 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27400 cycle   665 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27410 cycle   666                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27420 cycle   667     in_data       4e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27430 cycle   668                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27440 cycle   669                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27450 cycle   670     in_data       02
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27460 cycle   671                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27470 cycle   672                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27480 cycle   673                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27490 cycle   674     in_data       82
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27500 cycle   675     in_data       33 out_data       4e
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27510 cycle   676                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27520 cycle   677                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27530 cycle   678                      out_data       02
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27540 cycle   679     in_data       8a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27550 cycle   680     in_data       c2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27560 cycle   681                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27570 cycle   682     in_data       2b out_data       82
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27580 cycle   683                      out_data       33
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27590 cycle   684     in_data       e3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27600 cycle   685     in_data       da
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27610 cycle   686     in_data       40
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27620 cycle   687                      out_data       8a
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27630 cycle   688                      out_data       c2
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27640 cycle   689                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27650 cycle   690                      out_data       2b
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27660 cycle   691                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27670 cycle   692                      out_data       e3
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27680 cycle   693 rst                  out_data       da
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27690 cycle   694 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27700 cycle   695 rst                 
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27710 cycle   696     in_data       94
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27720 cycle   697     in_data       20
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27730 cycle   698                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27740 cycle   699                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27750 cycle   700                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27760 cycle   701     in_data       81
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27770 cycle   702                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27780 cycle   703     in_data       36
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27790 cycle   704     in_data       87 out_data       94
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27800 cycle   705     in_data       a1 out_data       20
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27810 cycle   706     in_data       ed
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27820 cycle   707                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27830 cycle   708                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27840 cycle   709     in_data       19 out_data       81
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27850 cycle   710     in_data       79
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27860 cycle   711     in_data       32 out_data       36
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27870 cycle   712     in_data       17 out_data       87
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27880 cycle   713                      out_data       a1
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27890 cycle   714                      out_data       ed
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27900 cycle   715                     
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27910 cycle   716     in_data       bf
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27920 cycle   717                      out_data       19
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27930 cycle   718     in_data       7e out_data       79
testbenches/shift_register_with_valid_tb.sv width 8 depth 8 time   27940 cycle   719                      out_data       32
--------------------------------------------------
Running tb.i_shift_register_with_valid_tb2.run
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   27950 cycle     0                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   27960 cycle     1                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   27970 cycle     2                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   27980 cycle     3 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   27990 cycle     4 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28000 cycle     5 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28010 cycle     6                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28020 cycle     7                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28030 cycle     8     in_data    021e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28040 cycle     9                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28050 cycle    10                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28060 cycle    11                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28070 cycle    12                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28080 cycle    13     in_data    0020a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28090 cycle    14     in_data    15f1a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28100 cycle    15                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28110 cycle    16     in_data    01b59
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28120 cycle    17     in_data    13687
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28130 cycle    18     in_data    0172c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28140 cycle    19                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28150 cycle    20                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28160 cycle    21     in_data    04abc out_data    021e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28170 cycle    22     in_data    1850f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28180 cycle    23     in_data    0457d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28190 cycle    24     in_data    12ff6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28200 cycle    25     in_data    11d3a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28210 cycle    26     in_data    08b40 out_data    0020a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28220 cycle    27                      out_data    15f1a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28230 cycle    28     in_data    11352
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28240 cycle    29                      out_data    01b59
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28250 cycle    30                      out_data    13687
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28260 cycle    31     in_data    0a1ad out_data    0172c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28270 cycle    32     in_data    05eb1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28280 cycle    33                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28290 cycle    34     in_data    0d878 out_data    04abc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28300 cycle    35     in_data    04468 out_data    1850f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28310 cycle    36                      out_data    0457d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28320 cycle    37                      out_data    12ff6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28330 cycle    38                      out_data    11d3a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28340 cycle    39     in_data    0b69e out_data    08b40
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28350 cycle    40     in_data    0aba4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28360 cycle    41                      out_data    11352
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28370 cycle    42     in_data    004eb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28380 cycle    43     in_data    1d8e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28390 cycle    44     in_data    16c1c out_data    0a1ad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28400 cycle    45                      out_data    05eb1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28410 cycle    46                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28420 cycle    47                      out_data    0d878
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28430 cycle    48 rst                  out_data    04468
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28440 cycle    49 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28450 cycle    50 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28460 cycle    51     in_data    10b47
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28470 cycle    52                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28480 cycle    53                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28490 cycle    54                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28500 cycle    55                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28510 cycle    56                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28520 cycle    57     in_data    1aa10
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28530 cycle    58                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28540 cycle    59                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28550 cycle    60                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28560 cycle    61     in_data    0196a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28570 cycle    62                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28580 cycle    63                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28590 cycle    64                      out_data    10b47
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28600 cycle    65                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28610 cycle    66     in_data    03432
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28620 cycle    67                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28630 cycle    68     in_data    1a585
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28640 cycle    69                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28650 cycle    70     in_data    03856 out_data    1aa10
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28660 cycle    71     in_data    1dfd5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28670 cycle    72     in_data    0ae96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28680 cycle    73     in_data    00117
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28690 cycle    74                      out_data    0196a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28700 cycle    75                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28710 cycle    76     in_data    0f0f4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28720 cycle    77     in_data    06a9f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28730 cycle    78     in_data    0f4a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28740 cycle    79                      out_data    03432
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28750 cycle    80                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28760 cycle    81                      out_data    1a585
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28770 cycle    82                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28780 cycle    83                      out_data    03856
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28790 cycle    84                      out_data    1dfd5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28800 cycle    85                      out_data    0ae96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28810 cycle    86                      out_data    00117
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28820 cycle    87                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28830 cycle    88     in_data    1c2ac
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28840 cycle    89                      out_data    0f0f4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28850 cycle    90                      out_data    06a9f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28860 cycle    91                      out_data    0f4a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28870 cycle    92                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28880 cycle    93 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28890 cycle    94 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28900 cycle    95 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28910 cycle    96                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28920 cycle    97     in_data    1fa66
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28930 cycle    98                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28940 cycle    99     in_data    1ac70
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28950 cycle   100                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28960 cycle   101                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28970 cycle   102                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28980 cycle   103     in_data    142e6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   28990 cycle   104                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29000 cycle   105     in_data    11e99
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29010 cycle   106     in_data    10015
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29020 cycle   107                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29030 cycle   108                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29040 cycle   109     in_data    1ff12
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29050 cycle   110     in_data    04526 out_data    1fa66
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29060 cycle   111     in_data    17c91
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29070 cycle   112     in_data    0d4d3 out_data    1ac70
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29080 cycle   113                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29090 cycle   114                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29100 cycle   115                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29110 cycle   116                      out_data    142e6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29120 cycle   117                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29130 cycle   118                      out_data    11e99
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29140 cycle   119     in_data    0f065 out_data    10015
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29150 cycle   120                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29160 cycle   121                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29170 cycle   122     in_data    0d99b out_data    1ff12
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29180 cycle   123                      out_data    04526
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29190 cycle   124                      out_data    17c91
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29200 cycle   125     in_data    1f722 out_data    0d4d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29210 cycle   126                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29220 cycle   127                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29230 cycle   128     in_data    127c5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29240 cycle   129     in_data    070a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29250 cycle   130                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29260 cycle   131                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29270 cycle   132                      out_data    0f065
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29280 cycle   133                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29290 cycle   134                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29300 cycle   135                      out_data    0d99b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29310 cycle   136                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29320 cycle   137                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29330 cycle   138 rst                  out_data    1f722
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29340 cycle   139 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29350 cycle   140 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29360 cycle   141     in_data    18e90
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29370 cycle   142     in_data    1b816
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29380 cycle   143                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29390 cycle   144     in_data    01f2e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29400 cycle   145     in_data    02cef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29410 cycle   146     in_data    12cce
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29420 cycle   147     in_data    1dee0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29430 cycle   148     in_data    19ab2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29440 cycle   149     in_data    0b82d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29450 cycle   150     in_data    1e706
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29460 cycle   151                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29470 cycle   152                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29480 cycle   153     in_data    113ad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29490 cycle   154                      out_data    18e90
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29500 cycle   155                      out_data    1b816
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29510 cycle   156     in_data    11693
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29520 cycle   157     in_data    11c40 out_data    01f2e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29530 cycle   158     in_data    0b140 out_data    02cef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29540 cycle   159                      out_data    12cce
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29550 cycle   160                      out_data    1dee0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29560 cycle   161                      out_data    19ab2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29570 cycle   162     in_data    081d7 out_data    0b82d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29580 cycle   163     in_data    1b60c out_data    1e706
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29590 cycle   164     in_data    06cc7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29600 cycle   165                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29610 cycle   166     in_data    11963 out_data    113ad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29620 cycle   167                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29630 cycle   168                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29640 cycle   169                      out_data    11693
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29650 cycle   170                      out_data    11c40
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29660 cycle   171                      out_data    0b140
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29670 cycle   172     in_data    0a0c7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29680 cycle   173     in_data    19ac9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29690 cycle   174     in_data    01ae1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29700 cycle   175     in_data    1adb5 out_data    081d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29710 cycle   176     in_data    0fc6d out_data    1b60c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29720 cycle   177                      out_data    06cc7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29730 cycle   178     in_data    04649
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29740 cycle   179                      out_data    11963
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29750 cycle   180                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29760 cycle   181                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29770 cycle   182                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29780 cycle   183 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29790 cycle   184 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29800 cycle   185 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29810 cycle   186                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29820 cycle   187                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29830 cycle   188                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29840 cycle   189     in_data    0ac50
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29850 cycle   190                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29860 cycle   191     in_data    006c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29870 cycle   192                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29880 cycle   193     in_data    11b75
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29890 cycle   194                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29900 cycle   195                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29910 cycle   196     in_data    1f319
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29920 cycle   197                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29930 cycle   198                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29940 cycle   199     in_data    0981f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29950 cycle   200     in_data    07bf3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29960 cycle   201                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29970 cycle   202                      out_data    0ac50
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29980 cycle   203     in_data    0999a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   29990 cycle   204     in_data    0c8b9 out_data    006c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30000 cycle   205                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30010 cycle   206     in_data    1e8e9 out_data    11b75
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30020 cycle   207                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30030 cycle   208                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30040 cycle   209     in_data    0cb5f out_data    1f319
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30050 cycle   210     in_data    007a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30060 cycle   211                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30070 cycle   212                      out_data    0981f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30080 cycle   213     in_data    194de out_data    07bf3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30090 cycle   214     in_data    19aed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30100 cycle   215     in_data    1f230
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30110 cycle   216     in_data    11edb out_data    0999a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30120 cycle   217     in_data    0dc2a out_data    0c8b9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30130 cycle   218     in_data    1866e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30140 cycle   219                      out_data    1e8e9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30150 cycle   220     in_data    14b63
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30160 cycle   221     in_data    0842e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30170 cycle   222     in_data    0a8c1 out_data    0cb5f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30180 cycle   223     in_data    0ba28 out_data    007a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30190 cycle   224                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30200 cycle   225                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30210 cycle   226                      out_data    194de
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30220 cycle   227                      out_data    19aed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30230 cycle   228 rst                  out_data    1f230
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30240 cycle   229 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30250 cycle   230 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30260 cycle   231     in_data    06a38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30270 cycle   232     in_data    1e058
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30280 cycle   233     in_data    0b5bf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30290 cycle   234     in_data    0f5e9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30300 cycle   235                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30310 cycle   236                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30320 cycle   237                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30330 cycle   238     in_data    03541
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30340 cycle   239                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30350 cycle   240     in_data    019da
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30360 cycle   241     in_data    13462
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30370 cycle   242     in_data    03a8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30380 cycle   243                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30390 cycle   244     in_data    0d63f out_data    06a38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30400 cycle   245                      out_data    1e058
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30410 cycle   246     in_data    1e9b2 out_data    0b5bf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30420 cycle   247     in_data    1fa9b out_data    0f5e9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30430 cycle   248                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30440 cycle   249     in_data    0f249
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30450 cycle   250     in_data    01cd9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30460 cycle   251     in_data    13cd9 out_data    03541
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30470 cycle   252     in_data    1f94a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30480 cycle   253     in_data    176f3 out_data    019da
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30490 cycle   254                      out_data    13462
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30500 cycle   255     in_data    1fc65 out_data    03a8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30510 cycle   256                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30520 cycle   257     in_data    0ebb7 out_data    0d63f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30530 cycle   258                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30540 cycle   259                      out_data    1e9b2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30550 cycle   260     in_data    076a6 out_data    1fa9b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30560 cycle   261                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30570 cycle   262                      out_data    0f249
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30580 cycle   263                      out_data    01cd9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30590 cycle   264     in_data    1e649 out_data    13cd9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30600 cycle   265                      out_data    1f94a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30610 cycle   266                      out_data    176f3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30620 cycle   267                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30630 cycle   268                      out_data    1fc65
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30640 cycle   269     in_data    1a17f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30650 cycle   270                      out_data    0ebb7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30660 cycle   271                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30670 cycle   272                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30680 cycle   273 rst                  out_data    076a6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30690 cycle   274 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30700 cycle   275 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30710 cycle   276     in_data    1ae95
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30720 cycle   277     in_data    17523
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30730 cycle   278                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30740 cycle   279                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30750 cycle   280     in_data    16d1d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30760 cycle   281     in_data    1d147
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30770 cycle   282                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30780 cycle   283     in_data    1d005
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30790 cycle   284                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30800 cycle   285                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30810 cycle   286                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30820 cycle   287     in_data    03efe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30830 cycle   288     in_data    1bece
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30840 cycle   289                      out_data    1ae95
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30850 cycle   290     in_data    0179f out_data    17523
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30860 cycle   291     in_data    0ba82
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30870 cycle   292     in_data    01319
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30880 cycle   293                      out_data    16d1d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30890 cycle   294     in_data    07027 out_data    1d147
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30900 cycle   295     in_data    12745
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30910 cycle   296                      out_data    1d005
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30920 cycle   297     in_data    17457
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30930 cycle   298                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30940 cycle   299     in_data    1624c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30950 cycle   300                      out_data    03efe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30960 cycle   301                      out_data    1bece
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30970 cycle   302                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30980 cycle   303                      out_data    0179f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   30990 cycle   304                      out_data    0ba82
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31000 cycle   305     in_data    140a8 out_data    01319
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31010 cycle   306     in_data    04c54
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31020 cycle   307                      out_data    07027
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31030 cycle   308                      out_data    12745
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31040 cycle   309     in_data    03487
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31050 cycle   310     in_data    0c440 out_data    17457
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31060 cycle   311                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31070 cycle   312     in_data    05e31 out_data    1624c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31080 cycle   313                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31090 cycle   314     in_data    1f2bf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31100 cycle   315                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31110 cycle   316                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31120 cycle   317                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31130 cycle   318 rst                  out_data    140a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31140 cycle   319 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31150 cycle   320 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31160 cycle   321     in_data    1e23c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31170 cycle   322     in_data    17cab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31180 cycle   323                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31190 cycle   324     in_data    0b81a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31200 cycle   325                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31210 cycle   326     in_data    121c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31220 cycle   327                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31230 cycle   328                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31240 cycle   329                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31250 cycle   330                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31260 cycle   331                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31270 cycle   332     in_data    0874f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31280 cycle   333     in_data    1222b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31290 cycle   334                      out_data    1e23c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31300 cycle   335     in_data    08d40 out_data    17cab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31310 cycle   336                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31320 cycle   337                      out_data    0b81a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31330 cycle   338                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31340 cycle   339                      out_data    121c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31350 cycle   340                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31360 cycle   341     in_data    03636
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31370 cycle   342     in_data    07b85
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31380 cycle   343                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31390 cycle   344                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31400 cycle   345     in_data    1a99e out_data    0874f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31410 cycle   346                      out_data    1222b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31420 cycle   347                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31430 cycle   348                      out_data    08d40
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31440 cycle   349                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31450 cycle   350                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31460 cycle   351                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31470 cycle   352                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31480 cycle   353     in_data    1b7c0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31490 cycle   354                      out_data    03636
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31500 cycle   355                      out_data    07b85
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31510 cycle   356                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31520 cycle   357                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31530 cycle   358                      out_data    1a99e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31540 cycle   359                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31550 cycle   360                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31560 cycle   361                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31570 cycle   362                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31580 cycle   363 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31590 cycle   364 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31600 cycle   365 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31610 cycle   366                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31620 cycle   367     in_data    08322
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31630 cycle   368     in_data    00623
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31640 cycle   369     in_data    1dd69
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31650 cycle   370     in_data    05c38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31660 cycle   371                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31670 cycle   372     in_data    110dd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31680 cycle   373     in_data    165a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31690 cycle   374                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31700 cycle   375     in_data    10856
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31710 cycle   376                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31720 cycle   377     in_data    12b15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31730 cycle   378     in_data    079e5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31740 cycle   379                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31750 cycle   380                      out_data    08322
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31760 cycle   381                      out_data    00623
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31770 cycle   382     in_data    189ab out_data    1dd69
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31780 cycle   383     in_data    04cc8 out_data    05c38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31790 cycle   384     in_data    09b78
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31800 cycle   385                      out_data    110dd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31810 cycle   386     in_data    07056 out_data    165a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31820 cycle   387                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31830 cycle   388     in_data    18270 out_data    10856
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31840 cycle   389     in_data    0b86a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31850 cycle   390     in_data    00e10 out_data    12b15
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31860 cycle   391                      out_data    079e5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31870 cycle   392                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31880 cycle   393                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31890 cycle   394     in_data    14216
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31900 cycle   395                      out_data    189ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31910 cycle   396     in_data    124b9 out_data    04cc8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31920 cycle   397     in_data    15d2c out_data    09b78
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31930 cycle   398                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31940 cycle   399                      out_data    07056
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31950 cycle   400                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31960 cycle   401                      out_data    18270
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31970 cycle   402     in_data    1f3ee out_data    0b86a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31980 cycle   403     in_data    05adb out_data    00e10
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   31990 cycle   404     in_data    06268
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32000 cycle   405                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32010 cycle   406                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32020 cycle   407                      out_data    14216
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32030 cycle   408 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32040 cycle   409 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32050 cycle   410 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32060 cycle   411     in_data    1fb8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32070 cycle   412     in_data    12d7d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32080 cycle   413     in_data    07db4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32090 cycle   414                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32100 cycle   415                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32110 cycle   416                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32120 cycle   417     in_data    14e5d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32130 cycle   418                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32140 cycle   419     in_data    1979c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32150 cycle   420                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32160 cycle   421     in_data    0b1b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32170 cycle   422     in_data    11527
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32180 cycle   423                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32190 cycle   424                      out_data    1fb8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32200 cycle   425     in_data    081fb out_data    12d7d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32210 cycle   426     in_data    1b4a2 out_data    07db4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32220 cycle   427                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32230 cycle   428     in_data    1bd8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32240 cycle   429     in_data    09e4d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32250 cycle   430     in_data    0fbba out_data    14e5d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32260 cycle   431     in_data    02bed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32270 cycle   432     in_data    129b1 out_data    1979c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32280 cycle   433     in_data    0ec46
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32290 cycle   434                      out_data    0b1b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32300 cycle   435                      out_data    11527
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32310 cycle   436     in_data    00d4b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32320 cycle   437     in_data    14b4b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32330 cycle   438                      out_data    081fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32340 cycle   439                      out_data    1b4a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32350 cycle   440     in_data    148fd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32360 cycle   441                      out_data    1bd8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32370 cycle   442                      out_data    09e4d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32380 cycle   443     in_data    0528c out_data    0fbba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32390 cycle   444     in_data    1baad out_data    02bed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32400 cycle   445     in_data    1b081 out_data    129b1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32410 cycle   446                      out_data    0ec46
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32420 cycle   447     in_data    10a89
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32430 cycle   448                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32440 cycle   449     in_data    17b24 out_data    00d4b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32450 cycle   450                      out_data    14b4b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32460 cycle   451                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32470 cycle   452                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32480 cycle   453 rst                  out_data    148fd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32490 cycle   454 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32500 cycle   455 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32510 cycle   456                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32520 cycle   457                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32530 cycle   458                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32540 cycle   459                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32550 cycle   460     in_data    14f7d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32560 cycle   461     in_data    0b5d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32570 cycle   462     in_data    11a77
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32580 cycle   463                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32590 cycle   464     in_data    1a764
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32600 cycle   465     in_data    1662f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32610 cycle   466     in_data    12a0e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32620 cycle   467                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32630 cycle   468     in_data    1a2e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32640 cycle   469     in_data    1db8f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32650 cycle   470     in_data    0ce19
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32660 cycle   471                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32670 cycle   472                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32680 cycle   473                      out_data    14f7d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32690 cycle   474                      out_data    0b5d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32700 cycle   475     in_data    14c67 out_data    11a77
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32710 cycle   476                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32720 cycle   477     in_data    17bc0 out_data    1a764
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32730 cycle   478     in_data    05f71 out_data    1662f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32740 cycle   479                      out_data    12a0e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32750 cycle   480                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32760 cycle   481                      out_data    1a2e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32770 cycle   482                      out_data    1db8f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32780 cycle   483                      out_data    0ce19
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32790 cycle   484     in_data    1a183
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32800 cycle   485                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32810 cycle   486     in_data    0cabd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32820 cycle   487                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32830 cycle   488                      out_data    14c67
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32840 cycle   489                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32850 cycle   490     in_data    18361 out_data    17bc0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32860 cycle   491                      out_data    05f71
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32870 cycle   492     in_data    1484e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32880 cycle   493     in_data    0323c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32890 cycle   494                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32900 cycle   495                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32910 cycle   496                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32920 cycle   497                      out_data    1a183
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32930 cycle   498 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32940 cycle   499 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32950 cycle   500 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32960 cycle   501                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32970 cycle   502     in_data    157fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32980 cycle   503     in_data    15ee7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   32990 cycle   504     in_data    057d2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33000 cycle   505                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33010 cycle   506     in_data    00c02
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33020 cycle   507     in_data    148a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33030 cycle   508                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33040 cycle   509                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33050 cycle   510     in_data    04ae0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33060 cycle   511     in_data    1d23d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33070 cycle   512                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33080 cycle   513                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33090 cycle   514     in_data    0ed0c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33100 cycle   515     in_data    0db74 out_data    157fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33110 cycle   516                      out_data    15ee7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33120 cycle   517     in_data    14d3e out_data    057d2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33130 cycle   518                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33140 cycle   519     in_data    04390 out_data    00c02
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33150 cycle   520     in_data    01625 out_data    148a0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33160 cycle   521                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33170 cycle   522                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33180 cycle   523     in_data    1e9fb out_data    04ae0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33190 cycle   524                      out_data    1d23d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33200 cycle   525     in_data    113af
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33210 cycle   526     in_data    002c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33220 cycle   527     in_data    1aeb0 out_data    0ed0c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33230 cycle   528                      out_data    0db74
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33240 cycle   529     in_data    05a38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33250 cycle   530                      out_data    14d3e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33260 cycle   531     in_data    17289
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33270 cycle   532                      out_data    04390
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33280 cycle   533     in_data    11368 out_data    01625
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33290 cycle   534                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33300 cycle   535     in_data    1176d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33310 cycle   536     in_data    14495 out_data    1e9fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33320 cycle   537     in_data    11a5f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33330 cycle   538     in_data    03753 out_data    113af
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33340 cycle   539                      out_data    002c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33350 cycle   540                      out_data    1aeb0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33360 cycle   541                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33370 cycle   542                      out_data    05a38
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33380 cycle   543 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33390 cycle   544 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33400 cycle   545 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33410 cycle   546     in_data    15b7f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33420 cycle   547     in_data    05112
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33430 cycle   548                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33440 cycle   549                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33450 cycle   550                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33460 cycle   551     in_data    094b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33470 cycle   552     in_data    187ea
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33480 cycle   553     in_data    1fb93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33490 cycle   554     in_data    1ca31
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33500 cycle   555     in_data    1c9dd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33510 cycle   556     in_data    12bad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33520 cycle   557     in_data    1da33
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33530 cycle   558     in_data    1e5e5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33540 cycle   559                      out_data    15b7f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33550 cycle   560     in_data    1f512 out_data    05112
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33560 cycle   561     in_data    0f8e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33570 cycle   562     in_data    115b2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33580 cycle   563                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33590 cycle   564     in_data    0c4c2 out_data    094b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33600 cycle   565     in_data    136b8 out_data    187ea
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33610 cycle   566                      out_data    1fb93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33620 cycle   567                      out_data    1ca31
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33630 cycle   568                      out_data    1c9dd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33640 cycle   569     in_data    073a1 out_data    12bad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33650 cycle   570                      out_data    1da33
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33660 cycle   571     in_data    16f83 out_data    1e5e5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33670 cycle   572                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33680 cycle   573     in_data    08f90 out_data    1f512
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33690 cycle   574     in_data    1f391 out_data    0f8e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33700 cycle   575     in_data    16ecf out_data    115b2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33710 cycle   576                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33720 cycle   577     in_data    1698e out_data    0c4c2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33730 cycle   578                      out_data    136b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33740 cycle   579                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33750 cycle   580     in_data    1cd10
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33760 cycle   581                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33770 cycle   582                      out_data    073a1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33780 cycle   583     in_data    1d92d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33790 cycle   584                      out_data    16f83
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33800 cycle   585                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33810 cycle   586                      out_data    08f90
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33820 cycle   587                      out_data    1f391
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33830 cycle   588 rst                  out_data    16ecf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33840 cycle   589 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33850 cycle   590 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33860 cycle   591                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33870 cycle   592                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33880 cycle   593                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33890 cycle   594     in_data    13c96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33900 cycle   595     in_data    1332b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33910 cycle   596     in_data    173cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33920 cycle   597     in_data    0002c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33930 cycle   598                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33940 cycle   599     in_data    1c968
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33950 cycle   600                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33960 cycle   601                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33970 cycle   602     in_data    14718
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33980 cycle   603                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   33990 cycle   604                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34000 cycle   605                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34010 cycle   606                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34020 cycle   607                      out_data    13c96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34030 cycle   608                      out_data    1332b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34040 cycle   609                      out_data    173cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34050 cycle   610                      out_data    0002c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34060 cycle   611                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34070 cycle   612     in_data    06181 out_data    1c968
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34080 cycle   613                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34090 cycle   614     in_data    1cad1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34100 cycle   615                      out_data    14718
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34110 cycle   616     in_data    0e7a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34120 cycle   617     in_data    0a6a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34130 cycle   618     in_data    12f00
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34140 cycle   619                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34150 cycle   620     in_data    1e376
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34160 cycle   621                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34170 cycle   622                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34180 cycle   623     in_data    17b0e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34190 cycle   624     in_data    0348c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34200 cycle   625     in_data    001a8 out_data    06181
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34210 cycle   626     in_data    10c4f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34220 cycle   627                      out_data    1cad1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34230 cycle   628                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34240 cycle   629     in_data    1f3d9 out_data    0e7a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34250 cycle   630                      out_data    0a6a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34260 cycle   631                      out_data    12f00
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34270 cycle   632                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34280 cycle   633 rst                  out_data    1e376
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34290 cycle   634 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34300 cycle   635 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34310 cycle   636     in_data    14654
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34320 cycle   637                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34330 cycle   638     in_data    061fd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34340 cycle   639     in_data    095bb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34350 cycle   640                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34360 cycle   641     in_data    187a6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34370 cycle   642                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34380 cycle   643     in_data    1c63e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34390 cycle   644     in_data    0b166
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34400 cycle   645                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34410 cycle   646     in_data    069e7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34420 cycle   647     in_data    16677
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34430 cycle   648     in_data    19e68
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34440 cycle   649                      out_data    14654
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34450 cycle   650                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34460 cycle   651                      out_data    061fd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34470 cycle   652     in_data    134e5 out_data    095bb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34480 cycle   653     in_data    088b4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34490 cycle   654                      out_data    187a6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34500 cycle   655     in_data    172a1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34510 cycle   656     in_data    05130 out_data    1c63e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34520 cycle   657                      out_data    0b166
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34530 cycle   658     in_data    18165
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34540 cycle   659                      out_data    069e7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34550 cycle   660     in_data    1d478 out_data    16677
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34560 cycle   661                      out_data    19e68
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34570 cycle   662     in_data    00b21
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34580 cycle   663     in_data    1bc02
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34590 cycle   664     in_data    09fdd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34600 cycle   665                      out_data    134e5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34610 cycle   666     in_data    1cd7c out_data    088b4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34620 cycle   667                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34630 cycle   668     in_data    19068 out_data    172a1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34640 cycle   669                      out_data    05130
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34650 cycle   670     in_data    1a71f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34660 cycle   671                      out_data    18165
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34670 cycle   672     in_data    18bdf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34680 cycle   673                      out_data    1d478
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34690 cycle   674                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34700 cycle   675                      out_data    00b21
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34710 cycle   676                      out_data    1bc02
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34720 cycle   677                      out_data    09fdd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34730 cycle   678 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34740 cycle   679 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34750 cycle   680 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34760 cycle   681                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34770 cycle   682                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34780 cycle   683     in_data    1f2e2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34790 cycle   684     in_data    11eb6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34800 cycle   685                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34810 cycle   686     in_data    01199
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34820 cycle   687                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34830 cycle   688                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34840 cycle   689                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34850 cycle   690                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34860 cycle   691                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34870 cycle   692     in_data    171e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34880 cycle   693     in_data    1fe37
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34890 cycle   694     in_data    13342
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34900 cycle   695     in_data    19b8f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34910 cycle   696                      out_data    1f2e2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34920 cycle   697     in_data    0255e out_data    11eb6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34930 cycle   698     in_data    16f39
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34940 cycle   699     in_data    1fb2e out_data    01199
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34950 cycle   700     in_data    1a0de
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34960 cycle   701     in_data    1389e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34970 cycle   702                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34980 cycle   703                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   34990 cycle   704     in_data    09abd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35000 cycle   705                      out_data    171e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35010 cycle   706     in_data    19ae3 out_data    1fe37
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35020 cycle   707                      out_data    13342
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35030 cycle   708     in_data    0acf9 out_data    19b8f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35040 cycle   709     in_data    1ac46
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35050 cycle   710                      out_data    0255e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35060 cycle   711                      out_data    16f39
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35070 cycle   712     in_data    0b56a out_data    1fb2e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35080 cycle   713                      out_data    1a0de
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35090 cycle   714     in_data    1e28d out_data    1389e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35100 cycle   715                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35110 cycle   716     in_data    19585
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35120 cycle   717                      out_data    09abd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35130 cycle   718                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35140 cycle   719                      out_data    19ae3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35150 cycle   720                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35160 cycle   721                      out_data    0acf9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35170 cycle   722                      out_data    1ac46
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35180 cycle   723 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35190 cycle   724 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35200 cycle   725 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35210 cycle   726     in_data    02ae3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35220 cycle   727     in_data    03d6a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35230 cycle   728     in_data    148b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35240 cycle   729     in_data    0a80d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35250 cycle   730     in_data    156aa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35260 cycle   731                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35270 cycle   732     in_data    1d45a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35280 cycle   733     in_data    00193
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35290 cycle   734                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35300 cycle   735     in_data    06805
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35310 cycle   736     in_data    0c8a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35320 cycle   737     in_data    1dabb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35330 cycle   738     in_data    0f650
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35340 cycle   739     in_data    074d5 out_data    02ae3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35350 cycle   740     in_data    10203 out_data    03d6a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35360 cycle   741     in_data    01014 out_data    148b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35370 cycle   742     in_data    12913 out_data    0a80d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35380 cycle   743                      out_data    156aa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35390 cycle   744                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35400 cycle   745     in_data    08820 out_data    1d45a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35410 cycle   746                      out_data    00193
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35420 cycle   747     in_data    1d9d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35430 cycle   748     in_data    0cc39 out_data    06805
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35440 cycle   749     in_data    11dbf out_data    0c8a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35450 cycle   750                      out_data    1dabb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35460 cycle   751                      out_data    0f650
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35470 cycle   752     in_data    01ddd out_data    074d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35480 cycle   753                      out_data    10203
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35490 cycle   754     in_data    1c89d out_data    01014
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35500 cycle   755                      out_data    12913
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35510 cycle   756                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35520 cycle   757                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35530 cycle   758     in_data    199fa out_data    08820
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35540 cycle   759     in_data    1512d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35550 cycle   760     in_data    1f15e out_data    1d9d9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35560 cycle   761                      out_data    0cc39
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35570 cycle   762                      out_data    11dbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35580 cycle   763     in_data    0578c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35590 cycle   764                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35600 cycle   765                      out_data    01ddd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35610 cycle   766                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35620 cycle   767                      out_data    1c89d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35630 cycle   768 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35640 cycle   769 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35650 cycle   770 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35660 cycle   771                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35670 cycle   772     in_data    0d809
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35680 cycle   773     in_data    06a3b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35690 cycle   774                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35700 cycle   775     in_data    178ef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35710 cycle   776     in_data    00d82
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35720 cycle   777                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35730 cycle   778     in_data    1d422
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35740 cycle   779                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35750 cycle   780                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35760 cycle   781     in_data    143fa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35770 cycle   782     in_data    0ee5c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35780 cycle   783     in_data    016b4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35790 cycle   784                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35800 cycle   785     in_data    1c4c0 out_data    0d809
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35810 cycle   786     in_data    00e25 out_data    06a3b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35820 cycle   787                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35830 cycle   788     in_data    0719d out_data    178ef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35840 cycle   789                      out_data    00d82
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35850 cycle   790                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35860 cycle   791                      out_data    1d422
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35870 cycle   792                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35880 cycle   793     in_data    0546b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35890 cycle   794                      out_data    143fa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35900 cycle   795                      out_data    0ee5c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35910 cycle   796     in_data    0c42f out_data    016b4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35920 cycle   797     in_data    02597
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35930 cycle   798                      out_data    1c4c0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35940 cycle   799     in_data    1c795 out_data    00e25
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35950 cycle   800     in_data    0635f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35960 cycle   801     in_data    022b9 out_data    0719d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35970 cycle   802                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35980 cycle   803                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   35990 cycle   804                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36000 cycle   805     in_data    02e65
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36010 cycle   806     in_data    0bb46 out_data    0546b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36020 cycle   807     in_data    0d96a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36030 cycle   808                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36040 cycle   809     in_data    02aed out_data    0c42f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36050 cycle   810                      out_data    02597
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36060 cycle   811                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36070 cycle   812                      out_data    1c795
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36080 cycle   813 rst                  out_data    0635f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36090 cycle   814 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36100 cycle   815 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36110 cycle   816                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36120 cycle   817                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36130 cycle   818                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36140 cycle   819                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36150 cycle   820                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36160 cycle   821     in_data    16763
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36170 cycle   822     in_data    03c8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36180 cycle   823     in_data    17132
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36190 cycle   824     in_data    11140
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36200 cycle   825     in_data    0ec5e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36210 cycle   826     in_data    1ef8a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36220 cycle   827                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36230 cycle   828     in_data    1d114
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36240 cycle   829     in_data    071c2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36250 cycle   830                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36260 cycle   831     in_data    0f079
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36270 cycle   832                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36280 cycle   833     in_data    1d4d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36290 cycle   834                      out_data    16763
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36300 cycle   835     in_data    0b8b0 out_data    03c8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36310 cycle   836                      out_data    17132
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36320 cycle   837     in_data    0f7ba out_data    11140
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36330 cycle   838     in_data    18824 out_data    0ec5e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36340 cycle   839                      out_data    1ef8a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36350 cycle   840                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36360 cycle   841     in_data    1b95e out_data    1d114
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36370 cycle   842     in_data    1d5fb out_data    071c2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36380 cycle   843                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36390 cycle   844                      out_data    0f079
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36400 cycle   845     in_data    1f94d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36410 cycle   846                      out_data    1d4d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36420 cycle   847     in_data    0a6fe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36430 cycle   848                      out_data    0b8b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36440 cycle   849                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36450 cycle   850                      out_data    0f7ba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36460 cycle   851                      out_data    18824
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36470 cycle   852                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36480 cycle   853                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36490 cycle   854     in_data    04279 out_data    1b95e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36500 cycle   855                      out_data    1d5fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36510 cycle   856                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36520 cycle   857                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36530 cycle   858 rst                  out_data    1f94d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36540 cycle   859 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36550 cycle   860 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36560 cycle   861     in_data    0dce5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36570 cycle   862                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36580 cycle   863                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36590 cycle   864                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36600 cycle   865     in_data    1dd06
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36610 cycle   866                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36620 cycle   867     in_data    1709b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36630 cycle   868                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36640 cycle   869     in_data    14ce3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36650 cycle   870     in_data    08901
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36660 cycle   871                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36670 cycle   872     in_data    06062
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36680 cycle   873     in_data    10dff
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36690 cycle   874                      out_data    0dce5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36700 cycle   875     in_data    1e748
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36710 cycle   876     in_data    06f94
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36720 cycle   877     in_data    0fbee
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36730 cycle   878                      out_data    1dd06
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36740 cycle   879                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36750 cycle   880     in_data    1f26f out_data    1709b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36760 cycle   881     in_data    0f7b6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36770 cycle   882                      out_data    14ce3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36780 cycle   883     in_data    0d935 out_data    08901
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36790 cycle   884     in_data    1cc8c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36800 cycle   885                      out_data    06062
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36810 cycle   886                      out_data    10dff
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36820 cycle   887     in_data    0f127
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36830 cycle   888                      out_data    1e748
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36840 cycle   889                      out_data    06f94
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36850 cycle   890     in_data    00a9e out_data    0fbee
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36860 cycle   891     in_data    14690
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36870 cycle   892     in_data    00938
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36880 cycle   893                      out_data    1f26f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36890 cycle   894                      out_data    0f7b6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36900 cycle   895     in_data    1bd42
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36910 cycle   896                      out_data    0d935
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36920 cycle   897                      out_data    1cc8c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36930 cycle   898     in_data    084c2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36940 cycle   899     in_data    0319a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36950 cycle   900                      out_data    0f127
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36960 cycle   901                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36970 cycle   902                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36980 cycle   903 rst                  out_data    00a9e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   36990 cycle   904 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37000 cycle   905 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37010 cycle   906                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37020 cycle   907     in_data    168c1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37030 cycle   908                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37040 cycle   909     in_data    084b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37050 cycle   910     in_data    0ce57
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37060 cycle   911     in_data    11e8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37070 cycle   912                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37080 cycle   913                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37090 cycle   914                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37100 cycle   915                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37110 cycle   916     in_data    13c0b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37120 cycle   917     in_data    0499f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37130 cycle   918     in_data    1d02f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37140 cycle   919     in_data    1fb2c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37150 cycle   920                      out_data    168c1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37160 cycle   921     in_data    17943
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37170 cycle   922                      out_data    084b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37180 cycle   923                      out_data    0ce57
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37190 cycle   924                      out_data    11e8b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37200 cycle   925                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37210 cycle   926     in_data    02c5f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37220 cycle   927                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37230 cycle   928     in_data    0947d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37240 cycle   929                      out_data    13c0b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37250 cycle   930                      out_data    0499f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37260 cycle   931                      out_data    1d02f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37270 cycle   932                      out_data    1fb2c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37280 cycle   933     in_data    0c5d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37290 cycle   934     in_data    0e770 out_data    17943
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37300 cycle   935     in_data    1e58c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37310 cycle   936                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37320 cycle   937                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37330 cycle   938                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37340 cycle   939     in_data    144a9 out_data    02c5f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37350 cycle   940                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37360 cycle   941                      out_data    0947d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37370 cycle   942                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37380 cycle   943                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37390 cycle   944                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37400 cycle   945                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37410 cycle   946                      out_data    0c5d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37420 cycle   947                      out_data    0e770
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37430 cycle   948 rst                  out_data    1e58c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37440 cycle   949 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37450 cycle   950 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37460 cycle   951     in_data    10723
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37470 cycle   952                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37480 cycle   953                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37490 cycle   954     in_data    05f32
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37500 cycle   955     in_data    1316d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37510 cycle   956                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37520 cycle   957     in_data    0bf34
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37530 cycle   958                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37540 cycle   959     in_data    1d916
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37550 cycle   960                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37560 cycle   961                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37570 cycle   962     in_data    02cc1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37580 cycle   963                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37590 cycle   964                      out_data    10723
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37600 cycle   965     in_data    04507
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37610 cycle   966                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37620 cycle   967     in_data    027a4 out_data    05f32
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37630 cycle   968     in_data    0d458 out_data    1316d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37640 cycle   969     in_data    19f39
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37650 cycle   970                      out_data    0bf34
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37660 cycle   971     in_data    18de8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37670 cycle   972     in_data    1654d out_data    1d916
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37680 cycle   973                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37690 cycle   974                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37700 cycle   975     in_data    0f109 out_data    02cc1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37710 cycle   976     in_data    1ccce
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37720 cycle   977     in_data    0e0b5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37730 cycle   978     in_data    09f18 out_data    04507
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37740 cycle   979                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37750 cycle   980                      out_data    027a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37760 cycle   981     in_data    086fb out_data    0d458
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37770 cycle   982     in_data    0ac41 out_data    19f39
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37780 cycle   983     in_data    1366e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37790 cycle   984     in_data    19f20 out_data    18de8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37800 cycle   985                      out_data    1654d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37810 cycle   986     in_data    14158
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37820 cycle   987     in_data    1d8c2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37830 cycle   988                      out_data    0f109
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37840 cycle   989                      out_data    1ccce
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37850 cycle   990                      out_data    0e0b5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37860 cycle   991                      out_data    09f18
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37870 cycle   992                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37880 cycle   993 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37890 cycle   994 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37900 cycle   995 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37910 cycle   996     in_data    13c87
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37920 cycle   997                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37930 cycle   998                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37940 cycle   999                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37950 cycle  1000     in_data    17fe1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37960 cycle  1001     in_data    17795
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37970 cycle  1002                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37980 cycle  1003                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   37990 cycle  1004                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38000 cycle  1005     in_data    037d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38010 cycle  1006                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38020 cycle  1007                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38030 cycle  1008     in_data    059a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38040 cycle  1009     in_data    0136b out_data    13c87
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38050 cycle  1010                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38060 cycle  1011     in_data    0eded
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38070 cycle  1012     in_data    0b0cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38080 cycle  1013     in_data    0f1b7 out_data    17fe1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38090 cycle  1014                      out_data    17795
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38100 cycle  1015                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38110 cycle  1016     in_data    0d1fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38120 cycle  1017                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38130 cycle  1018     in_data    098ed out_data    037d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38140 cycle  1019                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38150 cycle  1020                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38160 cycle  1021     in_data    12721 out_data    059a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38170 cycle  1022     in_data    185f2 out_data    0136b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38180 cycle  1023     in_data    1a958
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38190 cycle  1024                      out_data    0eded
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38200 cycle  1025                      out_data    0b0cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38210 cycle  1026                      out_data    0f1b7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38220 cycle  1027     in_data    1861d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38230 cycle  1028     in_data    097fd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38240 cycle  1029     in_data    1d80a out_data    0d1fb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38250 cycle  1030     in_data    0a5a9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38260 cycle  1031     in_data    1522f out_data    098ed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38270 cycle  1032                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38280 cycle  1033     in_data    1ce44
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38290 cycle  1034                      out_data    12721
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38300 cycle  1035                      out_data    185f2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38310 cycle  1036                      out_data    1a958
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38320 cycle  1037                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38330 cycle  1038 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38340 cycle  1039 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38350 cycle  1040 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38360 cycle  1041     in_data    0ecad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38370 cycle  1042     in_data    0b3c4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38380 cycle  1043     in_data    0069a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38390 cycle  1044                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38400 cycle  1045                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38410 cycle  1046                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38420 cycle  1047     in_data    05bcc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38430 cycle  1048     in_data    1a1c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38440 cycle  1049     in_data    10fa2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38450 cycle  1050                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38460 cycle  1051     in_data    0b109
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38470 cycle  1052                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38480 cycle  1053     in_data    15712
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38490 cycle  1054     in_data    0c3a7 out_data    0ecad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38500 cycle  1055                      out_data    0b3c4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38510 cycle  1056     in_data    00778 out_data    0069a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38520 cycle  1057                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38530 cycle  1058     in_data    03fcd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38540 cycle  1059     in_data    0d77c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38550 cycle  1060     in_data    12a4a out_data    05bcc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38560 cycle  1061                      out_data    1a1c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38570 cycle  1062                      out_data    10fa2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38580 cycle  1063                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38590 cycle  1064                      out_data    0b109
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38600 cycle  1065     in_data    1894c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38610 cycle  1066     in_data    1b0cc out_data    15712
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38620 cycle  1067     in_data    177ea out_data    0c3a7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38630 cycle  1068     in_data    1ba7a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38640 cycle  1069     in_data    04cb0 out_data    00778
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38650 cycle  1070     in_data    1630a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38660 cycle  1071     in_data    1e611 out_data    03fcd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38670 cycle  1072     in_data    0e565 out_data    0d77c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38680 cycle  1073     in_data    1e123 out_data    12a4a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38690 cycle  1074     in_data    03d96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38700 cycle  1075                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38710 cycle  1076     in_data    127ea
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38720 cycle  1077     in_data    022b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38730 cycle  1078     in_data    11dc6 out_data    1894c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38740 cycle  1079     in_data    063fd out_data    1b0cc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38750 cycle  1080                      out_data    177ea
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38760 cycle  1081                      out_data    1ba7a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38770 cycle  1082                      out_data    04cb0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38780 cycle  1083 rst                  out_data    1630a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38790 cycle  1084 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38800 cycle  1085 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38810 cycle  1086     in_data    15f93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38820 cycle  1087                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38830 cycle  1088     in_data    0e4d0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38840 cycle  1089     in_data    02ede
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38850 cycle  1090     in_data    06cb6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38860 cycle  1091     in_data    03312
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38870 cycle  1092                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38880 cycle  1093     in_data    0daf5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38890 cycle  1094                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38900 cycle  1095     in_data    1c2eb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38910 cycle  1096     in_data    0a807
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38920 cycle  1097     in_data    0453e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38930 cycle  1098     in_data    090d2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38940 cycle  1099     in_data    18103 out_data    15f93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38950 cycle  1100     in_data    066a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38960 cycle  1101                      out_data    0e4d0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38970 cycle  1102     in_data    1659e out_data    02ede
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38980 cycle  1103                      out_data    06cb6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   38990 cycle  1104     in_data    08888 out_data    03312
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39000 cycle  1105     in_data    0d70d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39010 cycle  1106                      out_data    0daf5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39020 cycle  1107                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39030 cycle  1108                      out_data    1c2eb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39040 cycle  1109     in_data    1bf8c out_data    0a807
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39050 cycle  1110                      out_data    0453e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39060 cycle  1111                      out_data    090d2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39070 cycle  1112                      out_data    18103
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39080 cycle  1113                      out_data    066a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39090 cycle  1114     in_data    16b64
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39100 cycle  1115                      out_data    1659e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39110 cycle  1116                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39120 cycle  1117                      out_data    08888
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39130 cycle  1118     in_data    0dd16 out_data    0d70d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39140 cycle  1119                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39150 cycle  1120     in_data    09eb2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39160 cycle  1121     in_data    16e96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39170 cycle  1122     in_data    022ee out_data    1bf8c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39180 cycle  1123                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39190 cycle  1124     in_data    1e5e7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39200 cycle  1125                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39210 cycle  1126                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39220 cycle  1127                      out_data    16b64
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39230 cycle  1128 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39240 cycle  1129 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39250 cycle  1130 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39260 cycle  1131     in_data    09295
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39270 cycle  1132     in_data    02139
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39280 cycle  1133     in_data    05687
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39290 cycle  1134     in_data    0d3a9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39300 cycle  1135     in_data    175a7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39310 cycle  1136                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39320 cycle  1137                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39330 cycle  1138                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39340 cycle  1139     in_data    1f799
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39350 cycle  1140                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39360 cycle  1141     in_data    0d124
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39370 cycle  1142                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39380 cycle  1143     in_data    1f692
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39390 cycle  1144                      out_data    09295
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39400 cycle  1145                      out_data    02139
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39410 cycle  1146     in_data    047ab out_data    05687
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39420 cycle  1147                      out_data    0d3a9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39430 cycle  1148                      out_data    175a7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39440 cycle  1149     in_data    108bc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39450 cycle  1150     in_data    091c5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39460 cycle  1151                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39470 cycle  1152     in_data    1719f out_data    1f799
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39480 cycle  1153                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39490 cycle  1154                      out_data    0d124
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39500 cycle  1155                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39510 cycle  1156     in_data    018a8 out_data    1f692
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39520 cycle  1157                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39530 cycle  1158     in_data    0186e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39540 cycle  1159     in_data    06f11 out_data    047ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39550 cycle  1160                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39560 cycle  1161     in_data    12b2c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39570 cycle  1162                      out_data    108bc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39580 cycle  1163     in_data    00aca out_data    091c5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39590 cycle  1164     in_data    0cf66
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39600 cycle  1165     in_data    0aa94 out_data    1719f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39610 cycle  1166     in_data    0bc65
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39620 cycle  1167                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39630 cycle  1168                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39640 cycle  1169                      out_data    018a8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39650 cycle  1170                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39660 cycle  1171                      out_data    0186e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39670 cycle  1172                      out_data    06f11
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39680 cycle  1173 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39690 cycle  1174 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39700 cycle  1175 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39710 cycle  1176     in_data    1e95b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39720 cycle  1177                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39730 cycle  1178                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39740 cycle  1179                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39750 cycle  1180                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39760 cycle  1181     in_data    0d71a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39770 cycle  1182     in_data    17a88
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39780 cycle  1183                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39790 cycle  1184                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39800 cycle  1185                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39810 cycle  1186                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39820 cycle  1187     in_data    13ced
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39830 cycle  1188                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39840 cycle  1189     in_data    0c41d out_data    1e95b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39850 cycle  1190                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39860 cycle  1191     in_data    066a3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39870 cycle  1192     in_data    16367
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39880 cycle  1193                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39890 cycle  1194                      out_data    0d71a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39900 cycle  1195     in_data    11e06 out_data    17a88
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39910 cycle  1196                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39920 cycle  1197     in_data    12eae
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39930 cycle  1198                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39940 cycle  1199                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39950 cycle  1200     in_data    009f4 out_data    13ced
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39960 cycle  1201                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39970 cycle  1202                      out_data    0c41d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39980 cycle  1203                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   39990 cycle  1204     in_data    0676f out_data    066a3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40000 cycle  1205                      out_data    16367
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40010 cycle  1206     in_data    142c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40020 cycle  1207                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40030 cycle  1208     in_data    14be2 out_data    11e06
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40040 cycle  1209                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40050 cycle  1210     in_data    1beb2 out_data    12eae
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40060 cycle  1211     in_data    1187c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40070 cycle  1212     in_data    1978b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40080 cycle  1213                      out_data    009f4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40090 cycle  1214                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40100 cycle  1215                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40110 cycle  1216                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40120 cycle  1217                      out_data    0676f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40130 cycle  1218 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40140 cycle  1219 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40150 cycle  1220 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40160 cycle  1221     in_data    1bdd0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40170 cycle  1222     in_data    029e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40180 cycle  1223                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40190 cycle  1224                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40200 cycle  1225                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40210 cycle  1226                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40220 cycle  1227     in_data    155d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40230 cycle  1228     in_data    0bd89
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40240 cycle  1229     in_data    1515a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40250 cycle  1230                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40260 cycle  1231     in_data    00204
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40270 cycle  1232     in_data    1d4e4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40280 cycle  1233     in_data    00288
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40290 cycle  1234                      out_data    1bdd0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40300 cycle  1235     in_data    1af4c out_data    029e0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40310 cycle  1236                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40320 cycle  1237     in_data    12385
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40330 cycle  1238                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40340 cycle  1239     in_data    03bb3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40350 cycle  1240                      out_data    155d5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40360 cycle  1241     in_data    091a4 out_data    0bd89
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40370 cycle  1242                      out_data    1515a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40380 cycle  1243                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40390 cycle  1244     in_data    1a6c2 out_data    00204
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40400 cycle  1245                      out_data    1d4e4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40410 cycle  1246                      out_data    00288
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40420 cycle  1247     in_data    16f83
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40430 cycle  1248                      out_data    1af4c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40440 cycle  1249     in_data    1ddab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40450 cycle  1250                      out_data    12385
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40460 cycle  1251                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40470 cycle  1252                      out_data    03bb3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40480 cycle  1253                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40490 cycle  1254                      out_data    091a4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40500 cycle  1255                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40510 cycle  1256                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40520 cycle  1257     in_data    0e200 out_data    1a6c2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40530 cycle  1258     in_data    02d2f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40540 cycle  1259     in_data    1a4a2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40550 cycle  1260                      out_data    16f83
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40560 cycle  1261                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40570 cycle  1262                      out_data    1ddab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40580 cycle  1263 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40590 cycle  1264 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40600 cycle  1265 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40610 cycle  1266                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40620 cycle  1267                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40630 cycle  1268     in_data    1a7cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40640 cycle  1269                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40650 cycle  1270     in_data    053c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40660 cycle  1271                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40670 cycle  1272                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40680 cycle  1273                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40690 cycle  1274     in_data    07b9c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40700 cycle  1275                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40710 cycle  1276                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40720 cycle  1277     in_data    0f386
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40730 cycle  1278                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40740 cycle  1279                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40750 cycle  1280     in_data    0fabd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40760 cycle  1281                      out_data    1a7cd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40770 cycle  1282     in_data    1cccb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40780 cycle  1283                      out_data    053c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40790 cycle  1284                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40800 cycle  1285                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40810 cycle  1286     in_data    0b90d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40820 cycle  1287     in_data    06090 out_data    07b9c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40830 cycle  1288     in_data    10b3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40840 cycle  1289                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40850 cycle  1290     in_data    0fd32 out_data    0f386
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40860 cycle  1291     in_data    0f493
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40870 cycle  1292     in_data    10dc5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40880 cycle  1293     in_data    134c6 out_data    0fabd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40890 cycle  1294     in_data    17606
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40900 cycle  1295     in_data    056f0 out_data    1cccb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40910 cycle  1296                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40920 cycle  1297                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40930 cycle  1298                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40940 cycle  1299     in_data    069ee out_data    0b90d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40950 cycle  1300     in_data    166a9 out_data    06090
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40960 cycle  1301     in_data    15072 out_data    10b3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40970 cycle  1302                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40980 cycle  1303                      out_data    0fd32
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   40990 cycle  1304                      out_data    0f493
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41000 cycle  1305                      out_data    10dc5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41010 cycle  1306                      out_data    134c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41020 cycle  1307                      out_data    17606
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41030 cycle  1308 rst                  out_data    056f0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41040 cycle  1309 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41050 cycle  1310 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41060 cycle  1311     in_data    1ee8a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41070 cycle  1312                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41080 cycle  1313                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41090 cycle  1314     in_data    15e77
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41100 cycle  1315                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41110 cycle  1316     in_data    106ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41120 cycle  1317                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41130 cycle  1318     in_data    1e4e7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41140 cycle  1319     in_data    1a428
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41150 cycle  1320                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41160 cycle  1321     in_data    106b3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41170 cycle  1322                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41180 cycle  1323                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41190 cycle  1324                      out_data    1ee8a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41200 cycle  1325                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41210 cycle  1326                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41220 cycle  1327     in_data    1d645 out_data    15e77
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41230 cycle  1328                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41240 cycle  1329     in_data    030e4 out_data    106ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41250 cycle  1330     in_data    01f93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41260 cycle  1331                      out_data    1e4e7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41270 cycle  1332     in_data    00548 out_data    1a428
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41280 cycle  1333     in_data    18a03
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41290 cycle  1334                      out_data    106b3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41300 cycle  1335     in_data    184f9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41310 cycle  1336     in_data    1ce57
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41320 cycle  1337     in_data    094ba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41330 cycle  1338     in_data    0e8a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41340 cycle  1339                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41350 cycle  1340                      out_data    1d645
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41360 cycle  1341                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41370 cycle  1342     in_data    1b8c6 out_data    030e4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41380 cycle  1343     in_data    1ae6a out_data    01f93
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41390 cycle  1344                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41400 cycle  1345                      out_data    00548
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41410 cycle  1346                      out_data    18a03
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41420 cycle  1347                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41430 cycle  1348                      out_data    184f9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41440 cycle  1349     in_data    08c0e out_data    1ce57
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41450 cycle  1350                      out_data    094ba
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41460 cycle  1351                      out_data    0e8a5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41470 cycle  1352                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41480 cycle  1353 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41490 cycle  1354 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41500 cycle  1355 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41510 cycle  1356                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41520 cycle  1357                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41530 cycle  1358                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41540 cycle  1359                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41550 cycle  1360     in_data    0528b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41560 cycle  1361                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41570 cycle  1362                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41580 cycle  1363     in_data    0a69c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41590 cycle  1364                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41600 cycle  1365     in_data    175b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41610 cycle  1366                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41620 cycle  1367                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41630 cycle  1368     in_data    0f177
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41640 cycle  1369     in_data    1a50c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41650 cycle  1370     in_data    053d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41660 cycle  1371     in_data    07e02
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41670 cycle  1372                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41680 cycle  1373                      out_data    0528b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41690 cycle  1374                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41700 cycle  1375     in_data    08051
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41710 cycle  1376     in_data    02a24 out_data    0a69c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41720 cycle  1377     in_data    1a1cb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41730 cycle  1378                      out_data    175b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41740 cycle  1379     in_data    110d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41750 cycle  1380     in_data    1b2f7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41760 cycle  1381     in_data    12dc9 out_data    0f177
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41770 cycle  1382                      out_data    1a50c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41780 cycle  1383     in_data    011e3 out_data    053d3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41790 cycle  1384                      out_data    07e02
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41800 cycle  1385     in_data    198b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41810 cycle  1386     in_data    1a140
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41820 cycle  1387     in_data    160e6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41830 cycle  1388                      out_data    08051
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41840 cycle  1389                      out_data    02a24
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41850 cycle  1390     in_data    0bf55 out_data    1a1cb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41860 cycle  1391     in_data    0dfef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41870 cycle  1392                      out_data    110d7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41880 cycle  1393                      out_data    1b2f7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41890 cycle  1394                      out_data    12dc9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41900 cycle  1395                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41910 cycle  1396                      out_data    011e3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41920 cycle  1397                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41930 cycle  1398 rst                  out_data    198b0
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41940 cycle  1399 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41950 cycle  1400 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41960 cycle  1401                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41970 cycle  1402                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41980 cycle  1403                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   41990 cycle  1404     in_data    03ead
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42000 cycle  1405     in_data    1e799
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42010 cycle  1406     in_data    18275
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42020 cycle  1407                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42030 cycle  1408                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42040 cycle  1409     in_data    13334
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42050 cycle  1410     in_data    0d409
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42060 cycle  1411     in_data    0631e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42070 cycle  1412     in_data    098bb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42080 cycle  1413     in_data    02ceb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42090 cycle  1414     in_data    12d0b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42100 cycle  1415                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42110 cycle  1416     in_data    1ca3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42120 cycle  1417                      out_data    03ead
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42130 cycle  1418                      out_data    1e799
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42140 cycle  1419     in_data    06c07 out_data    18275
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42150 cycle  1420                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42160 cycle  1421     in_data    0acb7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42170 cycle  1422                      out_data    13334
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42180 cycle  1423                      out_data    0d409
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42190 cycle  1424                      out_data    0631e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42200 cycle  1425     in_data    1f4e4 out_data    098bb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42210 cycle  1426     in_data    1205d out_data    02ceb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42220 cycle  1427     in_data    1f328 out_data    12d0b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42230 cycle  1428     in_data    1e53a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42240 cycle  1429                      out_data    1ca3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42250 cycle  1430     in_data    054b1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42260 cycle  1431     in_data    03523
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42270 cycle  1432     in_data    1b0d8 out_data    06c07
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42280 cycle  1433                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42290 cycle  1434     in_data    0f04f out_data    0acb7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42300 cycle  1435                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42310 cycle  1436     in_data    0d50f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42320 cycle  1437     in_data    0622d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42330 cycle  1438     in_data    1d511 out_data    1f4e4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42340 cycle  1439     in_data    1157a out_data    1205d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42350 cycle  1440                      out_data    1f328
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42360 cycle  1441                      out_data    1e53a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42370 cycle  1442                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42380 cycle  1443 rst                  out_data    054b1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42390 cycle  1444 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42400 cycle  1445 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42410 cycle  1446                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42420 cycle  1447                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42430 cycle  1448                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42440 cycle  1449     in_data    1724d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42450 cycle  1450     in_data    09e24
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42460 cycle  1451     in_data    1983f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42470 cycle  1452     in_data    1eebb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42480 cycle  1453     in_data    0f18d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42490 cycle  1454     in_data    10720
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42500 cycle  1455                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42510 cycle  1456                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42520 cycle  1457     in_data    16c03
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42530 cycle  1458     in_data    0475e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42540 cycle  1459     in_data    10960
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42550 cycle  1460     in_data    1a5b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42560 cycle  1461                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42570 cycle  1462     in_data    13d9c out_data    1724d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42580 cycle  1463                      out_data    09e24
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42590 cycle  1464                      out_data    1983f
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42600 cycle  1465                      out_data    1eebb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42610 cycle  1466     in_data    0ca82 out_data    0f18d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42620 cycle  1467                      out_data    10720
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42630 cycle  1468                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42640 cycle  1469     in_data    19dbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42650 cycle  1470                      out_data    16c03
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42660 cycle  1471     in_data    13261 out_data    0475e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42670 cycle  1472     in_data    14bfa out_data    10960
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42680 cycle  1473     in_data    0d56b out_data    1a5b8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42690 cycle  1474     in_data    1290c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42700 cycle  1475                      out_data    13d9c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42710 cycle  1476     in_data    1e74e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42720 cycle  1477     in_data    06c97
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42730 cycle  1478     in_data    1bc7b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42740 cycle  1479     in_data    1dbcf out_data    0ca82
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42750 cycle  1480                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42760 cycle  1481                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42770 cycle  1482     in_data    06516 out_data    19dbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42780 cycle  1483     in_data    0c585
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42790 cycle  1484     in_data    0701a out_data    13261
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42800 cycle  1485                      out_data    14bfa
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42810 cycle  1486                      out_data    0d56b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42820 cycle  1487                      out_data    1290c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42830 cycle  1488 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42840 cycle  1489 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42850 cycle  1490 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42860 cycle  1491                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42870 cycle  1492     in_data    004c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42880 cycle  1493                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42890 cycle  1494                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42900 cycle  1495                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42910 cycle  1496     in_data    17c35
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42920 cycle  1497     in_data    124f4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42930 cycle  1498                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42940 cycle  1499     in_data    0002a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42950 cycle  1500     in_data    1aa3a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42960 cycle  1501     in_data    05bf2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42970 cycle  1502                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42980 cycle  1503     in_data    192a9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   42990 cycle  1504                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43000 cycle  1505                      out_data    004c9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43010 cycle  1506     in_data    15987
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43020 cycle  1507                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43030 cycle  1508                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43040 cycle  1509                      out_data    17c35
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43050 cycle  1510     in_data    164e8 out_data    124f4
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43060 cycle  1511                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43070 cycle  1512                      out_data    0002a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43080 cycle  1513                      out_data    1aa3a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43090 cycle  1514                      out_data    05bf2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43100 cycle  1515     in_data    1848c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43110 cycle  1516     in_data    108fc out_data    192a9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43120 cycle  1517                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43130 cycle  1518                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43140 cycle  1519     in_data    0d360 out_data    15987
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43150 cycle  1520     in_data    1ea7e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43160 cycle  1521                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43170 cycle  1522     in_data    0b38a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43180 cycle  1523                      out_data    164e8
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43190 cycle  1524     in_data    0c293
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43200 cycle  1525                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43210 cycle  1526                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43220 cycle  1527                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43230 cycle  1528     in_data    07208 out_data    1848c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43240 cycle  1529     in_data    1000b out_data    108fc
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43250 cycle  1530                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43260 cycle  1531                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43270 cycle  1532                      out_data    0d360
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43280 cycle  1533 rst                  out_data    1ea7e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43290 cycle  1534 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43300 cycle  1535 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43310 cycle  1536                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43320 cycle  1537                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43330 cycle  1538                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43340 cycle  1539     in_data    02e91
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43350 cycle  1540     in_data    01f40
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43360 cycle  1541                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43370 cycle  1542     in_data    1d56c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43380 cycle  1543                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43390 cycle  1544     in_data    07b3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43400 cycle  1545                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43410 cycle  1546                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43420 cycle  1547     in_data    0fbbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43430 cycle  1548                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43440 cycle  1549                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43450 cycle  1550                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43460 cycle  1551     in_data    05765
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43470 cycle  1552     in_data    14839 out_data    02e91
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43480 cycle  1553                      out_data    01f40
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43490 cycle  1554                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43500 cycle  1555                      out_data    1d56c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43510 cycle  1556                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43520 cycle  1557     in_data    122c3 out_data    07b3d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43530 cycle  1558                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43540 cycle  1559     in_data    05a45
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43550 cycle  1560                      out_data    0fbbf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43560 cycle  1561     in_data    00882
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43570 cycle  1562     in_data    1415a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43580 cycle  1563                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43590 cycle  1564     in_data    1d373 out_data    05765
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43600 cycle  1565                      out_data    14839
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43610 cycle  1566     in_data    12822
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43620 cycle  1567     in_data    09cbd
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43630 cycle  1568                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43640 cycle  1569                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43650 cycle  1570     in_data    1c77e out_data    122c3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43660 cycle  1571                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43670 cycle  1572     in_data    14969 out_data    05a45
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43680 cycle  1573     in_data    03330
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43690 cycle  1574     in_data    1fbe4 out_data    00882
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43700 cycle  1575                      out_data    1415a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43710 cycle  1576                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43720 cycle  1577                      out_data    1d373
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43730 cycle  1578 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43740 cycle  1579 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43750 cycle  1580 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43760 cycle  1581                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43770 cycle  1582     in_data    15c2a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43780 cycle  1583     in_data    05596
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43790 cycle  1584     in_data    0a726
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43800 cycle  1585                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43810 cycle  1586                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43820 cycle  1587                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43830 cycle  1588     in_data    0aa96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43840 cycle  1589                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43850 cycle  1590                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43860 cycle  1591     in_data    0f2bf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43870 cycle  1592                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43880 cycle  1593     in_data    0f5ef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43890 cycle  1594                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43900 cycle  1595                      out_data    15c2a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43910 cycle  1596     in_data    037da out_data    05596
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43920 cycle  1597     in_data    0c7ad out_data    0a726
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43930 cycle  1598                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43940 cycle  1599     in_data    08e39
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43950 cycle  1600     in_data    17f7a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43960 cycle  1601                      out_data    0aa96
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43970 cycle  1602                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43980 cycle  1603                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   43990 cycle  1604                      out_data    0f2bf
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44000 cycle  1605                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44010 cycle  1606                      out_data    0f5ef
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44020 cycle  1607     in_data    02758
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44030 cycle  1608     in_data    1751b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44040 cycle  1609     in_data    11624 out_data    037da
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44050 cycle  1610     in_data    03217 out_data    0c7ad
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44060 cycle  1611                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44070 cycle  1612     in_data    1e16f out_data    08e39
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44080 cycle  1613     in_data    065f1 out_data    17f7a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44090 cycle  1614                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44100 cycle  1615                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44110 cycle  1616     in_data    1c5ed
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44120 cycle  1617     in_data    1c267
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44130 cycle  1618     in_data    03288
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44140 cycle  1619     in_data    1d46c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44150 cycle  1620                      out_data    02758
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44160 cycle  1621                      out_data    1751b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44170 cycle  1622                      out_data    11624
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44180 cycle  1623 rst                  out_data    03217
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44190 cycle  1624 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44200 cycle  1625 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44210 cycle  1626                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44220 cycle  1627     in_data    10ff3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44230 cycle  1628                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44240 cycle  1629                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44250 cycle  1630     in_data    17317
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44260 cycle  1631     in_data    02830
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44270 cycle  1632                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44280 cycle  1633                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44290 cycle  1634                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44300 cycle  1635     in_data    0f2e5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44310 cycle  1636                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44320 cycle  1637     in_data    0d7c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44330 cycle  1638                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44340 cycle  1639                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44350 cycle  1640                      out_data    10ff3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44360 cycle  1641     in_data    0ada7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44370 cycle  1642                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44380 cycle  1643                      out_data    17317
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44390 cycle  1644     in_data    1de3c out_data    02830
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44400 cycle  1645                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44410 cycle  1646                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44420 cycle  1647     in_data    02ba7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44430 cycle  1648     in_data    0da7e out_data    0f2e5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44440 cycle  1649                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44450 cycle  1650     in_data    18736 out_data    0d7c6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44460 cycle  1651                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44470 cycle  1652                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44480 cycle  1653     in_data    0e36d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44490 cycle  1654                      out_data    0ada7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44500 cycle  1655                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44510 cycle  1656                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44520 cycle  1657                      out_data    1de3c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44530 cycle  1658                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44540 cycle  1659                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44550 cycle  1660     in_data    07e69 out_data    02ba7
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44560 cycle  1661     in_data    1628e out_data    0da7e
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44570 cycle  1662     in_data    1c145
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44580 cycle  1663     in_data    11d98 out_data    18736
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44590 cycle  1664                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44600 cycle  1665                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44610 cycle  1666                      out_data    0e36d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44620 cycle  1667                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44630 cycle  1668 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44640 cycle  1669 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44650 cycle  1670 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44660 cycle  1671                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44670 cycle  1672                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44680 cycle  1673                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44690 cycle  1674                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44700 cycle  1675                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44710 cycle  1676     in_data    13ab1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44720 cycle  1677                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44730 cycle  1678                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44740 cycle  1679                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44750 cycle  1680                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44760 cycle  1681     in_data    1efde
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44770 cycle  1682                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44780 cycle  1683     in_data    056e2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44790 cycle  1684     in_data    00ff5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44800 cycle  1685     in_data    0fe86
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44810 cycle  1686     in_data    14550
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44820 cycle  1687     in_data    140ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44830 cycle  1688     in_data    0ede6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44840 cycle  1689     in_data    03c7d out_data    13ab1
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44850 cycle  1690     in_data    0831c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44860 cycle  1691     in_data    0ca17
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44870 cycle  1692     in_data    141e9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44880 cycle  1693                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44890 cycle  1694     in_data    02428 out_data    1efde
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44900 cycle  1695     in_data    0d355
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44910 cycle  1696                      out_data    056e2
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44920 cycle  1697     in_data    0c496 out_data    00ff5
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44930 cycle  1698     in_data    110b6 out_data    0fe86
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44940 cycle  1699                      out_data    14550
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44950 cycle  1700                      out_data    140ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44960 cycle  1701                      out_data    0ede6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44970 cycle  1702                      out_data    03c7d
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44980 cycle  1703                      out_data    0831c
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   44990 cycle  1704                      out_data    0ca17
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45000 cycle  1705     in_data    08b23 out_data    141e9
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45010 cycle  1706                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45020 cycle  1707     in_data    0a7a4 out_data    02428
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45030 cycle  1708                      out_data    0d355
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45040 cycle  1709     in_data    0d2b6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45050 cycle  1710                      out_data    0c496
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45060 cycle  1711                      out_data    110b6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45070 cycle  1712                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45080 cycle  1713 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45090 cycle  1714 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45100 cycle  1715 rst                 
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45110 cycle  1716     in_data    03a5a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45120 cycle  1717                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45130 cycle  1718                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45140 cycle  1719     in_data    08be6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45150 cycle  1720                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45160 cycle  1721                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45170 cycle  1722                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45180 cycle  1723                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45190 cycle  1724                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45200 cycle  1725                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45210 cycle  1726     in_data    013ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45220 cycle  1727                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45230 cycle  1728     in_data    06347
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45240 cycle  1729     in_data    072fe out_data    03a5a
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45250 cycle  1730                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45260 cycle  1731                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45270 cycle  1732                      out_data    08be6
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45280 cycle  1733                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45290 cycle  1734                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45300 cycle  1735     in_data    1403b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45310 cycle  1736                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45320 cycle  1737     in_data    0d276
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45330 cycle  1738     in_data    19c7b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45340 cycle  1739                      out_data    013ab
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45350 cycle  1740     in_data    12cfb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45360 cycle  1741     in_data    0f122 out_data    06347
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45370 cycle  1742     in_data    1cd07 out_data    072fe
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45380 cycle  1743     in_data    1f617
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45390 cycle  1744                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45400 cycle  1745                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45410 cycle  1746     in_data    1f513
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45420 cycle  1747                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45430 cycle  1748                      out_data    1403b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45440 cycle  1749                     
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45450 cycle  1750     in_data    0f524 out_data    0d276
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45460 cycle  1751     in_data    0e67d out_data    19c7b
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45470 cycle  1752     in_data    032a3
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45480 cycle  1753                      out_data    12cfb
testbenches/shift_register_with_valid_tb.sv width 17 depth 13 time   45490 cycle  1754     in_data    1aa06 out_data    0f122
PASS testbenches/formula_tb.sv homework 4 formula 1 pipe 1 distributor 0 impl 1


number of transfers : arg 113 res 113 per 743 cycles
PASS testbenches/formula_tb.sv homework 4 formula 1 pipe 0 distributor 0 impl 1


number of transfers : arg 106 res 106 per 1319 cycles
PASS testbenches/shift_register_with_valid_tb.sv width 8 depth 8
PASS testbenches/shift_register_with_valid_tb.sv width 17 depth 13
