Release 14.7 Physical Synthesis Report P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.

TABLE OF CONTENTS
  1) Physical Synthesis Options Summary
  2) Optimizations statistics and details


=========================================================================
*                 Physical Synthesis Options Summary                    *
=========================================================================
---- Options
Global Optimization                 : OFF
    Retiming                        : OFF
    Equivalent Register Removal     : OFF
Timing-Driven Packing and Placement : ON
    Logic Optimization              : OFF
    Register Duplication            : ON

---- Intelligent clock gating       : OFF

---- Target Parameters
Target Device                       : 6vsx475tff1759-1

=========================================================================


=========================================================================
*                        Optimizations                                  *
=========================================================================
---- Statistics
   Number of registers added by Reduce Maximum Fanout        | 8               

   Overall change in number of design objects                | +8               


---- Details

New or modified components                             | Optimization             | Objective           
-------------------------------------------------------|--------------------------|----------------------
window_design_xsg_core_config/window_design_xsg_core_config/ce_200_sg_x2_REPLICA_0| Reduce Maximum Fanout    | Fanout Optimization
window_design_xsg_core_config/window_design_xsg_core_config/ce_200_sg_x2_REPLICA_1| Reduce Maximum Fanout    | Fanout Optimization
window_design_xsg_core_config/window_design_xsg_core_config/ce_200_sg_x2_REPLICA_2| Reduce Maximum Fanout    | Fanout Optimization
window_design_xsg_core_config/window_design_xsg_core_config/ce_200_sg_x2_REPLICA_3| Reduce Maximum Fanout    | Fanout Optimization
window_design_xsg_core_config/window_design_xsg_core_config/default_clock_driver_window_design_x0/xlclockdriver_200/ce_vec(1)_REPLICA_4| Reduce Maximum Fanout    | Fanout Optimization
window_design_xsg_core_config/window_design_xsg_core_config/default_clock_driver_window_design_x0/xlclockdriver_200/ce_vec(1)_REPLICA_5| Reduce Maximum Fanout    | Fanout Optimization
window_design_xsg_core_config/window_design_xsg_core_config/default_clock_driver_window_design_x0/xlclockdriver_200/ce_vec(1)_REPLICA_6| Reduce Maximum Fanout    | Fanout Optimization
window_design_xsg_core_config/window_design_xsg_core_config/default_clock_driver_window_design_x0/xlclockdriver_200/ce_vec(1)_REPLICA_7| Reduce Maximum Fanout    | Fanout Optimization

   Flops added for Enable Generation                       
-------------------------
