{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.350409",
   "Default View_TopLeft":"-868,0",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 4570 -y 2410 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 4570 -y 2430 -defaultsOSRD
preplace port trigger_out -pg 1 -lvl 10 -x 4570 -y 370 -defaultsOSRD
preplace port trigger_input -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace portBus leds_8bits1 -pg 1 -lvl 10 -x 4570 -y 130 -defaultsOSRD
preplace portBus sws_8bits -pg 1 -lvl 0 -x 0 -y 2020 -defaultsOSRD
preplace portBus pmod_input -pg 1 -lvl 0 -x 0 -y 1790 -defaultsOSRD
preplace portBus btnc -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -x 4310 -y 2490 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 7 -x 3360 -y 1380 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 7 -x 3360 -y 2240 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 7 -x 3360 -y 1700 -defaultsOSRD
preplace inst axi_dma_3 -pg 1 -lvl 7 -x 3360 -y 2060 -defaultsOSRD
preplace inst axi_dma_4 -pg 1 -lvl 7 -x 3360 -y 2420 -defaultsOSRD
preplace inst axi_dma_5 -pg 1 -lvl 7 -x 3360 -y 2760 -defaultsOSRD
preplace inst axi_dma_6 -pg 1 -lvl 7 -x 3360 -y 2970 -defaultsOSRD
preplace inst axi_dma_7 -pg 1 -lvl 7 -x 3360 -y 1880 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 6 -x 2730 -y 2100 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 590 -y 2260 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -x 3860 -y 2470 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 8 -x 3860 -y 1950 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 9 -x 4310 -y 130 -defaultsOSRD
preplace inst enable_splitter_0 -pg 1 -lvl 1 -x 150 -y 2030 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 3360 -y 720 -defaultsOSRD
preplace inst signal_input_0 -pg 1 -lvl 1 -x 150 -y 1790 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1610 -y 1550 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 5 -x 2150 -y 510 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 5 -x 2150 -y 650 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 5 -x 2150 -y 990 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 5 -x 2150 -y 2640 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 5 -x 2150 -y 2780 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 5 -x 2150 -y 2920 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 5 -x 2150 -y 3040 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 5 -x 2150 -y 2250 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 7 -x 3360 -y 3430 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 7 -x 3360 -y 1200 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 2 -x 590 -y 1300 -defaultsOSRD
preplace inst input_selector_0 -pg 1 -lvl 4 -x 1610 -y 1260 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 7 -x 3360 -y 890 -defaultsOSRD
preplace inst input_trigger_0 -pg 1 -lvl 2 -x 590 -y 1670 -defaultsOSRD
preplace inst axi_gpio_4 -pg 1 -lvl 7 -x 3360 -y 3590 -defaultsOSRD
preplace inst or_0 -pg 1 -lvl 9 -x 4310 -y 370 -defaultsOSRD
preplace inst util_vector_logic_10 -pg 1 -lvl 2 -x 590 -y 1470 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 6 -x 2730 -y 1220 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 6 -x 2730 -y 1040 -defaultsOSRD
preplace inst fifo_generator_2 -pg 1 -lvl 6 -x 2730 -y 1450 -defaultsOSRD
preplace inst fifo_generator_3 -pg 1 -lvl 6 -x 2730 -y 1670 -defaultsOSRD
preplace inst fifo_generator_4 -pg 1 -lvl 6 -x 2730 -y 2550 -defaultsOSRD
preplace inst fifo_generator_5 -pg 1 -lvl 6 -x 2730 -y 2800 -defaultsOSRD
preplace inst fifo_generator_6 -pg 1 -lvl 6 -x 2730 -y 2980 -defaultsOSRD
preplace inst fifo_generator_7 -pg 1 -lvl 6 -x 2730 -y 840 -defaultsOSRD
preplace inst signal_detector_0 -pg 1 -lvl 5 -x 2150 -y 1170 -defaultsOSRD
preplace inst signal_detector_1 -pg 1 -lvl 5 -x 2150 -y 830 -defaultsOSRD
preplace inst signal_detector_2 -pg 1 -lvl 5 -x 2150 -y 1450 -defaultsOSRD
preplace inst signal_detector_3 -pg 1 -lvl 5 -x 2150 -y 1870 -defaultsOSRD
preplace inst signal_detector_4 -pg 1 -lvl 5 -x 2150 -y 1670 -defaultsOSRD
preplace inst signal_detector_5 -pg 1 -lvl 5 -x 2150 -y 2070 -defaultsOSRD
preplace inst signal_detector_7 -pg 1 -lvl 3 -x 1110 -y 1230 -defaultsOSRD
preplace inst signal_detector_6 -pg 1 -lvl 5 -x 2150 -y 2410 -defaultsOSRD
preplace inst ip_8_to_1_and_7_0 -pg 1 -lvl 1 -x 150 -y 1320 -defaultsOSRD
preplace inst signal_generator_0 -pg 1 -lvl 3 -x 1110 -y 1470 -defaultsOSRD
preplace inst hold_signal_0 -pg 1 -lvl 7 -x 3360 -y 420 -defaultsOSRD
preplace inst hold_signal_1 -pg 1 -lvl 7 -x 3360 -y 250 -defaultsOSRD
preplace inst hold_signal_2 -pg 1 -lvl 7 -x 3360 -y 1060 -defaultsOSRD
preplace inst hold_signal_3 -pg 1 -lvl 7 -x 3360 -y 1540 -defaultsOSRD
preplace inst hold_signal_4 -pg 1 -lvl 7 -x 3360 -y 2600 -defaultsOSRD
preplace inst hold_signal_5 -pg 1 -lvl 7 -x 3360 -y 3130 -defaultsOSRD
preplace inst hold_signal_6 -pg 1 -lvl 7 -x 3360 -y 3270 -defaultsOSRD
preplace inst hold_signal_7 -pg 1 -lvl 7 -x 3360 -y 560 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 9 410 1220 890 990 NJ 990 1950 1290 2450 700 3010 2860 3700 2800 4070 2630 4550
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 9 410 2850 NJ 2850 NJ 2850 NJ 2850 2300J 2890 3150J 2870 NJ 2870 NJ 2870 4540
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 6 860 1050 NJ 1050 1880 2570 2310 2650 3090 3350 3710
preplace netloc axi_dma_7_s2mm_introut 1 7 1 3590 1900n
preplace netloc axi_dma_6_s2mm_introut 1 7 1 3650 1920n
preplace netloc axi_dma_5_s2mm_introut 1 7 1 3620 1900n
preplace netloc axi_dma_0_s2mm_introut 1 7 1 3690 1400n
preplace netloc axi_dma_4_s2mm_introut 1 7 1 3600 1880n
preplace netloc axi_dma_3_s2mm_introut 1 7 1 3580 1860n
preplace netloc axi_dma_2_s2mm_introut 1 7 1 3650 1720n
preplace netloc axi_dma_1_s2mm_introut 1 7 1 3560 1820n
preplace netloc xlconcat_0_dout 1 8 1 4030 1950n
preplace netloc signal_detector_5_signal_state 1 5 4 2380J 160 NJ 160 NJ 160 4030
preplace netloc signal_detector_0_signal_state 1 5 4 2320J 100 NJ 100 NJ 100 4040
preplace netloc signal_detector_4_signal_state 1 5 4 2350 150 NJ 150 NJ 150 4080
preplace netloc signal_detector_3_signal_state 1 5 4 2360 140 NJ 140 NJ 140 4070
preplace netloc signal_detector_2_signal_state 1 5 4 2340J 130 NJ 130 NJ 130 4060
preplace netloc signal_detector_1_signal_state 1 5 4 2330J 110 NJ 110 NJ 110 4050
preplace netloc xlconcat_1_dout 1 9 1 NJ 130
preplace netloc enable_splitter_0_out7 1 1 2 360 1180 N
preplace netloc enable_splitter_0_out5 1 1 4 400 2020 NJ 2020 NJ 2020 NJ
preplace netloc enable_splitter_0_out4 1 1 4 390J 1540 770J 1630 NJ 1630 1940
preplace netloc enable_splitter_0_out3 1 1 4 370J 1390 810J 1730 NJ 1730 1850
preplace netloc enable_splitter_0_out2 1 1 4 380 1810 NJ 1810 NJ 1810 1930J
preplace netloc enable_splitter_0_out1 1 1 4 290 780 NJ 780 NJ 780 NJ
preplace netloc sws_8bits_1 1 0 8 20 2550 NJ 2550 NJ 2550 NJ 2550 NJ 2550 2350J 2640 3140J 2520 3540
preplace netloc axi_gpio_0_gpio_io_o 1 0 8 30 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 3540
preplace netloc signal_input_0_out1 1 1 4 270J 970 NJ 970 NJ 970 1830
preplace netloc signal_input_0_out2 1 1 4 340 1400 800J 1640 NJ 1640 1920J
preplace netloc signal_input_0_out3 1 1 4 340J 1830 NJ 1830 NJ 1830 1820
preplace netloc signal_input_0_out4 1 1 4 NJ 1800 910J 1650 NJ 1650 1960
preplace netloc signal_input_0_out5 1 1 4 300 1060 NJ 1060 NJ 1060 1870J
preplace netloc signal_input_0_out7 1 1 2 330 1200 N
preplace netloc pmod_input_1 1 0 1 NJ 1790
preplace netloc enable_splitter_0_out0 1 1 4 310 1040 NJ 1040 NJ 1040 1920J
preplace netloc signal_input_0_out0 1 1 3 350J 1820 NJ 1820 1420
preplace netloc util_vector_logic_0_Res 1 4 1 1890 1140n
preplace netloc signal_detector_0_fifo_reset 1 4 2 1970 1280 2310
preplace netloc signal_detector_2_fifo_reset 1 4 2 1980 1300 2310
preplace netloc signal_detector_3_fifo_reset 1 4 2 2000 2560 2330
preplace netloc signal_detector_4_fifo_reset 1 4 2 1970 1560 2310
preplace netloc signal_detector_5_fifo_reset 1 4 2 1980 2180 2300
preplace netloc signal_detector_1_fifo_reset 1 4 2 1950 440 2310
preplace netloc axi_gpio_1_gpio_io_o 1 2 6 900 1010 NJ 1010 1900 2710 NJ 2710 2950J 3510 3540
preplace netloc signal_detector_6_signal_state 1 5 4 2410J 170 NJ 170 NJ 170 4010
preplace netloc signal_detector_6_fifo_reset 1 4 2 1990 2520 2300
preplace netloc enable_splitter_0_out6 1 1 4 280 2160 NJ 2160 NJ 2160 1790J
preplace netloc signal_input_0_out6 1 1 4 320 2010 NJ 2010 NJ 2010 1800J
preplace netloc util_vector_logic_9_Res 1 2 1 870 1300n
preplace netloc signal_detector_7_m00_axis_tdata 1 3 1 1420 1180n
preplace netloc signal_detector_7_m00_axis_tkeep 1 3 1 1410 1200n
preplace netloc signal_detector_7_m00_axis_tlast 1 3 1 1390 1220n
preplace netloc signal_detector_7_m00_axis_tvalid 1 3 1 1370 1240n
preplace netloc input_selector_0_s01_axis_tready 1 3 2 1310J 1070 1800
preplace netloc input_selector_0_s00_axis_tready 1 3 2 1400J 1480 1790
preplace netloc signal_generator_0_m00_axis_tdata 1 3 1 1320 1150n
preplace netloc signal_generator_0_m00_axis_tlast 1 3 1 1360 1190n
preplace netloc signal_generator_0_m00_axis_tvalid 1 3 1 1380 1210n
preplace netloc signal_generator_0_m00_axis_tkeep 1 3 1 1340 1170n
preplace netloc input_selector_0_fifo_reset 1 4 1 1840 1330n
preplace netloc signal_generator_0_fifo_reset 1 3 1 1410 1370n
preplace netloc signal_detector_7_fifo_reset 1 3 1 1330 1300n
preplace netloc signal_generator_0_signal_state 1 3 1 1390 1330n
preplace netloc input_selector_0_signal_state 1 4 5 1820 120 NJ 120 NJ 120 NJ 120 4020
preplace netloc signal_detector_7_signal_state 1 3 1 1350 1280n
preplace netloc input_trigger_0_trigger_out2 1 2 3 790J 1620 NJ 1620 1910
preplace netloc input_trigger_0_trigger_out3 1 2 3 NJ 1660 NJ 1660 1860
preplace netloc input_trigger_0_trigger_out7 1 2 1 850 1240n
preplace netloc input_trigger_0_trigger_out4 1 2 3 NJ 1680 NJ 1680 N
preplace netloc input_trigger_0_trigger_out1 1 2 3 780J 980 NJ 980 1870
preplace netloc input_trigger_0_trigger_out5 1 2 3 NJ 1700 NJ 1700 1830
preplace netloc input_trigger_0_trigger_out0 1 2 3 820J 1020 NJ 1020 1930
preplace netloc input_trigger_0_trigger_out6 1 2 3 N 1720 NJ 1720 1810J
preplace netloc axi_gpio_4_gpio_io_o 1 1 7 400 1000 NJ 1000 NJ 1000 1940J 1310 NJ 1310 3000J 1280 3550
preplace netloc trigger_input_1 1 0 2 NJ 1660 NJ
preplace netloc or_0_out0 1 9 1 NJ 370
preplace netloc btnc_1 1 0 4 NJ 1400 280 1380 840J 1600 1430J
preplace netloc ip_8_to_1_and_7_0_out0 1 1 3 280 1100 NJ 1100 1320J
preplace netloc util_vector_logic_10_Res 1 2 1 830 1470n
preplace netloc fifo_generator_7_s_axis_tready 1 3 3 1430 410 NJ 410 2490
preplace netloc input_selector_0_m00_axis_tvalid 1 4 2 1810J 420 2470
preplace netloc input_selector_0_m00_axis_tdata 1 4 2 1850J 580 2400
preplace netloc input_selector_0_m00_axis_tkeep 1 4 2 1860J 720 2460
preplace netloc input_selector_0_m00_axis_tlast 1 4 2 1840J 430 2480
preplace netloc util_vector_logic_8_Res 1 5 2 2430 580 N
preplace netloc util_vector_logic_7_Res 1 5 2 2520 3140 2940
preplace netloc util_vector_logic_6_Res 1 5 2 2500 3150 N
preplace netloc util_vector_logic_5_Res 1 5 2 2330 2660 3150J
preplace netloc util_vector_logic_4_Res 1 5 2 2320 1560 NJ
preplace netloc util_vector_logic_1_Res 1 5 2 2500 440 N
preplace netloc util_vector_logic_3_Res 1 5 2 2400 1320 2990J
preplace netloc util_vector_logic_2_Res 1 5 2 2510 270 N
preplace netloc ip_8_to_1_and_7_0_out1 1 1 2 320J 1230 880
preplace netloc axi_gpio_3_gpio_io_o 1 0 8 20 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 3550
preplace netloc axi_gpio_3_gpio2_io_o 1 2 6 910 1030 NJ 1030 1960J 1060 2420J 1130 2970J 980 3540
preplace netloc fifo_generator_0_axis_overflow 1 6 1 2960 400n
preplace netloc fifo_generator_1_axis_overflow 1 6 1 2940 230n
preplace netloc fifo_generator_3_axis_overflow 1 6 1 2940 1520n
preplace netloc fifo_generator_5_axis_overflow 1 6 1 2980 2830n
preplace netloc fifo_generator_6_axis_overflow 1 6 1 2970 3010n
preplace netloc fifo_generator_4_axis_overflow 1 6 1 N 2580
preplace netloc fifo_generator_2_axis_overflow 1 6 1 2980 1040n
preplace netloc fifo_generator_7_axis_overflow 1 6 1 2950 540n
preplace netloc hold_signal_0_signal_out 1 7 1 3700 420n
preplace netloc hold_signal_1_signal_out 1 7 1 3710 250n
preplace netloc hold_signal_2_signal_out 1 7 1 3680 1060n
preplace netloc hold_signal_3_signal_out 1 7 1 3630 1540n
preplace netloc hold_signal_4_signal_out 1 7 1 3630 2040n
preplace netloc hold_signal_5_signal_out 1 7 1 3670 2060n
preplace netloc hold_signal_6_signal_out 1 7 1 3680 2080n
preplace netloc hold_signal_7_signal_out 1 7 1 3660 560n
preplace netloc signal_detector_1_M00_AXIS 1 5 1 2440 810n
preplace netloc fifo_generator_5_M_AXIS 1 6 1 3150 2740n
preplace netloc fifo_generator_2_M_AXIS 1 6 1 2960 1420n
preplace netloc ps7_0_axi_periph_M04_AXI 1 6 1 2950 2060n
preplace netloc axi_dma_0_M_AXI_S2MM 1 7 1 3640 1360n
preplace netloc signal_detector_3_M00_AXIS 1 5 1 2440 1650n
preplace netloc ps7_0_axi_periph_M12_AXI 1 6 1 2960 2220n
preplace netloc fifo_generator_0_M_AXIS 1 6 1 3140 1190n
preplace netloc ps7_0_axi_periph_M03_AXI 1 6 1 3110 2020n
preplace netloc signal_detector_0_M00_AXIS 1 5 1 2390 1150n
preplace netloc fifo_generator_7_M_AXIS 1 6 1 3150 810n
preplace netloc ps7_0_axi_periph_M10_AXI 1 6 1 3060 1180n
preplace netloc axi_dma_7_M_AXI_S2MM 1 7 1 3570 1860n
preplace netloc ps7_0_axi_periph_M08_AXI 1 6 1 3020 700n
preplace netloc axi_dma_2_M_AXI_S2MM 1 7 1 3610 1680n
preplace netloc fifo_generator_1_M_AXIS 1 6 1 3130 1010n
preplace netloc axi_dma_6_M_AXI_S2MM 1 7 1 3690 2320n
preplace netloc processing_system7_0_M_AXI_GP0 1 5 5 2520 710 3150J 800 NJ 800 NJ 800 4550
preplace netloc signal_detector_2_M00_AXIS 1 5 1 N 1430
preplace netloc signal_detector_4_M00_AXIS 1 5 1 2370 1650n
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ 2430
preplace netloc fifo_generator_4_M_AXIS 1 6 1 3120 2400n
preplace netloc ps7_0_axi_periph_M09_AXI 1 6 1 2990 2160n
preplace netloc ps7_0_axi_periph_M02_AXI 1 6 1 3070 1660n
preplace netloc axi_dma_3_M_AXI_S2MM 1 7 1 3590 2040n
preplace netloc ps7_0_axi_periph_M11_AXI 1 6 1 3040 870n
preplace netloc ps7_0_axi_periph_M05_AXI 1 6 1 2940 2080n
preplace netloc ps7_0_axi_periph_M00_AXI 1 6 1 3050 1340n
preplace netloc fifo_generator_6_M_AXIS 1 6 1 N 2950
preplace netloc ps7_0_axi_periph_M07_AXI 1 6 1 3100 1840n
preplace netloc fifo_generator_3_M_AXIS 1 6 1 3120 1640n
preplace netloc ps7_0_axi_periph_M01_AXI 1 6 1 3080 2000n
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 N 2470
preplace netloc axi_dma_4_M_AXI_S2MM 1 7 1 3640 2280n
preplace netloc axi_dma_5_M_AXI_S2MM 1 7 1 3660 2300n
preplace netloc axi_dma_1_M_AXI_S2MM 1 7 1 N 2220
preplace netloc signal_detector_6_M00_AXIS 1 5 1 2340 2390n
preplace netloc signal_detector_5_M00_AXIS 1 5 1 2360 2050n
preplace netloc ps7_0_axi_periph_M06_AXI 1 6 1 3030 2100n
preplace netloc processing_system7_0_DDR 1 9 1 NJ 2410
levelinfo -pg 1 0 150 590 1110 1610 2150 2730 3360 3860 4310 4570
pagesize -pg 1 -db -bbox -sgen -170 0 4740 3670
"
}
{
   "da_axi4_cnt":"22",
   "da_clkrst_cnt":"31",
   "da_ps7_cnt":"1"
}
