Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/PCPlus4_tb_isim_beh.exe -prj C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/PCPlus4_tb_beh.prj work.PCPlus4_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/FULL_ADDER.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/Register.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/ADDER.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/PCPlus4.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/PCPlus4_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity MyRegister [myregister_default]
Compiling architecture behavioral of entity FULL_ADDER [full_adder_default]
Compiling architecture behavioral of entity ADDER [adder_default]
Compiling architecture behavioral of entity PCPlus4 [pcplus4_default]
Compiling architecture behavior of entity pcplus4_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/Counter/PCPlus4_tb_isim_beh.exe
Fuse Memory Usage: 29768 KB
Fuse CPU Usage: 937 ms
