//--------------------------------------------------------------------------------
// Auto-generated by Migen (3ffd64c) & LiteX (24614225) on 2021-04-16 17:26:24
//--------------------------------------------------------------------------------
#ifndef __GENERATED_SOC_H
#define __GENERATED_SOC_H
#define CONFIG_CLOCK_FREQUENCY 70000000
static inline int config_clock_frequency_read(void) {
        return CONFIG_CLOCK_FREQUENCY;
}
#define CONFIG_CPU_HAS_INTERRUPT
#define CONFIG_CPU_RESET_ADDR 0
static inline int config_cpu_reset_addr_read(void) {
	return 0;
}
#define CONFIG_CPU_TYPE_MINERVA
#define CONFIG_CPU_VARIANT_STANDARD
#define CONFIG_CPU_HUMAN_NAME "Minerva"
static inline const char * config_cpu_human_name_read(void) {
	return "Minerva";
}
#define CONFIG_CPU_NOP "nop"
static inline const char * config_cpu_nop_read(void) {
	return "nop";
}
#define CONFIG_WITH_BUILD_TIME
#define CONFIG_L2_SIZE 8192
static inline int config_l2_size_read(void) {
        return CONFIG_L2_SIZE;
}
#define MEMTEST_DATA_SIZE 2*1024*1024
static inline int memtest_data_size_read(void) {
	return MEMTEST_DATA_SIZE;
}
#define MEMTEST_ADDR_SIZE 65536
static inline int memtest_addr_size_read(void) {
        return MEMTEST_ADDR_SIZE;
}
#define CONFIG_CSR_DATA_WIDTH 32
static inline int config_csr_data_width_read(void) {
	return 32;
}
#define CONFIG_CSR_ALIGNMENT 32
static inline int config_csr_alignment_read(void) {
	return 32;
}
#define CONFIG_BUS_STANDARD "WISHBONE"
static inline const char * config_bus_standard_read(void) {
	return "WISHBONE";
}
#define CONFIG_BUS_DATA_WIDTH 32
static inline int config_bus_data_width_read(void) {
	return 32;
}
#define CONFIG_BUS_ADDRESS_WIDTH 32
static inline int config_bus_address_width_read(void) {
	return 32;
}
# if 0
#define TIMER0_INTERRUPT 1
static inline int timer0_interrupt_read(void) {
	return 1;
}
#define UART_INTERRUPT 0
static inline int uart_interrupt_read(void) {
	return 0;
}
# endif

#endif
