0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sim_1/new/tb_uart_fifo.sv,1716518054,systemVerilog,,,,tb_uart_fifo,,uvm,,,,,,
/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v,1716516687,verilog,,/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/new/uart_fifo.v,,baudrate_generator;receiver;transmitter;uart,,uvm,,,,,,
/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v,1716517055,verilog,,/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v,,FIFO;fifo_control_unit;register_file,,uvm,,,,,,
/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/new/uart_fifo.v,1716514094,verilog,,,,uart_fifo,,uvm,,,,,,
