Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Dec 13 14:47:11 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ROLLO_II_Encrypt_control_sets_placed.rpt
| Design       : ROLLO_II_Encrypt
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    63 |
| Unused register locations in slices containing registers |   255 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            3 |
|      6 |            5 |
|     12 |            1 |
|    16+ |           50 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4075 |         1922 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2790 |          795 |
| Yes          | No                    | No                     |             567 |          209 |
| Yes          | No                    | Yes                    |             664 |          229 |
| Yes          | Yes                   | No                     |            6561 |         3409 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | K_Gen_Ctrl/SHA3_done_reg_0             | K_Gen_Ctrl/SHA3_done_reg_1             |                1 |              1 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/E_rref_addr[2]_i_1_n_0      |                                        |                2 |              3 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/others_done_i_1_n_0         |                                        |                4 |              4 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/c_addr[5]_i_1_n_0           |                                        |                3 |              4 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/occupy_lut[4]_i_2_n_0       | c_Gen_Ctrl/occupy_lut[4]_i_1_n_0       |                1 |              5 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/E_addr[2]_i_1_n_0           |                                        |                2 |              5 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/cnt[5]_i_2_n_0              | c_Gen_Ctrl/cnt[5]_i_1_n_0              |                3 |              5 |
|  clk_IBUF_BUFG | gf2mz/ctrl/C_addr[5]_i_1_n_0           |                                        |                2 |              6 |
|  clk_IBUF_BUFG | gf2mz/ctrl/A_addr[5]_i_1_n_0           |                                        |                3 |              6 |
|  clk_IBUF_BUFG | SHA3/f_permutation_/i_reg[22]_0[0]     | SHA3/i_n_0                             |                1 |              6 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/e2_addr[5]_i_1_n_0          |                                        |                3 |              6 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/e1_addr[5]_i_1_n_0          |                                        |                3 |              6 |
|  clk_IBUF_BUFG | gf2mz/ctrl/B_addrb[5]_i_1_n_0          |                                        |                5 |             12 |
|  clk_IBUF_BUFG |                                        | rst_b_IBUF                             |               16 |             32 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/E[0]                        | gf2mz/mul14/start_en_reg_0             |               29 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul13/start_en                   | gf2mz/ctrl/SR[0]                       |               71 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul20/start_en                   | gf2mz/ctrl/SR[0]                       |               69 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul14/start_en                   | gf2mz/ctrl/SR[0]                       |               67 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/files_reg[6][82][0]         | gf2mz/mul14/start_en_reg_0             |               27 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/data_out_reg[82][0]         | gf2mz/mul14/start_en_reg_0             |               36 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/files_reg[1][82][0]         | gf2mz/mul14/start_en_reg_0             |               25 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/files_reg[4][82][0]         | gf2mz/mul14/start_en_reg_0             |               24 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/files_reg[2][82][0]         | gf2mz/mul14/start_en_reg_0             |               31 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/files_reg[5][82][0]         | gf2mz/mul14/start_en_reg_0             |               27 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/files_reg[3][82][0]         | gf2mz/mul14/start_en_reg_0             |               30 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul04/start_en                   | gf2mz/ctrl/SR[0]                       |               69 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/E_data_out[82]_i_2_n_0      | K_Gen_Ctrl/E_data_out[82]_i_1_n_0      |               26 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/E_rref_data_out[82]_i_2_n_0 | K_Gen_Ctrl/E_rref_data_out[82]_i_1_n_0 |               14 |             83 |
|  clk_IBUF_BUFG | K_Gen_Ctrl/GS_data_out[82]_i_2_n_0     | K_Gen_Ctrl/GS_data_out[82]_i_1_n_0     |               34 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul03/start_en                   | gf2mz/ctrl/SR[0]                       |               71 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul00/start_en                   | gf2mz/ctrl/SR[0]                       |               69 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul24/start_en                   | gf2mz/ctrl/SR[0]                       |               68 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul41/start_en                   | gf2mz/ctrl/SR[0]                       |               76 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul01/start_en                   | gf2mz/ctrl/SR[0]                       |               75 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul02/start_en                   | gf2mz/ctrl/SR[0]                       |               69 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul23/start_en                   | gf2mz/ctrl/SR[0]                       |               74 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul21/start_en                   | gf2mz/ctrl/SR[0]                       |               71 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul22/start_en                   | gf2mz/ctrl/SR[0]                       |               67 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul30/start_en                   | gf2mz/ctrl/SR[0]                       |               78 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul31/start_en                   | gf2mz/ctrl/SR[0]                       |               77 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul32/start_en                   | gf2mz/ctrl/SR[0]                       |               75 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul33/start_en                   | gf2mz/ctrl/SR[0]                       |               77 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul34/start_en                   | gf2mz/ctrl/SR[0]                       |               68 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul40/start_en                   | gf2mz/ctrl/SR[0]                       |               65 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul42/start_en                   | gf2mz/ctrl/SR[0]                       |               75 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul43/start_en                   | gf2mz/ctrl/SR[0]                       |               78 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul44/start_en                   | gf2mz/ctrl/SR[0]                       |               61 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul10/start_en                   | gf2mz/ctrl/SR[0]                       |               73 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul11/start_en                   | gf2mz/ctrl/SR[0]                       |               75 |             83 |
|  clk_IBUF_BUFG | gf2mz/mul12/start_en                   | gf2mz/ctrl/SR[0]                       |               66 |             83 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/rng_data_cache[95]_i_2_n_0  | c_Gen_Ctrl/rng_data_cache[95]_i_1_n_0  |               24 |             96 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/rnd_pool_cnt[4]_i_1_n_0     |                                        |               49 |            100 |
|  clk_IBUF_BUFG |                                        | gf2mz/ctrl/B_dob[414]_i_1_n_0          |               66 |            146 |
|  clk_IBUF_BUFG | RNG/f_permutation_/update              | gf2mz/mul14/start_en_reg_0             |               73 |            200 |
|  clk_IBUF_BUFG |                                        | gf2mz/ctrl/B_dob[248]_i_1_n_0          |               96 |            249 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/e1_dout[414]_i_2_n_0        | c_Gen_Ctrl/e1_dout[414]_i_1_n_0        |              106 |            415 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/e2_dout[414]_i_2_n_0        | c_Gen_Ctrl/e2_dout[414]_i_1_n_0        |              137 |            415 |
|  clk_IBUF_BUFG | gf2mz/ctrl/cache4[82]_i_1_n_0          |                                        |              133 |            415 |
|  clk_IBUF_BUFG | c_Gen_Ctrl/c_dout[414]_i_2_n_0         | c_Gen_Ctrl/c_dout[414]_i_1_n_0         |              190 |            415 |
|  clk_IBUF_BUFG | gf2mz/ctrl/E[0]                        | gf2mz/mul14/start_en_reg_0             |              470 |           1079 |
|  clk_IBUF_BUFG | SHA3/f_permutation_/update             | gf2mz/mul14/start_en_reg_0             |              545 |           1600 |
|  clk_IBUF_BUFG |                                        | gf2mz/mul14/start_en_reg_0             |              617 |           2363 |
|  clk_IBUF_BUFG |                                        |                                        |             2011 |           4365 |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+


