{"vcs1":{"timestamp_begin":1747149898.632942834, "rt":18.32, "ut":15.04, "st":1.68}}
{"vcselab":{"timestamp_begin":1747149917.216881704, "rt":1.54, "ut":0.79, "st":0.39}}
{"link":{"timestamp_begin":1747149918.953702843, "rt":2.13, "ut":0.27, "st":0.78}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747149895.600857186}
{"VCS_COMP_START_TIME": 1747149895.600857186}
{"VCS_COMP_END_TIME": 1747149922.458826325}
{"VCS_USER_OPTIONS": "-top zebu_top -l zebu_vcs.log +define+SIMULATE_ONLY -o zebu_simv +incdir+/global/apps/syn_2020.09-SP5-1/dw/sim_ver+ -y /global/apps/syn_2020.09-SP5-1/dw/sim_ver +libext+.v+ -full64 -sverilog +v2k -kdb -timescale=1ns/10ps -debug_access+all -debug_region+cell+encrypt -skip_translate_body +define+SYNTHESIS +define+FPGA_INFER_MEMORIES +define+NO_2CYC_CHECKER +define+NO_3CYC_CHECKER +incdir+/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog +incdir+/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/RTL -f /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/compile_manifest -f /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/RTL/compile_manifest -assert svaext /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/zebu_top.v"}
{"vcs1": {"peak_mem": 527284}}
{"stitch_vcselab": {"peak_mem": 282152}}
