// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1420\sampleModel1420_1_sub\Mysubsystem_37.v
// Created: 2024-08-12 03:16:24
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_37
// Source Path: sampleModel1420_1_sub/Subsystem/Mysubsystem_37
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_37
          (clk,
           reset,
           enb,
           U,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] U;  // uint8
  output  [7:0] Out1;  // uint8


  wire cfblk2_out1;
  wire cfblk3_out1;
  wire [7:0] cfblk203_out1;  // uint8


  cfblk2 u_cfblk2 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(U),  // uint8
                   .Y(cfblk2_out1)
                   );

  cfblk3 u_cfblk3 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk2_out1),
                   .Y(cfblk3_out1)
                   );

  assign cfblk203_out1 = {7'b0, cfblk3_out1};



  assign Out1 = cfblk203_out1;

endmodule  // Mysubsystem_37

