// Seed: 2207248418
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    inout id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input id_7
);
  logic id_8;
  assign id_2 = 1'b0 == 1;
  logic id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
endmodule
