--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Ev\university\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.246(R)|      SLOW  |    0.033(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
adress<0>   |         7.915(R)|      SLOW  |         4.258(R)|      FAST  |clk_BUFGP         |   0.000|
adress<1>   |         8.107(R)|      SLOW  |         4.374(R)|      FAST  |clk_BUFGP         |   0.000|
adress<2>   |         7.906(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
adress<3>   |         7.912(R)|      SLOW  |         4.273(R)|      FAST  |clk_BUFGP         |   0.000|
carry       |         7.864(R)|      SLOW  |         4.243(R)|      FAST  |clk_BUFGP         |   0.000|
data<0>     |         7.837(R)|      SLOW  |         4.219(R)|      FAST  |clk_BUFGP         |   0.000|
data<1>     |         7.929(R)|      SLOW  |         4.293(R)|      FAST  |clk_BUFGP         |   0.000|
data<2>     |         7.965(R)|      SLOW  |         4.312(R)|      FAST  |clk_BUFGP         |   0.000|
data<3>     |         8.040(R)|      SLOW  |         4.355(R)|      FAST  |clk_BUFGP         |   0.000|
data<4>     |         7.846(R)|      SLOW  |         4.204(R)|      FAST  |clk_BUFGP         |   0.000|
data<5>     |         8.491(R)|      SLOW  |         4.623(R)|      FAST  |clk_BUFGP         |   0.000|
data<6>     |         8.408(R)|      SLOW  |         4.565(R)|      FAST  |clk_BUFGP         |   0.000|
data<7>     |         8.379(R)|      SLOW  |         4.559(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.468|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 20 02:30:50 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4627 MB



