Source Block: oh/elink/hdl/erx_io.v@282:292@HdlIdDef
     end

//#############
//# GPIO mode inputs
//#############
reg [8:0] datain_reg;
reg [8:0] ecfg_rx_datain;

   always @ (posedge rx_lclk_div4) 
     begin
      datain_reg[8]       <= rx_frame_par[0];

Diff Content:
- 287 reg [8:0] datain_reg;

Clone Blocks:
