{"raw":{},"required":["Filename","Size"],"package":"yosys","version":"0.7-2","section":"universe/electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.11)","libffi6 (>= 3.0.4)","libgcc1 (>= 1:3.0)","libreadline7 (>= 6.0)","libstdc++6 (>= 5.2)","libtcl8.6 (>= 8.6.0)","python3:any (>= 3.3.2-2~)","berkeley-abc (>= 1.01+20161002hgeb6eca6+dfsg)","xdot"],"installedSize":5890,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis","homepage":"http://www.clifford.at/yosys","filename":"pool/universe/y/yosys/yosys_0.7-2_amd64.deb","size":1656118,"md5":"18febb0d9b1e55bef0d4b52f766c2afa","sha1":"12af31f7e47843fff003ca5bc6422190d1811c83","sha256":"42132ab17fe99ac1dc66e1e97975c20a9dc90d21b806d6bf19214789bce7a196","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}