rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/bitwise_operations/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/bitwise_operations/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+12 (git sha1 ceef00c35, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -Using Yosys read_systemverilog command
> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/bitwise_operations/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/bitwise_operations/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] UHDM-integration-tests/tests/bitwise_operations/top.sv:4:12: Implicit port type (wire) for "out_1",
there are 17 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/bitwise_operations/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
 |uhdmtopPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
   |vpiTop:1
   |vpiClassDefn:
   \_class_defn: (builtin::any_sverilog_class)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:any_sverilog_class
     |vpiFullName:builtin::any_sverilog_class
   |vpiClassDefn:
   \_class_defn: (builtin::array)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:array
     |vpiFullName:builtin::array
   |vpiClassDefn:
   \_class_defn: (builtin::queue)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:queue
     |vpiFullName:builtin::queue
   |vpiClassDefn:
   \_class_defn: (builtin::string)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:string
     |vpiFullName:builtin::string
   |vpiClassDefn:
   \_class_defn: (builtin::system)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:system
     |vpiFullName:builtin::system
 |uhdmallClasses:
 \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@mailbox
   |vpiMethod:
   \_function: (work@mailbox::new)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@mailbox::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (bound)
       |vpiDirection:1
       |vpiName:bound
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@mailbox::num)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:num
     |vpiFullName:work@mailbox::num
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@mailbox::put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@mailbox::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_put
     |vpiFullName:work@mailbox::try_put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_logic_var: 
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@mailbox::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@mailbox::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:peek
     |vpiFullName:work@mailbox::peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_peek
     |vpiFullName:work@mailbox::try_peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
 |uhdmallClasses:
 \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@process
   |vpiTypedef:
   \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:state
     |vpiEnumConst:
     \_enum_const: (FINISHED)
       |vpiName:FINISHED
       |INT:0
       |vpiDecompile:0
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (RUNNING)
       |vpiName:RUNNING
       |INT:1
       |vpiDecompile:1
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (WAITING)
       |vpiName:WAITING
       |INT:2
       |vpiDecompile:2
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (SUSPENDED)
       |vpiName:SUSPENDED
       |INT:3
       |vpiDecompile:3
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (KILLED)
       |vpiName:KILLED
       |INT:4
       |vpiDecompile:4
       |vpiSize:64
   |vpiMethod:
   \_function: (work@process::self)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:self
     |vpiFullName:work@process::self
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_function: (work@process::status)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:status
     |vpiFullName:work@process::status
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_enum_var: 
       |vpiTypespec:
       \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::kill)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:kill
     |vpiFullName:work@process::kill
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::await)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:await
     |vpiFullName:work@process::await
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::suspend)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:suspend
     |vpiFullName:work@process::suspend
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::resume)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:resume
     |vpiFullName:work@process::resume
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
 |uhdmallClasses:
 \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@semaphore
   |vpiMethod:
   \_function: (work@semaphore::new)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@semaphore::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::put)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@semaphore::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@semaphore::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@semaphore::try_get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@semaphore::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
 |uhdmallModules:
 \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
   |vpiParent:
   \_design: (work@top)
   |vpiFullName:work@top
   |vpiDefName:work@top
   |vpiNet:
   \_logic_net: (work@top.in), line:3:17, endln:3:19
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:in
     |vpiFullName:work@top.in
   |vpiNet:
   \_logic_net: (work@top.out_1), line:4:12, endln:4:17
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_1
     |vpiFullName:work@top.out_1
   |vpiNet:
   \_logic_net: (work@top.out_2), line:4:19, endln:4:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_2
     |vpiFullName:work@top.out_2
   |vpiNet:
   \_logic_net: (work@top.out_3), line:4:26, endln:4:31
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_3
     |vpiFullName:work@top.out_3
   |vpiNet:
   \_logic_net: (work@top.out_4), line:4:33, endln:4:38
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_4
     |vpiFullName:work@top.out_4
   |vpiNet:
   \_logic_net: (work@top.out_5), line:4:40, endln:4:45
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_5
     |vpiFullName:work@top.out_5
   |vpiNet:
   \_logic_net: (work@top.out_6), line:4:47, endln:4:52
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_6
     |vpiFullName:work@top.out_6
   |vpiNet:
   \_logic_net: (work@top.out_7), line:4:54, endln:4:59
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_7
     |vpiFullName:work@top.out_7
   |vpiNet:
   \_logic_net: (work@top.out_8), line:4:61, endln:4:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_8
     |vpiFullName:work@top.out_8
   |vpiNet:
   \_logic_net: (work@top.out_9), line:4:68, endln:4:73
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_9
     |vpiFullName:work@top.out_9
   |vpiNet:
   \_logic_net: (work@top.out_10), line:4:75, endln:4:81
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_10
     |vpiFullName:work@top.out_10
   |vpiNet:
   \_logic_net: (work@top.out_11), line:5:12, endln:5:18
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_11
     |vpiFullName:work@top.out_11
   |vpiNet:
   \_logic_net: (work@top.out_12), line:5:20, endln:5:26
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_12
     |vpiFullName:work@top.out_12
   |vpiNet:
   \_logic_net: (work@top.out_13), line:5:28, endln:5:34
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_13
     |vpiFullName:work@top.out_13
   |vpiNet:
   \_logic_net: (work@top.out_14), line:5:36, endln:5:42
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_14
     |vpiFullName:work@top.out_14
   |vpiNet:
   \_logic_net: (work@top.out_15), line:5:44, endln:5:50
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_15
     |vpiFullName:work@top.out_15
   |vpiNet:
   \_logic_net: (work@top.out_16), line:5:52, endln:5:58
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_16
     |vpiFullName:work@top.out_16
   |vpiNet:
   \_logic_net: (work@top.out_17), line:5:60, endln:5:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_17
     |vpiFullName:work@top.out_17
   |vpiNet:
   \_logic_net: (work@top.out_18), line:5:68, endln:5:74
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_18
     |vpiFullName:work@top.out_18
   |vpiPort:
   \_port: (in), line:3:17, endln:3:19
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.in), line:3:17, endln:3:19
     |vpiTypedef:
     \_logic_typespec: , line:3:11, endln:3:16
       |vpiRange:
       \_range: , line:3:11, endln:3:16
         |vpiLeftRange:
         \_constant: , line:3:12, endln:3:13
           |vpiParent:
           \_range: , line:3:11, endln:3:16
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:3:14, endln:3:15
           |vpiParent:
           \_range: , line:3:11, endln:3:16
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (out_1), line:4:12, endln:4:17
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_1), line:4:12, endln:4:17
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_2), line:4:19, endln:4:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_2), line:4:19, endln:4:24
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_3), line:4:26, endln:4:31
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_3), line:4:26, endln:4:31
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_4), line:4:33, endln:4:38
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_4), line:4:33, endln:4:38
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_5), line:4:40, endln:4:45
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_5), line:4:40, endln:4:45
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_6), line:4:47, endln:4:52
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_6), line:4:47, endln:4:52
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_7), line:4:54, endln:4:59
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_7
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_7), line:4:54, endln:4:59
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_8), line:4:61, endln:4:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_8), line:4:61, endln:4:66
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_9), line:4:68, endln:4:73
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_9
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_9), line:4:68, endln:4:73
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_10), line:4:75, endln:4:81
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_10
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_10), line:4:75, endln:4:81
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_11), line:5:12, endln:5:18
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_11
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_11), line:5:12, endln:5:18
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_12), line:5:20, endln:5:26
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_12
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_12), line:5:20, endln:5:26
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_13), line:5:28, endln:5:34
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_13
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_13), line:5:28, endln:5:34
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_14), line:5:36, endln:5:42
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_14
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_14), line:5:36, endln:5:42
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_15), line:5:44, endln:5:50
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_15
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_15), line:5:44, endln:5:50
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_16), line:5:52, endln:5:58
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_16
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_16), line:5:52, endln:5:58
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_17), line:5:60, endln:5:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_17
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_17), line:5:60, endln:5:66
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_18), line:5:68, endln:5:74
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_18
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.out_18), line:5:68, endln:5:74
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiContAssign:
   \_cont_assign: , line:7:12, endln:7:34
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:7:21, endln:7:34
       |vpiParent:
       \_cont_assign: , line:7:12, endln:7:34
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (work@top.in), line:7:21, endln:7:26
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:7:21, endln:7:34
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:7:24, endln:7:25
           |vpiParent:
           \_bit_select: (work@top.in), line:7:21, endln:7:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:7:29, endln:7:34
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:7:21, endln:7:34
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:7:32, endln:7:33
           |vpiParent:
           \_bit_select: (work@top.in), line:7:29, endln:7:34
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_1), line:7:12, endln:7:17
       |vpiParent:
       \_cont_assign: , line:7:12, endln:7:34
       |vpiName:out_1
       |vpiFullName:work@top.out_1
       |vpiActual:
       \_logic_net: (work@top.out_1), line:4:12, endln:4:17
   |vpiContAssign:
   \_cont_assign: , line:8:12, endln:8:34
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:8:21, endln:8:34
       |vpiParent:
       \_cont_assign: , line:8:12, endln:8:34
       |vpiOpType:29
       |vpiOperand:
       \_bit_select: (work@top.in), line:8:21, endln:8:26
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:8:21, endln:8:34
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:8:24, endln:8:25
           |vpiParent:
           \_bit_select: (work@top.in), line:8:21, endln:8:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:8:29, endln:8:34
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:8:21, endln:8:34
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:8:32, endln:8:33
           |vpiParent:
           \_bit_select: (work@top.in), line:8:29, endln:8:34
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_2), line:8:12, endln:8:17
       |vpiParent:
       \_cont_assign: , line:8:12, endln:8:34
       |vpiName:out_2
       |vpiFullName:work@top.out_2
       |vpiActual:
       \_logic_net: (work@top.out_2), line:4:19, endln:4:24
   |vpiContAssign:
   \_cont_assign: , line:9:12, endln:9:35
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:9:21, endln:9:35
       |vpiParent:
       \_cont_assign: , line:9:12, endln:9:35
       |vpiOpType:6
       |vpiOperand:
       \_bit_select: (work@top.in), line:9:21, endln:9:26
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:9:21, endln:9:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:9:24, endln:9:25
           |vpiParent:
           \_bit_select: (work@top.in), line:9:21, endln:9:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:9:30, endln:9:35
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:9:21, endln:9:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:9:33, endln:9:34
           |vpiParent:
           \_bit_select: (work@top.in), line:9:30, endln:9:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_3), line:9:12, endln:9:17
       |vpiParent:
       \_cont_assign: , line:9:12, endln:9:35
       |vpiName:out_3
       |vpiFullName:work@top.out_3
       |vpiActual:
       \_logic_net: (work@top.out_3), line:4:26, endln:4:31
   |vpiContAssign:
   \_cont_assign: , line:10:12, endln:10:35
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:10:21, endln:10:35
       |vpiParent:
       \_cont_assign: , line:10:12, endln:10:35
       |vpiOpType:8
       |vpiOperand:
       \_bit_select: (work@top.in), line:10:21, endln:10:26
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:10:21, endln:10:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:10:24, endln:10:25
           |vpiParent:
           \_bit_select: (work@top.in), line:10:21, endln:10:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:10:30, endln:10:35
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:10:21, endln:10:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:10:33, endln:10:34
           |vpiParent:
           \_bit_select: (work@top.in), line:10:30, endln:10:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_4), line:10:12, endln:10:17
       |vpiParent:
       \_cont_assign: , line:10:12, endln:10:35
       |vpiName:out_4
       |vpiFullName:work@top.out_4
       |vpiActual:
       \_logic_net: (work@top.out_4), line:4:33, endln:4:38
   |vpiContAssign:
   \_cont_assign: , line:11:12, endln:11:34
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:11:21, endln:11:34
       |vpiParent:
       \_cont_assign: , line:11:12, endln:11:34
       |vpiOpType:30
       |vpiOperand:
       \_bit_select: (work@top.in), line:11:21, endln:11:26
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:11:21, endln:11:34
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:11:24, endln:11:25
           |vpiParent:
           \_bit_select: (work@top.in), line:11:21, endln:11:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:11:29, endln:11:34
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:11:21, endln:11:34
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:11:32, endln:11:33
           |vpiParent:
           \_bit_select: (work@top.in), line:11:29, endln:11:34
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_5), line:11:12, endln:11:17
       |vpiParent:
       \_cont_assign: , line:11:12, endln:11:34
       |vpiName:out_5
       |vpiFullName:work@top.out_5
       |vpiActual:
       \_logic_net: (work@top.out_5), line:4:40, endln:4:45
   |vpiContAssign:
   \_cont_assign: , line:12:12, endln:12:35
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:12:21, endln:12:35
       |vpiParent:
       \_cont_assign: , line:12:12, endln:12:35
       |vpiOpType:31
       |vpiOperand:
       \_bit_select: (work@top.in), line:12:21, endln:12:26
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:12:21, endln:12:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:12:24, endln:12:25
           |vpiParent:
           \_bit_select: (work@top.in), line:12:21, endln:12:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:12:30, endln:12:35
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:12:21, endln:12:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:12:33, endln:12:34
           |vpiParent:
           \_bit_select: (work@top.in), line:12:30, endln:12:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_6), line:12:12, endln:12:17
       |vpiParent:
       \_cont_assign: , line:12:12, endln:12:35
       |vpiName:out_6
       |vpiFullName:work@top.out_6
       |vpiActual:
       \_logic_net: (work@top.out_6), line:4:47, endln:4:52
   |vpiContAssign:
   \_cont_assign: , line:13:12, endln:13:35
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:13:21, endln:13:35
       |vpiParent:
       \_cont_assign: , line:13:12, endln:13:35
       |vpiOpType:31
       |vpiOperand:
       \_bit_select: (work@top.in), line:13:21, endln:13:26
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:13:21, endln:13:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:13:24, endln:13:25
           |vpiParent:
           \_bit_select: (work@top.in), line:13:21, endln:13:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:13:30, endln:13:35
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:13:21, endln:13:35
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:13:33, endln:13:34
           |vpiParent:
           \_bit_select: (work@top.in), line:13:30, endln:13:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_7), line:13:12, endln:13:17
       |vpiParent:
       \_cont_assign: , line:13:12, endln:13:35
       |vpiName:out_7
       |vpiFullName:work@top.out_7
       |vpiActual:
       \_logic_net: (work@top.out_7), line:4:54, endln:4:59
   |vpiContAssign:
   \_cont_assign: , line:14:12, endln:14:27
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:14:21, endln:14:27
       |vpiParent:
       \_cont_assign: , line:14:12, endln:14:27
       |vpiOpType:4
       |vpiOperand:
       \_bit_select: (work@top.in), line:14:22, endln:14:27
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:14:21, endln:14:27
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:14:25, endln:14:26
           |vpiParent:
           \_bit_select: (work@top.in), line:14:22, endln:14:27
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_8), line:14:12, endln:14:17
       |vpiParent:
       \_cont_assign: , line:14:12, endln:14:27
       |vpiName:out_8
       |vpiFullName:work@top.out_8
       |vpiActual:
       \_logic_net: (work@top.out_8), line:4:61, endln:4:66
   |vpiContAssign:
   \_cont_assign: , line:15:12, endln:15:26
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_bit_select: (work@top.in), line:15:21, endln:15:26
       |vpiParent:
       \_ref_obj: (work@top.in)
         |vpiParent:
         \_cont_assign: , line:15:12, endln:15:26
         |vpiName:in
         |vpiFullName:work@top.in
       |vpiName:in
       |vpiFullName:work@top.in
       |vpiIndex:
       \_constant: , line:15:24, endln:15:25
         |vpiParent:
         \_bit_select: (work@top.in), line:15:21, endln:15:26
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_9), line:15:12, endln:15:17
       |vpiParent:
       \_cont_assign: , line:15:12, endln:15:26
       |vpiName:out_9
       |vpiFullName:work@top.out_9
       |vpiActual:
       \_logic_net: (work@top.out_9), line:4:68, endln:4:73
   |vpiContAssign:
   \_cont_assign: , line:16:12, endln:16:28
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:16:22, endln:16:28
       |vpiParent:
       \_cont_assign: , line:16:12, endln:16:28
       |vpiOpType:5
       |vpiOperand:
       \_bit_select: (work@top.in), line:16:23, endln:16:28
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:16:22, endln:16:28
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:16:26, endln:16:27
           |vpiParent:
           \_bit_select: (work@top.in), line:16:23, endln:16:28
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_10), line:16:12, endln:16:18
       |vpiParent:
       \_cont_assign: , line:16:12, endln:16:28
       |vpiName:out_10
       |vpiFullName:work@top.out_10
       |vpiActual:
       \_logic_net: (work@top.out_10), line:4:75, endln:4:81
   |vpiContAssign:
   \_cont_assign: , line:17:12, endln:17:28
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:17:22, endln:17:28
       |vpiParent:
       \_cont_assign: , line:17:12, endln:17:28
       |vpiOpType:7
       |vpiOperand:
       \_bit_select: (work@top.in), line:17:23, endln:17:28
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:17:22, endln:17:28
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:17:26, endln:17:27
           |vpiParent:
           \_bit_select: (work@top.in), line:17:23, endln:17:28
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_11), line:17:12, endln:17:18
       |vpiParent:
       \_cont_assign: , line:17:12, endln:17:28
       |vpiName:out_11
       |vpiFullName:work@top.out_11
       |vpiActual:
       \_logic_net: (work@top.out_11), line:5:12, endln:5:18
   |vpiContAssign:
   \_cont_assign: , line:18:12, endln:18:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:18:22, endln:18:29
       |vpiParent:
       \_cont_assign: , line:18:12, endln:18:29
       |vpiOpType:6
       |vpiOperand:
       \_bit_select: (work@top.in), line:18:24, endln:18:29
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:18:22, endln:18:29
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:18:27, endln:18:28
           |vpiParent:
           \_bit_select: (work@top.in), line:18:24, endln:18:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_12), line:18:12, endln:18:18
       |vpiParent:
       \_cont_assign: , line:18:12, endln:18:29
       |vpiName:out_12
       |vpiFullName:work@top.out_12
       |vpiActual:
       \_logic_net: (work@top.out_12), line:5:20, endln:5:26
   |vpiContAssign:
   \_cont_assign: , line:19:12, endln:19:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:19:22, endln:19:29
       |vpiParent:
       \_cont_assign: , line:19:12, endln:19:29
       |vpiOpType:8
       |vpiOperand:
       \_bit_select: (work@top.in), line:19:24, endln:19:29
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:19:22, endln:19:29
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:19:27, endln:19:28
           |vpiParent:
           \_bit_select: (work@top.in), line:19:24, endln:19:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_13), line:19:12, endln:19:18
       |vpiParent:
       \_cont_assign: , line:19:12, endln:19:29
       |vpiName:out_13
       |vpiFullName:work@top.out_13
       |vpiActual:
       \_logic_net: (work@top.out_13), line:5:28, endln:5:34
   |vpiContAssign:
   \_cont_assign: , line:20:12, endln:20:28
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:20:22, endln:20:28
       |vpiParent:
       \_cont_assign: , line:20:12, endln:20:28
       |vpiOpType:9
       |vpiOperand:
       \_bit_select: (work@top.in), line:20:23, endln:20:28
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:20:22, endln:20:28
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:20:26, endln:20:27
           |vpiParent:
           \_bit_select: (work@top.in), line:20:23, endln:20:28
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_14), line:20:12, endln:20:18
       |vpiParent:
       \_cont_assign: , line:20:12, endln:20:28
       |vpiName:out_14
       |vpiFullName:work@top.out_14
       |vpiActual:
       \_logic_net: (work@top.out_14), line:5:36, endln:5:42
   |vpiContAssign:
   \_cont_assign: , line:21:12, endln:21:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:21:22, endln:21:29
       |vpiParent:
       \_cont_assign: , line:21:12, endln:21:29
       |vpiOpType:10
       |vpiOperand:
       \_bit_select: (work@top.in), line:21:24, endln:21:29
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:21:22, endln:21:29
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:21:27, endln:21:28
           |vpiParent:
           \_bit_select: (work@top.in), line:21:24, endln:21:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_15), line:21:12, endln:21:18
       |vpiParent:
       \_cont_assign: , line:21:12, endln:21:29
       |vpiName:out_15
       |vpiFullName:work@top.out_15
       |vpiActual:
       \_logic_net: (work@top.out_15), line:5:44, endln:5:50
   |vpiContAssign:
   \_cont_assign: , line:22:12, endln:22:29
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:22:22, endln:22:29
       |vpiParent:
       \_cont_assign: , line:22:12, endln:22:29
       |vpiOpType:10
       |vpiOperand:
       \_bit_select: (work@top.in), line:22:24, endln:22:29
         |vpiParent:
         \_ref_obj: (work@top.in)
           |vpiParent:
           \_operation: , line:22:22, endln:22:29
           |vpiName:in
           |vpiFullName:work@top.in
         |vpiName:in
         |vpiFullName:work@top.in
         |vpiIndex:
         \_constant: , line:22:27, endln:22:28
           |vpiParent:
           \_bit_select: (work@top.in), line:22:24, endln:22:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_16), line:22:12, endln:22:18
       |vpiParent:
       \_cont_assign: , line:22:12, endln:22:29
       |vpiName:out_16
       |vpiFullName:work@top.out_16
       |vpiActual:
       \_logic_net: (work@top.out_16), line:5:52, endln:5:58
   |vpiContAssign:
   \_cont_assign: , line:23:12, endln:23:41
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:23:22, endln:23:41
       |vpiParent:
       \_cont_assign: , line:23:12, endln:23:41
       |vpiOpType:26
       |vpiOperand:
       \_part_select: , line:23:22, endln:23:29
         |vpiParent:
         \_ref_obj: in (work@top.in), line:23:22, endln:23:24
           |vpiParent:
           \_operation: , line:23:22, endln:23:41
           |vpiName:in
           |vpiFullName:work@top.in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:23:25, endln:23:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:23:27, endln:23:28
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
       |vpiOperand:
       \_part_select: , line:23:33, endln:23:41
         |vpiParent:
         \_ref_obj: in (work@top.in), line:23:33, endln:23:35
           |vpiParent:
           \_operation: , line:23:22, endln:23:41
           |vpiName:in
           |vpiFullName:work@top.in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:23:37, endln:23:38
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:23:39, endln:23:40
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_17), line:23:12, endln:23:18
       |vpiParent:
       \_cont_assign: , line:23:12, endln:23:41
       |vpiName:out_17
       |vpiFullName:work@top.out_17
       |vpiActual:
       \_logic_net: (work@top.out_17), line:5:60, endln:5:66
   |vpiContAssign:
   \_cont_assign: , line:24:12, endln:24:41
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_operation: , line:24:22, endln:24:41
       |vpiParent:
       \_cont_assign: , line:24:12, endln:24:41
       |vpiOpType:27
       |vpiOperand:
       \_part_select: , line:24:22, endln:24:29
         |vpiParent:
         \_ref_obj: in (work@top.in), line:24:22, endln:24:24
           |vpiParent:
           \_operation: , line:24:22, endln:24:41
           |vpiName:in
           |vpiFullName:work@top.in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:24:25, endln:24:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:24:27, endln:24:28
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
       |vpiOperand:
       \_part_select: , line:24:33, endln:24:41
         |vpiParent:
         \_ref_obj: in (work@top.in), line:24:33, endln:24:35
           |vpiParent:
           \_operation: , line:24:22, endln:24:41
           |vpiName:in
           |vpiFullName:work@top.in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:24:37, endln:24:38
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:24:39, endln:24:40
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (work@top.out_18), line:24:12, endln:24:18
       |vpiParent:
       \_cont_assign: , line:24:12, endln:24:41
       |vpiName:out_18
       |vpiFullName:work@top.out_18
       |vpiActual:
       \_logic_net: (work@top.out_18), line:5:68, endln:5:74
 |uhdmtopModules:
 \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
   |vpiName:work@top
   |vpiDefName:work@top
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top.in), line:3:17, endln:3:19
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:3:11, endln:3:16
       |vpiRange:
       \_range: , line:3:11, endln:3:16
         |vpiLeftRange:
         \_constant: , line:3:12, endln:3:13
           |vpiParent:
           \_range: , line:3:11, endln:3:16
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:3:14, endln:3:15
           |vpiParent:
           \_range: , line:3:11, endln:3:16
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:in
     |vpiFullName:work@top.in
   |vpiNet:
   \_logic_net: (work@top.out_1), line:4:12, endln:4:17
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_1
     |vpiFullName:work@top.out_1
   |vpiNet:
   \_logic_net: (work@top.out_2), line:4:19, endln:4:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_2
     |vpiFullName:work@top.out_2
   |vpiNet:
   \_logic_net: (work@top.out_3), line:4:26, endln:4:31
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_3
     |vpiFullName:work@top.out_3
   |vpiNet:
   \_logic_net: (work@top.out_4), line:4:33, endln:4:38
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_4
     |vpiFullName:work@top.out_4
   |vpiNet:
   \_logic_net: (work@top.out_5), line:4:40, endln:4:45
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_5
     |vpiFullName:work@top.out_5
   |vpiNet:
   \_logic_net: (work@top.out_6), line:4:47, endln:4:52
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_6
     |vpiFullName:work@top.out_6
   |vpiNet:
   \_logic_net: (work@top.out_7), line:4:54, endln:4:59
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_7
     |vpiFullName:work@top.out_7
   |vpiNet:
   \_logic_net: (work@top.out_8), line:4:61, endln:4:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_8
     |vpiFullName:work@top.out_8
   |vpiNet:
   \_logic_net: (work@top.out_9), line:4:68, endln:4:73
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_9
     |vpiFullName:work@top.out_9
   |vpiNet:
   \_logic_net: (work@top.out_10), line:4:75, endln:4:81
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_10
     |vpiFullName:work@top.out_10
   |vpiNet:
   \_logic_net: (work@top.out_11), line:5:12, endln:5:18
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_11
     |vpiFullName:work@top.out_11
   |vpiNet:
   \_logic_net: (work@top.out_12), line:5:20, endln:5:26
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_12
     |vpiFullName:work@top.out_12
   |vpiNet:
   \_logic_net: (work@top.out_13), line:5:28, endln:5:34
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_13
     |vpiFullName:work@top.out_13
   |vpiNet:
   \_logic_net: (work@top.out_14), line:5:36, endln:5:42
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_14
     |vpiFullName:work@top.out_14
   |vpiNet:
   \_logic_net: (work@top.out_15), line:5:44, endln:5:50
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_15
     |vpiFullName:work@top.out_15
   |vpiNet:
   \_logic_net: (work@top.out_16), line:5:52, endln:5:58
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_16
     |vpiFullName:work@top.out_16
   |vpiNet:
   \_logic_net: (work@top.out_17), line:5:60, endln:5:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_17
     |vpiFullName:work@top.out_17
   |vpiNet:
   \_logic_net: (work@top.out_18), line:5:68, endln:5:74
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:4:12, endln:4:12
     |vpiName:out_18
     |vpiFullName:work@top.out_18
   |vpiTopModule:1
   |vpiPort:
   \_port: (in), line:3:17, endln:3:19
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top.in), line:3:17, endln:3:19
       |vpiName:in
       |vpiFullName:work@top.in
       |vpiActual:
       \_logic_net: (work@top.in), line:3:17, endln:3:19
     |vpiTypedef:
     \_logic_typespec: , line:3:11, endln:3:16
       |vpiRange:
       \_range: , line:3:11, endln:3:16
         |vpiParent:
         \_port: (in), line:3:17, endln:3:19
         |vpiLeftRange:
         \_constant: , line:3:12, endln:3:13
           |vpiParent:
           \_range: , line:3:11, endln:3:16
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:3:14, endln:3:15
           |vpiParent:
           \_range: , line:3:11, endln:3:16
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (out_1), line:4:12, endln:4:17
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_1), line:4:12, endln:4:17
       |vpiName:out_1
       |vpiFullName:work@top.out_1
       |vpiActual:
       \_logic_net: (work@top.out_1), line:4:12, endln:4:17
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_2), line:4:19, endln:4:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_2), line:4:19, endln:4:24
       |vpiName:out_2
       |vpiFullName:work@top.out_2
       |vpiActual:
       \_logic_net: (work@top.out_2), line:4:19, endln:4:24
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_3), line:4:26, endln:4:31
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_3), line:4:26, endln:4:31
       |vpiName:out_3
       |vpiFullName:work@top.out_3
       |vpiActual:
       \_logic_net: (work@top.out_3), line:4:26, endln:4:31
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_4), line:4:33, endln:4:38
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_4), line:4:33, endln:4:38
       |vpiName:out_4
       |vpiFullName:work@top.out_4
       |vpiActual:
       \_logic_net: (work@top.out_4), line:4:33, endln:4:38
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_5), line:4:40, endln:4:45
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_5), line:4:40, endln:4:45
       |vpiName:out_5
       |vpiFullName:work@top.out_5
       |vpiActual:
       \_logic_net: (work@top.out_5), line:4:40, endln:4:45
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_6), line:4:47, endln:4:52
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_6
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_6), line:4:47, endln:4:52
       |vpiName:out_6
       |vpiFullName:work@top.out_6
       |vpiActual:
       \_logic_net: (work@top.out_6), line:4:47, endln:4:52
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_7), line:4:54, endln:4:59
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_7
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_7), line:4:54, endln:4:59
       |vpiName:out_7
       |vpiFullName:work@top.out_7
       |vpiActual:
       \_logic_net: (work@top.out_7), line:4:54, endln:4:59
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_8), line:4:61, endln:4:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_8), line:4:61, endln:4:66
       |vpiName:out_8
       |vpiFullName:work@top.out_8
       |vpiActual:
       \_logic_net: (work@top.out_8), line:4:61, endln:4:66
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_9), line:4:68, endln:4:73
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_9
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_9), line:4:68, endln:4:73
       |vpiName:out_9
       |vpiFullName:work@top.out_9
       |vpiActual:
       \_logic_net: (work@top.out_9), line:4:68, endln:4:73
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_10), line:4:75, endln:4:81
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_10
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_10), line:4:75, endln:4:81
       |vpiName:out_10
       |vpiFullName:work@top.out_10
       |vpiActual:
       \_logic_net: (work@top.out_10), line:4:75, endln:4:81
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_11), line:5:12, endln:5:18
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_11
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_11), line:5:12, endln:5:18
       |vpiName:out_11
       |vpiFullName:work@top.out_11
       |vpiActual:
       \_logic_net: (work@top.out_11), line:5:12, endln:5:18
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_12), line:5:20, endln:5:26
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_12
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_12), line:5:20, endln:5:26
       |vpiName:out_12
       |vpiFullName:work@top.out_12
       |vpiActual:
       \_logic_net: (work@top.out_12), line:5:20, endln:5:26
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_13), line:5:28, endln:5:34
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_13
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_13), line:5:28, endln:5:34
       |vpiName:out_13
       |vpiFullName:work@top.out_13
       |vpiActual:
       \_logic_net: (work@top.out_13), line:5:28, endln:5:34
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_14), line:5:36, endln:5:42
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_14
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_14), line:5:36, endln:5:42
       |vpiName:out_14
       |vpiFullName:work@top.out_14
       |vpiActual:
       \_logic_net: (work@top.out_14), line:5:36, endln:5:42
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_15), line:5:44, endln:5:50
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_15
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_15), line:5:44, endln:5:50
       |vpiName:out_15
       |vpiFullName:work@top.out_15
       |vpiActual:
       \_logic_net: (work@top.out_15), line:5:44, endln:5:50
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_16), line:5:52, endln:5:58
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_16
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_16), line:5:52, endln:5:58
       |vpiName:out_16
       |vpiFullName:work@top.out_16
       |vpiActual:
       \_logic_net: (work@top.out_16), line:5:52, endln:5:58
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_17), line:5:60, endln:5:66
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_17
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_17), line:5:60, endln:5:66
       |vpiName:out_17
       |vpiFullName:work@top.out_17
       |vpiActual:
       \_logic_net: (work@top.out_17), line:5:60, endln:5:66
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiPort:
   \_port: (out_18), line:5:68, endln:5:74
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations/top.sv, line:1:1, endln:26:10
     |vpiName:out_18
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.out_18), line:5:68, endln:5:74
       |vpiName:out_18
       |vpiFullName:work@top.out_18
       |vpiActual:
       \_logic_net: (work@top.out_18), line:5:68, endln:5:74
     |vpiTypedef:
     \_logic_typespec: , line:4:12, endln:4:12
   |vpiContAssign:
   \_cont_assign: , line:7:12, endln:7:34
     |vpiRhs:
     \_operation: , line:7:21, endln:7:34
       |vpiParent:
       \_cont_assign: , line:7:12, endln:7:34
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (in), line:7:21, endln:7:26
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:7:21, endln:7:34
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:7:24, endln:7:25
           |vpiParent:
           \_bit_select: (in), line:7:21, endln:7:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (in), line:7:29, endln:7:34
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:7:21, endln:7:34
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:7:32, endln:7:33
           |vpiParent:
           \_bit_select: (in), line:7:29, endln:7:34
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_1), line:7:12, endln:7:17
       |vpiParent:
       \_cont_assign: , line:7:12, endln:7:34
       |vpiName:out_1
       |vpiActual:
       \_logic_net: (work@top.out_1), line:4:12, endln:4:17
   |vpiContAssign:
   \_cont_assign: , line:8:12, endln:8:34
     |vpiRhs:
     \_operation: , line:8:21, endln:8:34
       |vpiParent:
       \_cont_assign: , line:8:12, endln:8:34
       |vpiOpType:29
       |vpiOperand:
       \_bit_select: (in), line:8:21, endln:8:26
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:8:21, endln:8:34
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:8:24, endln:8:25
           |vpiParent:
           \_bit_select: (in), line:8:21, endln:8:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (in), line:8:29, endln:8:34
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:8:21, endln:8:34
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:8:32, endln:8:33
           |vpiParent:
           \_bit_select: (in), line:8:29, endln:8:34
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_2), line:8:12, endln:8:17
       |vpiParent:
       \_cont_assign: , line:8:12, endln:8:34
       |vpiName:out_2
       |vpiActual:
       \_logic_net: (work@top.out_2), line:4:19, endln:4:24
   |vpiContAssign:
   \_cont_assign: , line:9:12, endln:9:35
     |vpiRhs:
     \_operation: , line:9:21, endln:9:35
       |vpiParent:
       \_cont_assign: , line:9:12, endln:9:35
       |vpiOpType:6
       |vpiOperand:
       \_bit_select: (in), line:9:21, endln:9:26
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:9:21, endln:9:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:9:24, endln:9:25
           |vpiParent:
           \_bit_select: (in), line:9:21, endln:9:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (in), line:9:30, endln:9:35
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:9:21, endln:9:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:9:33, endln:9:34
           |vpiParent:
           \_bit_select: (in), line:9:30, endln:9:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_3), line:9:12, endln:9:17
       |vpiParent:
       \_cont_assign: , line:9:12, endln:9:35
       |vpiName:out_3
       |vpiActual:
       \_logic_net: (work@top.out_3), line:4:26, endln:4:31
   |vpiContAssign:
   \_cont_assign: , line:10:12, endln:10:35
     |vpiRhs:
     \_operation: , line:10:21, endln:10:35
       |vpiParent:
       \_cont_assign: , line:10:12, endln:10:35
       |vpiOpType:8
       |vpiOperand:
       \_bit_select: (in), line:10:21, endln:10:26
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:10:21, endln:10:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:10:24, endln:10:25
           |vpiParent:
           \_bit_select: (in), line:10:21, endln:10:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (in), line:10:30, endln:10:35
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:10:21, endln:10:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:10:33, endln:10:34
           |vpiParent:
           \_bit_select: (in), line:10:30, endln:10:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_4), line:10:12, endln:10:17
       |vpiParent:
       \_cont_assign: , line:10:12, endln:10:35
       |vpiName:out_4
       |vpiActual:
       \_logic_net: (work@top.out_4), line:4:33, endln:4:38
   |vpiContAssign:
   \_cont_assign: , line:11:12, endln:11:34
     |vpiRhs:
     \_operation: , line:11:21, endln:11:34
       |vpiParent:
       \_cont_assign: , line:11:12, endln:11:34
       |vpiOpType:30
       |vpiOperand:
       \_bit_select: (in), line:11:21, endln:11:26
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:11:21, endln:11:34
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:11:24, endln:11:25
           |vpiParent:
           \_bit_select: (in), line:11:21, endln:11:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (in), line:11:29, endln:11:34
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:11:21, endln:11:34
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:11:32, endln:11:33
           |vpiParent:
           \_bit_select: (in), line:11:29, endln:11:34
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_5), line:11:12, endln:11:17
       |vpiParent:
       \_cont_assign: , line:11:12, endln:11:34
       |vpiName:out_5
       |vpiActual:
       \_logic_net: (work@top.out_5), line:4:40, endln:4:45
   |vpiContAssign:
   \_cont_assign: , line:12:12, endln:12:35
     |vpiRhs:
     \_operation: , line:12:21, endln:12:35
       |vpiParent:
       \_cont_assign: , line:12:12, endln:12:35
       |vpiOpType:31
       |vpiOperand:
       \_bit_select: (in), line:12:21, endln:12:26
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:12:21, endln:12:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:12:24, endln:12:25
           |vpiParent:
           \_bit_select: (in), line:12:21, endln:12:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (in), line:12:30, endln:12:35
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:12:21, endln:12:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:12:33, endln:12:34
           |vpiParent:
           \_bit_select: (in), line:12:30, endln:12:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_6), line:12:12, endln:12:17
       |vpiParent:
       \_cont_assign: , line:12:12, endln:12:35
       |vpiName:out_6
       |vpiActual:
       \_logic_net: (work@top.out_6), line:4:47, endln:4:52
   |vpiContAssign:
   \_cont_assign: , line:13:12, endln:13:35
     |vpiRhs:
     \_operation: , line:13:21, endln:13:35
       |vpiParent:
       \_cont_assign: , line:13:12, endln:13:35
       |vpiOpType:31
       |vpiOperand:
       \_bit_select: (in), line:13:21, endln:13:26
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:13:21, endln:13:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:13:24, endln:13:25
           |vpiParent:
           \_bit_select: (in), line:13:21, endln:13:26
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiOperand:
       \_bit_select: (in), line:13:30, endln:13:35
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:13:21, endln:13:35
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:13:33, endln:13:34
           |vpiParent:
           \_bit_select: (in), line:13:30, endln:13:35
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_7), line:13:12, endln:13:17
       |vpiParent:
       \_cont_assign: , line:13:12, endln:13:35
       |vpiName:out_7
       |vpiActual:
       \_logic_net: (work@top.out_7), line:4:54, endln:4:59
   |vpiContAssign:
   \_cont_assign: , line:14:12, endln:14:27
     |vpiRhs:
     \_operation: , line:14:21, endln:14:27
       |vpiParent:
       \_cont_assign: , line:14:12, endln:14:27
       |vpiOpType:4
       |vpiOperand:
       \_bit_select: (in), line:14:22, endln:14:27
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:14:21, endln:14:27
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:14:25, endln:14:26
           |vpiParent:
           \_bit_select: (in), line:14:22, endln:14:27
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_8), line:14:12, endln:14:17
       |vpiParent:
       \_cont_assign: , line:14:12, endln:14:27
       |vpiName:out_8
       |vpiActual:
       \_logic_net: (work@top.out_8), line:4:61, endln:4:66
   |vpiContAssign:
   \_cont_assign: , line:15:12, endln:15:26
   |vpiContAssign:
   \_cont_assign: , line:16:12, endln:16:28
     |vpiRhs:
     \_operation: , line:16:22, endln:16:28
       |vpiParent:
       \_cont_assign: , line:16:12, endln:16:28
       |vpiOpType:5
       |vpiOperand:
       \_bit_select: (in), line:16:23, endln:16:28
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:16:22, endln:16:28
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:16:26, endln:16:27
           |vpiParent:
           \_bit_select: (in), line:16:23, endln:16:28
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_10), line:16:12, endln:16:18
       |vpiParent:
       \_cont_assign: , line:16:12, endln:16:28
       |vpiName:out_10
       |vpiActual:
       \_logic_net: (work@top.out_10), line:4:75, endln:4:81
   |vpiContAssign:
   \_cont_assign: , line:17:12, endln:17:28
     |vpiRhs:
     \_operation: , line:17:22, endln:17:28
       |vpiParent:
       \_cont_assign: , line:17:12, endln:17:28
       |vpiOpType:7
       |vpiOperand:
       \_bit_select: (in), line:17:23, endln:17:28
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:17:22, endln:17:28
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:17:26, endln:17:27
           |vpiParent:
           \_bit_select: (in), line:17:23, endln:17:28
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_11), line:17:12, endln:17:18
       |vpiParent:
       \_cont_assign: , line:17:12, endln:17:28
       |vpiName:out_11
       |vpiActual:
       \_logic_net: (work@top.out_11), line:5:12, endln:5:18
   |vpiContAssign:
   \_cont_assign: , line:18:12, endln:18:29
     |vpiRhs:
     \_operation: , line:18:22, endln:18:29
       |vpiParent:
       \_cont_assign: , line:18:12, endln:18:29
       |vpiOpType:6
       |vpiOperand:
       \_bit_select: (in), line:18:24, endln:18:29
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:18:22, endln:18:29
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:18:27, endln:18:28
           |vpiParent:
           \_bit_select: (in), line:18:24, endln:18:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_12), line:18:12, endln:18:18
       |vpiParent:
       \_cont_assign: , line:18:12, endln:18:29
       |vpiName:out_12
       |vpiActual:
       \_logic_net: (work@top.out_12), line:5:20, endln:5:26
   |vpiContAssign:
   \_cont_assign: , line:19:12, endln:19:29
     |vpiRhs:
     \_operation: , line:19:22, endln:19:29
       |vpiParent:
       \_cont_assign: , line:19:12, endln:19:29
       |vpiOpType:8
       |vpiOperand:
       \_bit_select: (in), line:19:24, endln:19:29
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:19:22, endln:19:29
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:19:27, endln:19:28
           |vpiParent:
           \_bit_select: (in), line:19:24, endln:19:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_13), line:19:12, endln:19:18
       |vpiParent:
       \_cont_assign: , line:19:12, endln:19:29
       |vpiName:out_13
       |vpiActual:
       \_logic_net: (work@top.out_13), line:5:28, endln:5:34
   |vpiContAssign:
   \_cont_assign: , line:20:12, endln:20:28
     |vpiRhs:
     \_operation: , line:20:22, endln:20:28
       |vpiParent:
       \_cont_assign: , line:20:12, endln:20:28
       |vpiOpType:9
       |vpiOperand:
       \_bit_select: (in), line:20:23, endln:20:28
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:20:22, endln:20:28
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:20:26, endln:20:27
           |vpiParent:
           \_bit_select: (in), line:20:23, endln:20:28
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_14), line:20:12, endln:20:18
       |vpiParent:
       \_cont_assign: , line:20:12, endln:20:28
       |vpiName:out_14
       |vpiActual:
       \_logic_net: (work@top.out_14), line:5:36, endln:5:42
   |vpiContAssign:
   \_cont_assign: , line:21:12, endln:21:29
     |vpiRhs:
     \_operation: , line:21:22, endln:21:29
       |vpiParent:
       \_cont_assign: , line:21:12, endln:21:29
       |vpiOpType:10
       |vpiOperand:
       \_bit_select: (in), line:21:24, endln:21:29
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:21:22, endln:21:29
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:21:27, endln:21:28
           |vpiParent:
           \_bit_select: (in), line:21:24, endln:21:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_15), line:21:12, endln:21:18
       |vpiParent:
       \_cont_assign: , line:21:12, endln:21:29
       |vpiName:out_15
       |vpiActual:
       \_logic_net: (work@top.out_15), line:5:44, endln:5:50
   |vpiContAssign:
   \_cont_assign: , line:22:12, endln:22:29
     |vpiRhs:
     \_operation: , line:22:22, endln:22:29
       |vpiParent:
       \_cont_assign: , line:22:12, endln:22:29
       |vpiOpType:10
       |vpiOperand:
       \_bit_select: (in), line:22:24, endln:22:29
         |vpiParent:
         \_ref_obj: (in)
           |vpiParent:
           \_operation: , line:22:22, endln:22:29
           |vpiName:in
         |vpiName:in
         |vpiIndex:
         \_constant: , line:22:27, endln:22:28
           |vpiParent:
           \_bit_select: (in), line:22:24, endln:22:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_16), line:22:12, endln:22:18
       |vpiParent:
       \_cont_assign: , line:22:12, endln:22:29
       |vpiName:out_16
       |vpiActual:
       \_logic_net: (work@top.out_16), line:5:52, endln:5:58
   |vpiContAssign:
   \_cont_assign: , line:23:12, endln:23:41
     |vpiRhs:
     \_operation: , line:23:22, endln:23:41
       |vpiParent:
       \_cont_assign: , line:23:12, endln:23:41
       |vpiOpType:26
       |vpiOperand:
       \_part_select: , line:23:22, endln:23:29
         |vpiParent:
         \_ref_obj: in (in), line:23:22, endln:23:24
           |vpiParent:
           \_operation: , line:23:22, endln:23:41
           |vpiName:in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:23:25, endln:23:26
           |vpiParent:
           \_part_select: , line:23:22, endln:23:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:23:27, endln:23:28
           |vpiParent:
           \_part_select: , line:23:22, endln:23:29
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
       |vpiOperand:
       \_part_select: , line:23:33, endln:23:41
         |vpiParent:
         \_ref_obj: in (in), line:23:33, endln:23:35
           |vpiParent:
           \_operation: , line:23:22, endln:23:41
           |vpiName:in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:23:37, endln:23:38
           |vpiParent:
           \_part_select: , line:23:33, endln:23:41
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:23:39, endln:23:40
           |vpiParent:
           \_part_select: , line:23:33, endln:23:41
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_17), line:23:12, endln:23:18
       |vpiParent:
       \_cont_assign: , line:23:12, endln:23:41
       |vpiName:out_17
       |vpiActual:
       \_logic_net: (work@top.out_17), line:5:60, endln:5:66
   |vpiContAssign:
   \_cont_assign: , line:24:12, endln:24:41
     |vpiRhs:
     \_operation: , line:24:22, endln:24:41
       |vpiParent:
       \_cont_assign: , line:24:12, endln:24:41
       |vpiOpType:27
       |vpiOperand:
       \_part_select: , line:24:22, endln:24:29
         |vpiParent:
         \_ref_obj: in (in), line:24:22, endln:24:24
           |vpiParent:
           \_operation: , line:24:22, endln:24:41
           |vpiName:in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:24:25, endln:24:26
           |vpiParent:
           \_part_select: , line:24:22, endln:24:29
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:24:27, endln:24:28
           |vpiParent:
           \_part_select: , line:24:22, endln:24:29
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
       |vpiOperand:
       \_part_select: , line:24:33, endln:24:41
         |vpiParent:
         \_ref_obj: in (in), line:24:33, endln:24:35
           |vpiParent:
           \_operation: , line:24:22, endln:24:41
           |vpiName:in
           |vpiDefName:in
         |vpiConstantSelect:1
         |vpiLeftRange:
         \_constant: , line:24:37, endln:24:38
           |vpiParent:
           \_part_select: , line:24:33, endln:24:41
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:24:39, endln:24:40
           |vpiParent:
           \_part_select: , line:24:33, endln:24:41
           |vpiDecompile:3
           |vpiSize:64
           |UINT:3
           |vpiConstType:9
     |vpiLhs:
     \_ref_obj: (out_18), line:24:12, endln:24:18
       |vpiParent:
       \_cont_assign: , line:24:12, endln:24:41
       |vpiName:out_18
       |vpiActual:
       \_logic_net: (work@top.out_18), line:5:68, endln:5:74
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'in' of type 'logic_net'
    Object 'out_1' of type 'logic_net'
    Object 'out_2' of type 'logic_net'
    Object 'out_3' of type 'logic_net'
    Object 'out_4' of type 'logic_net'
    Object 'out_5' of type 'logic_net'
    Object 'out_6' of type 'logic_net'
    Object 'out_7' of type 'logic_net'
    Object 'out_8' of type 'logic_net'
    Object 'out_9' of type 'logic_net'
    Object 'out_10' of type 'logic_net'
    Object 'out_11' of type 'logic_net'
    Object 'out_12' of type 'logic_net'
    Object 'out_13' of type 'logic_net'
    Object 'out_14' of type 'logic_net'
    Object 'out_15' of type 'logic_net'
    Object 'out_16' of type 'logic_net'
    Object 'out_17' of type 'logic_net'
    Object 'out_18' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'in' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'out_1' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_2' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_3' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_4' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_5' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_6' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_7' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_8' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_9' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_10' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_11' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_12' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_13' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_14' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_15' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_16' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_17' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_18' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'in' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'out_1' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_2' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_3' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_5' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_6' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_7' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_9' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_10' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_11' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_12' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_13' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_14' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_15' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_16' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_17' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_18' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'out_1' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_2' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_3' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_4' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_5' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_6' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_7' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_8' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_9' of type 'ref_obj'
      Object 'in' of type 'bit_select'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_10' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_11' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_12' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_13' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_14' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_15' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_16' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_17' of type 'ref_obj'
      Object '' of type 'operation'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_18' of type 'ref_obj'
      Object '' of type 'operation'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/bitwise_operations/top.sv:1.1-26.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:3.17-3.19> str='\in' input logic port=1 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:3.11-3.16> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:3.11-3.16> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.12-4.17> str='\out_1' output logic port=2 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.19-4.24> str='\out_2' output logic port=3 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.26-4.31> str='\out_3' output logic port=4 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.33-4.38> str='\out_4' output logic port=5 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.40-4.45> str='\out_5' output logic port=6 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.47-4.52> str='\out_6' output logic port=7 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.54-4.59> str='\out_7' output logic port=8 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.61-4.66> str='\out_8' output logic port=9 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.68-4.73> str='\out_9' output logic port=10 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.75-4.81> str='\out_10' output logic port=11 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.12-5.18> str='\out_11' output logic port=12 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.20-5.26> str='\out_12' output logic port=13 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.28-5.34> str='\out_13' output logic port=14 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.36-5.42> str='\out_14' output logic port=15 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.44-5.50> str='\out_15' output logic port=16 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.52-5.58> str='\out_16' output logic port=17 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.60-5.66> str='\out_17' output logic port=18 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.68-5.74> str='\out_18' output logic port=19 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.12-7.34>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.12-7.17> str='\out_1'
        AST_BIT_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.21-7.34>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.21-7.26> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.21-7.26>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.29-7.34> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.29-7.34>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.12-8.34>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.12-8.17> str='\out_2'
        AST_BIT_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.21-8.34>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.21-8.26> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.21-8.26>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.29-8.34> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.29-8.34>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.12-9.35>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.12-9.17> str='\out_3'
        AST_BIT_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0>
          AST_BIT_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.21-9.35>
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.21-9.26> str='\in'
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.21-9.26>
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.30-9.35> str='\in'
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.30-9.35>
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.12-10.35>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.12-10.17> str='\out_4'
        AST_BIT_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0>
          AST_BIT_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.21-10.35>
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.21-10.26> str='\in'
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.21-10.26>
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.30-10.35> str='\in'
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.30-10.35>
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.12-11.34>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.12-11.17> str='\out_5'
        AST_BIT_XOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.21-11.34>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.21-11.26> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.21-11.26>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.29-11.34> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.29-11.34>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.12-12.35>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.12-12.17> str='\out_6'
        AST_BIT_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.21-12.35>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.21-12.26> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.21-12.26>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.30-12.35> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.30-12.35>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.12-13.35>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.12-13.17> str='\out_7'
        AST_BIT_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.21-13.35>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.21-13.26> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.21-13.26>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.30-13.35> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.30-13.35>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.12-14.27>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.12-14.17> str='\out_8'
        AST_BIT_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.21-14.27>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.22-14.27> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.22-14.27>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.12-15.26>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.12-15.17> str='\out_9'
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.21-15.26> str='\in'
          AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.21-15.26>
            AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.12-16.28>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.12-16.18> str='\out_10'
        AST_REDUCE_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.22-16.28>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.23-16.28> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.23-16.28>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.12-17.28>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.12-17.18> str='\out_11'
        AST_REDUCE_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.22-17.28>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.23-17.28> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.23-17.28>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.12-18.29>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.12-18.18> str='\out_12'
        AST_LOGIC_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0>
          AST_REDUCE_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.22-18.29>
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.24-18.29> str='\in'
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.24-18.29>
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.12-19.29>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.12-19.18> str='\out_13'
        AST_LOGIC_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0>
          AST_REDUCE_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.22-19.29>
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.24-19.29> str='\in'
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.24-19.29>
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.12-20.28>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.12-20.18> str='\out_14'
        AST_REDUCE_XOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.22-20.28>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.23-20.28> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.23-20.28>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.12-21.29>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.12-21.18> str='\out_15'
        AST_REDUCE_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.22-21.29>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.24-21.29> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.24-21.29>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.12-22.29>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.12-22.18> str='\out_16'
        AST_REDUCE_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.22-22.29>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.24-22.29> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.24-22.29>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.12-23.41>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.12-23.18> str='\out_17'
        AST_LOGIC_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.22-23.41>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.22-23.29> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.22-23.29>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.33-23.41> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.33-23.41>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.12-24.41>
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.12-24.18> str='\out_18'
        AST_LOGIC_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.22-24.41>
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.22-24.29> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.22-24.29>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.33-24.41> str='\in'
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.33-24.41>
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(in, out_1, out_2, out_3, out_4, out_5, out_6, out_7, out_8, out_9, out_10, out_11, out_12, out_13, out_14, out_15, out_16, out_17, out_18);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [3:0] in;
      (* is_simplified_wire = 1 *)
      output out_1;
      (* is_simplified_wire = 1 *)
      output out_2;
      (* is_simplified_wire = 1 *)
      output out_3;
      (* is_simplified_wire = 1 *)
      output out_4;
      (* is_simplified_wire = 1 *)
      output out_5;
      (* is_simplified_wire = 1 *)
      output out_6;
      (* is_simplified_wire = 1 *)
      output out_7;
      (* is_simplified_wire = 1 *)
      output out_8;
      (* is_simplified_wire = 1 *)
      output out_9;
      (* is_simplified_wire = 1 *)
      output out_10;
      (* is_simplified_wire = 1 *)
      output out_11;
      (* is_simplified_wire = 1 *)
      output out_12;
      (* is_simplified_wire = 1 *)
      output out_13;
      (* is_simplified_wire = 1 *)
      output out_14;
      (* is_simplified_wire = 1 *)
      output out_15;
      (* is_simplified_wire = 1 *)
      output out_16;
      (* is_simplified_wire = 1 *)
      output out_17;
      (* is_simplified_wire = 1 *)
      output out_18;
      assign out_1 = (in[0])&(in[1]);
      assign out_2 = (in[0])|(in[1]);
      assign out_3 = ~((in[0])&(in[1]));
      assign out_4 = ~((in[0])|(in[1]));
      assign out_5 = (in[0])^(in[1]);
      assign out_6 = (in[0])~^(in[1]);
      assign out_7 = (in[0])~^(in[1]);
      assign out_8 = ~(in[0]);
      assign out_9 = in[0];
      assign out_10 = &(in[0]);
      assign out_11 = |(in[0]);
      assign out_12 = !(&(in[0]));
      assign out_13 = !(|(in[0]));
      assign out_14 = ^(in[0]);
      assign out_15 = ~^(in[0]);
      assign out_16 = ~^(in[0]);
      assign out_17 = (in[0:1])&&(in[2:3]);
      assign out_18 = (in[0:1])||(in[2:3]);
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/bitwise_operations/top.sv:1.1-26.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:3.17-3.19> str='\in' input logic basic_prep port=1 range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:3.11-3.16> basic_prep range=[3:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:3.11-3.16> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.12-4.17> str='\out_1' output logic basic_prep port=2 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.19-4.24> str='\out_2' output logic basic_prep port=3 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.26-4.31> str='\out_3' output logic basic_prep port=4 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.33-4.38> str='\out_4' output logic basic_prep port=5 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.40-4.45> str='\out_5' output logic basic_prep port=6 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.47-4.52> str='\out_6' output logic basic_prep port=7 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.54-4.59> str='\out_7' output logic basic_prep port=8 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.61-4.66> str='\out_8' output logic basic_prep port=9 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.68-4.73> str='\out_9' output logic basic_prep port=10 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:4.75-4.81> str='\out_10' output logic basic_prep port=11 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.12-5.18> str='\out_11' output logic basic_prep port=12 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.20-5.26> str='\out_12' output logic basic_prep port=13 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.28-5.34> str='\out_13' output logic basic_prep port=14 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.36-5.42> str='\out_14' output logic basic_prep port=15 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.44-5.50> str='\out_15' output logic basic_prep port=16 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.52-5.58> str='\out_16' output logic basic_prep port=17 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.60-5.66> str='\out_17' output logic basic_prep port=18 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/bitwise_operations/top.sv:5.68-5.74> str='\out_18' output logic basic_prep port=19 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.12-7.34> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.12-7.17> str='\out_1' basic_prep
        AST_BIT_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.21-7.34> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.21-7.26> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.21-7.26> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.29-7.34> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:7.29-7.34> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.12-8.34> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.12-8.17> str='\out_2' basic_prep
        AST_BIT_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.21-8.34> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.21-8.26> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.21-8.26> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.29-8.34> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:8.29-8.34> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.12-9.35> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.12-9.17> str='\out_3' basic_prep
        AST_BIT_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> basic_prep
          AST_BIT_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.21-9.35> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.21-9.26> str='\in' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.21-9.26> basic_prep range=[0:0]
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.30-9.35> str='\in' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:9.30-9.35> basic_prep range=[1:1]
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.12-10.35> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.12-10.17> str='\out_4' basic_prep
        AST_BIT_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> basic_prep
          AST_BIT_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.21-10.35> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.21-10.26> str='\in' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.21-10.26> basic_prep range=[0:0]
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.30-10.35> str='\in' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:10.30-10.35> basic_prep range=[1:1]
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.12-11.34> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.12-11.17> str='\out_5' basic_prep
        AST_BIT_XOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.21-11.34> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.21-11.26> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.21-11.26> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.29-11.34> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:11.29-11.34> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.12-12.35> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.12-12.17> str='\out_6' basic_prep
        AST_BIT_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.21-12.35> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.21-12.26> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.21-12.26> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.30-12.35> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:12.30-12.35> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.12-13.35> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.12-13.17> str='\out_7' basic_prep
        AST_BIT_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.21-13.35> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.21-13.26> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.21-13.26> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.30-13.35> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:13.30-13.35> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.12-14.27> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.12-14.17> str='\out_8' basic_prep
        AST_BIT_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.21-14.27> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.22-14.27> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:14.22-14.27> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.12-15.26> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.12-15.17> str='\out_9' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.21-15.26> str='\in' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:15.21-15.26> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.12-16.28> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.12-16.18> str='\out_10' basic_prep
        AST_REDUCE_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.22-16.28> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.23-16.28> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:16.23-16.28> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.12-17.28> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.12-17.18> str='\out_11' basic_prep
        AST_REDUCE_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.22-17.28> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.23-17.28> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:17.23-17.28> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.12-18.29> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.12-18.18> str='\out_12' basic_prep
        AST_LOGIC_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> basic_prep
          AST_REDUCE_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.22-18.29> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.24-18.29> str='\in' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:18.24-18.29> basic_prep range=[0:0]
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.12-19.29> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.12-19.18> str='\out_13' basic_prep
        AST_LOGIC_NOT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> basic_prep
          AST_REDUCE_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.22-19.29> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.24-19.29> str='\in' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:19.24-19.29> basic_prep range=[0:0]
                AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.12-20.28> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.12-20.18> str='\out_14' basic_prep
        AST_REDUCE_XOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.22-20.28> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.23-20.28> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:20.23-20.28> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.12-21.29> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.12-21.18> str='\out_15' basic_prep
        AST_REDUCE_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.22-21.29> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.24-21.29> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:21.24-21.29> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.12-22.29> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.12-22.18> str='\out_16' basic_prep
        AST_REDUCE_XNOR <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.22-22.29> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.24-22.29> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:22.24-22.29> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.12-23.41> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.12-23.18> str='\out_17' basic_prep
        AST_LOGIC_AND <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.22-23.41> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.22-23.29> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.22-23.29> basic_prep swapped_range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.33-23.41> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:23.33-23.41> basic_prep swapped_range=[3:2]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
      AST_ASSIGN <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.12-24.41> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.12-24.18> str='\out_18' basic_prep
        AST_LOGIC_OR <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.22-24.41> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.22-24.29> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.22-24.29> basic_prep swapped_range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_IDENTIFIER <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.33-24.41> str='\in' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/bitwise_operations/top.sv:24.33-24.41> basic_prep swapped_range=[3:2]
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(in, out_1, out_2, out_3, out_4, out_5, out_6, out_7, out_8, out_9, out_10, out_11, out_12, out_13, out_14, out_15, out_16, out_17, out_18);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [3:0] in;
      (* is_simplified_wire = 1 *)
      output out_1;
      (* is_simplified_wire = 1 *)
      output out_2;
      (* is_simplified_wire = 1 *)
      output out_3;
      (* is_simplified_wire = 1 *)
      output out_4;
      (* is_simplified_wire = 1 *)
      output out_5;
      (* is_simplified_wire = 1 *)
      output out_6;
      (* is_simplified_wire = 1 *)
      output out_7;
      (* is_simplified_wire = 1 *)
      output out_8;
      (* is_simplified_wire = 1 *)
      output out_9;
      (* is_simplified_wire = 1 *)
      output out_10;
      (* is_simplified_wire = 1 *)
      output out_11;
      (* is_simplified_wire = 1 *)
      output out_12;
      (* is_simplified_wire = 1 *)
      output out_13;
      (* is_simplified_wire = 1 *)
      output out_14;
      (* is_simplified_wire = 1 *)
      output out_15;
      (* is_simplified_wire = 1 *)
      output out_16;
      (* is_simplified_wire = 1 *)
      output out_17;
      (* is_simplified_wire = 1 *)
      output out_18;
      assign out_1 = (in[0:0])&(in[1:1]);
      assign out_2 = (in[0:0])|(in[1:1]);
      assign out_3 = ~((in[0:0])&(in[1:1]));
      assign out_4 = ~((in[0:0])|(in[1:1]));
      assign out_5 = (in[0:0])^(in[1:1]);
      assign out_6 = (in[0:0])~^(in[1:1]);
      assign out_7 = (in[0:0])~^(in[1:1]);
      assign out_8 = ~(in[0:0]);
      assign out_9 = in[0:0];
      assign out_10 = &(in[0:0]);
      assign out_11 = |(in[0:0]);
      assign out_12 = !(&(in[0:0]));
      assign out_13 = !(|(in[0:0]));
      assign out_14 = ^(in[0:0]);
      assign out_15 = ~^(in[0:0]);
      assign out_16 = ~^(in[0:0]);
      assign out_17 = (in[0:1])&&(in[2:3]);
      assign out_18 = (in[0:1])||(in[2:3]);
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.8. Rerunning OPT passes. (Maybe there is more to do..)

2.6.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.6.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.14. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== top ===

   Number of wires:                 19
   Number of wire bits:             22
   Number of public wires:          19
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and                            1
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $not                            3
     $or                             1
     $xnor                           1
     $xor                            1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.27+12 (git sha1 ceef00c35, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */
Dumping module `\top'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:1.1-26.10" *)
module top(in, out_1, out_2, out_3, out_4, out_5, out_6, out_7, out_8, out_9, out_10, out_11, out_12, out_13, out_14, out_15, out_16, out_17, out_18);
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:3.17-3.19" *)
  (* unpacked_ranges = 1'h1 *)
  input [3:0] in;
  wire [3:0] in;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.12-4.17" *)
  output out_1;
  wire out_1;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.75-4.81" *)
  output out_10;
  wire out_10;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.12-5.18" *)
  output out_11;
  wire out_11;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.20-5.26" *)
  output out_12;
  wire out_12;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.28-5.34" *)
  output out_13;
  wire out_13;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.36-5.42" *)
  output out_14;
  wire out_14;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.44-5.50" *)
  output out_15;
  wire out_15;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.52-5.58" *)
  output out_16;
  wire out_16;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.60-5.66" *)
  output out_17;
  wire out_17;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:5.68-5.74" *)
  output out_18;
  wire out_18;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.19-4.24" *)
  output out_2;
  wire out_2;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.26-4.31" *)
  output out_3;
  wire out_3;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.33-4.38" *)
  output out_4;
  wire out_4;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.40-4.45" *)
  output out_5;
  wire out_5;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.47-4.52" *)
  output out_6;
  wire out_6;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.54-4.59" *)
  output out_7;
  wire out_7;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.61-4.66" *)
  output out_8;
  wire out_8;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:4.68-4.73" *)
  output out_9;
  wire out_9;
  assign out_1 = in[0] & (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:7.21-7.34" *) in[1];
  assign out_17 = in[1:0] && (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:23.22-23.41" *) in[3:2];
  assign out_12 = ! (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0" *) in[0];
  assign out_18 = in[1:0] || (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:24.22-24.41" *) in[3:2];
  assign out_3 = ~ (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0" *) out_1;
  assign out_4 = ~ (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:0.0-0.0" *) out_2;
  assign out_8 = ~ (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:14.21-14.27" *) in[0];
  assign out_2 = in[0] | (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:10.21-10.35" *) in[1];
  assign out_6 = in[0] ~^ (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:12.21-12.35" *) in[1];
  assign out_5 = in[0] ^ (* src = "UHDM-integration-tests/tests/bitwise_operations/top.sv:11.21-11.34" *) in[1];
  assign out_10 = in[0];
  assign out_11 = in[0];
  assign out_13 = out_12;
  assign out_14 = in[0];
  assign out_15 = out_8;
  assign out_16 = out_8;
  assign out_7 = out_6;
  assign out_9 = in[0];
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\top'.

5. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Simulating cycle 2.
Simulating cycle 3.
Simulating cycle 4.
Simulating cycle 5.
Simulating cycle 6.
Simulating cycle 7.
Simulating cycle 8.
Simulating cycle 9.
Simulating cycle 10.
Simulating cycle 11.
Simulating cycle 12.
Simulating cycle 13.
Simulating cycle 14.
Simulating cycle 15.
Simulating cycle 16.
Simulating cycle 17.
Simulating cycle 18.
Simulating cycle 19.
Simulating cycle 20.
Simulating cycle 21.
Simulating cycle 22.
Simulating cycle 23.
Simulating cycle 24.
Simulating cycle 25.
Simulating cycle 26.
Simulating cycle 27.
Simulating cycle 28.
Simulating cycle 29.
Simulating cycle 30.
Simulating cycle 31.
Simulating cycle 32.
Simulating cycle 33.
Simulating cycle 34.
Simulating cycle 35.
Simulating cycle 36.
Simulating cycle 37.
Simulating cycle 38.
Simulating cycle 39.
Simulating cycle 40.


Yosys 0.27+12 (git sha1 ceef00c35, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

