============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 31 2024  06:25:51 am
  Module:                 RISC_V_Cached
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance   Module  Cell Count   Cell Area   Net Area    Total Area   Wireload  
----------------------------------------------------------------------------------
RISC_V_Cached              27626 36813280.000     0.000  36813280.000 <none> (D)  
  (D) = wireload is default in technology library
