// Seed: 1792672635
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4,
    output wor id_5
);
  wire id_7;
  ;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_2 = 32'd35
) (
    input  tri0 _id_0,
    output tri  id_1,
    input  tri  _id_2,
    input  wire id_3
);
  logic [7:0] id_5;
  assign id_1 = -1 < -1;
  always @(1 & id_2) begin : LABEL_0
    {id_0, id_0, id_3} -= id_3;
  end
  assign id_5[id_2] = id_2;
  wire id_6[id_0 : -1];
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  wire id_7;
  parameter id_8 = 1;
endmodule
