{"vcs1":{"timestamp_begin":1682329103.918498712, "rt":0.85, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682329104.802110201, "rt":1.12, "ut":0.20, "st":0.29}}
{"link":{"timestamp_begin":1682329105.944049402, "rt":2.06, "ut":0.06, "st":1.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682329103.616232151}
{"VCS_COMP_START_TIME": 1682329103.616232151}
{"VCS_COMP_END_TIME": 1682329108.633145616}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340884}}
{"stitch_vcselab": {"peak_mem": 239048}}
