Analysis & Synthesis Status : Successful - Sun Jan 16 16:50:21 2022
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : converter_regstr
Top-level Entity Name : converter_regstr
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 33
Total registers : 33
Total pins : 35
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
