
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003125                       # Number of seconds simulated
sim_ticks                                  3125243000                       # Number of ticks simulated
final_tick                                 3125243000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 331228                       # Simulator instruction rate (inst/s)
host_op_rate                                   331228                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              103516804                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747416                       # Number of bytes of host memory used
host_seconds                                    30.19                       # Real time elapsed on the host
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      10000003                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             44224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             79040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               123264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        44224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           44224                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                691                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1235                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1926                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             14150580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             25290833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39441413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        14150580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14150580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            14150580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            25290833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39441413                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1821.564588                       # Cycle average of tags in use
system.l2.total_refs                           387026                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1926                       # Sample count of references to valid blocks.
system.l2.avg_refs                         200.948079                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1076.574612                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             660.199617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              84.790359                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.065709                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.040295                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005175                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.111179                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  452                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               189717                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  190169                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           198004                       # number of Writeback hits
system.l2.Writeback_hits::total                198004                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               7437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7437                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   452                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                197154                       # number of demand (read+write) hits
system.l2.demand_hits::total                   197606                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  452                       # number of overall hits
system.l2.overall_hits::cpu.data               197154                       # number of overall hits
system.l2.overall_hits::total                  197606                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                691                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 88                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   779                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1147                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 691                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1235                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1926                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                691                       # number of overall misses
system.l2.overall_misses::cpu.data               1235                       # number of overall misses
system.l2.overall_misses::total                  1926                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     36984500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5261500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        42246000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     60648000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60648000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36984500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      65909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102894000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36984500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     65909500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102894000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           189805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              190948                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       198004                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            198004                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8584                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            198389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199532                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           198389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199532                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.604549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.000464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004080                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.133621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.133621                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.604549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.006225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009653                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.604549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.006225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009653                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53523.154848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 59789.772727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54231.065469                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52875.326940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52875.326940                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53523.154848                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53368.016194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53423.676012                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53523.154848                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53368.016194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53423.676012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            88                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              779                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1147                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1926                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     28548500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4197500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     32746000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     46797500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46797500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     28548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     50995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79543500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     28548500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     50995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79543500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.604549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.000464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004080                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.133621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.133621                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.604549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.006225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.604549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.006225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009653                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41314.761216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 47698.863636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42035.943517                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40799.912816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40799.912816                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41314.761216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41291.497976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41299.844237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41314.761216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41291.497976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41299.844237                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2118476                       # DTB read hits
system.cpu.dtb.read_misses                         86                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  2118562                       # DTB read accesses
system.cpu.dtb.write_hits                      546778                       # DTB write hits
system.cpu.dtb.write_misses                        97                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  546875                       # DTB write accesses
system.cpu.dtb.data_hits                      2665254                       # DTB hits
system.cpu.dtb.data_misses                        183                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2665437                       # DTB accesses
system.cpu.itb.fetch_hits                     1197964                       # ITB hits
system.cpu.itb.fetch_misses                        97                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1198061                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.numCycles                          6250487                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                  1516818                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted            1471127                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               2179                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               1373031                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  1354626                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                    15045                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                  99                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            1223293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10110544                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1516818                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1369671                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2247429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8996                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                2728131                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1888                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1197964                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1226                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6207492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.628765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.827780                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3960063     63.79%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   372264      6.00%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   744189     11.99%     81.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    42415      0.68%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    90425      1.46%     83.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    65438      1.05%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7991      0.13%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    11835      0.19%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   912872     14.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6207492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.242672                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.617561                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1542866                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2411779                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1954246                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                292322                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6279                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                30304                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   436                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10102593                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1587                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   6279                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1671240                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1152107                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10764                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2097528                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1269574                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10098565                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 501284                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                735583                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             7996445                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14590607                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14084193                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            506414                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7961270                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    35085                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                344                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            197                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2053042                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2121742                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              549394                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             13232                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17319                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10039947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 341                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10021518                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2097                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           39145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        32790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6207492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.355897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1274623     20.53%     20.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2209991     35.60%     56.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1275646     20.55%     76.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              805057     12.97%     89.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              487649      7.86%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               43497      0.70%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              103080      1.66%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                5089      0.08%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2860      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6207492                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1051      2.26%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  776      1.67%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  25481     54.69%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19286     41.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                29      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7213286     71.98%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   88      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               73862      0.74%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               18427      0.18%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  52      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              49143      0.49%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  34      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2119337     21.15%     94.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              547260      5.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10021518                       # Type of FU issued
system.cpu.iq.rate                           1.603318                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       46594                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004649                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25685145                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9780392                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9720216                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              614072                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             299109                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       296869                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9751103                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  316980                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            54156                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7856                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4557                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6279                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  373115                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 99976                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10091884                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               427                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2121742                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               549394                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  49021                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   171                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            957                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          999                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1956                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10019517                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2118566                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1999                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         51596                       # number of nop insts executed
system.cpu.iew.exec_refs                      2665443                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1510378                       # Number of branches executed
system.cpu.iew.exec_stores                     546877                       # Number of stores executed
system.cpu.iew.exec_rate                     1.602998                       # Inst execution rate
system.cpu.iew.wb_sent                       10017747                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10017085                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7137995                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9624538                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.602609                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.741645                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           41943                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1752                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6201213                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.620619                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.813152                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3693304     59.56%     59.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1139125     18.37%     77.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       108768      1.75%     79.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       122579      1.98%     81.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        46614      0.75%     82.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       146860      2.37%     84.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        29824      0.48%     85.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        87407      1.41%     86.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       826732     13.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6201213                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10049803                       # Number of instructions committed
system.cpu.commit.committedOps               10049803                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2658707                       # Number of memory references committed
system.cpu.commit.loads                       2113870                       # Number of loads committed
system.cpu.commit.membars                         126                       # Number of memory barriers committed
system.cpu.commit.branches                    1507766                       # Number of branches committed
system.cpu.commit.fp_insts                     296230                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843790                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14482                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                826732                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     15465551                       # The number of ROB reads
system.cpu.rob.rob_writes                    20189879                       # The number of ROB writes
system.cpu.timesIdled                            1118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      10000003                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000003                       # Number of Instructions Simulated
system.cpu.cpi                               0.625049                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.625049                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.599876                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.599876                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14200588                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7787568                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    349322                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   187336                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     329                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    266                       # number of misc regfile writes
system.cpu.icache.replacements                    892                       # number of replacements
system.cpu.icache.tagsinuse                248.747845                       # Cycle average of tags in use
system.cpu.icache.total_refs                  1196529                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1143                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1046.832021                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     248.747845                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.971671                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.971671                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      1196529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1196529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1196529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1196529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1196529                       # number of overall hits
system.cpu.icache.overall_hits::total         1196529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1435                       # number of overall misses
system.cpu.icache.overall_misses::total          1435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60812500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60812500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1197964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1197964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1197964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1197964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1197964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1197964                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001198                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001198                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42378.048780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42378.048780                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42378.048780                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42378.048780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42378.048780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42378.048780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1143                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1143                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     45551000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45551000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     45551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     45551000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45551000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000954                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000954                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000954                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000954                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39852.143482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39852.143482                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39852.143482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39852.143482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39852.143482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39852.143482                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 198132                       # number of replacements
system.cpu.dcache.tagsinuse                254.878842                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1816850                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 198388                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   9.158064                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               26965000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.878842                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995620                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995620                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1323672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1323672                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       492937                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492937                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          115                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1816609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1816609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1816609                       # number of overall hits
system.cpu.dcache.overall_hits::total         1816609                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       740500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        740500                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        51774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        51774                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           21                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       792274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         792274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       792274                       # number of overall misses
system.cpu.dcache.overall_misses::total        792274                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16001678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16001678000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1359832000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1359832000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       694000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       694000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  17361510000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17361510000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  17361510000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17361510000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2064172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2064172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       544711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       544711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2608883                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2608883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2608883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2608883                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.358739                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.358739                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.095049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095049                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.154412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.154412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.303683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.303683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.303683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.303683                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21609.288319                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21609.288319                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26264.766099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26264.766099                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33047.619048                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33047.619048                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21913.517293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21913.517293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21913.517293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21913.517293                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       198004                       # number of writebacks
system.cpu.dcache.writebacks::total            198004                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       550576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       550576                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        43328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        43328                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       593904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       593904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       593904                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       593904                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       189924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       189924                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8446                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       198370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       198370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       198370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       198370                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3290753000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3290753000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    166786000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    166786000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       563000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       563000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3457539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3457539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3457539000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3457539000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.092010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.092010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.147059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.147059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.076036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.076036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076036                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17326.683305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17326.683305                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19747.336017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19747.336017                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        28150                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        28150                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17429.747442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17429.747442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17429.747442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17429.747442                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
