
Final-Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b348  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  0800b4d8  0800b4d8  0001b4d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba24  0800ba24  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  0800ba24  0800ba24  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ba24  0800ba24  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba24  0800ba24  0001ba24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba28  0800ba28  0001ba28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  0800ba2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002017c  2**0
                  CONTENTS
 10 .bss          0000072c  2000017c  2000017c  0002017c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008a8  200008a8  0002017c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dc54  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003767  00000000  00000000  0003de00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017d8  00000000  00000000  00041568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000016e8  00000000  00000000  00042d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000216af  00000000  00000000  00044428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001de4c  00000000  00000000  00065ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c648d  00000000  00000000  00083923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00149db0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007384  00000000  00000000  00149e00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000017c 	.word	0x2000017c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b4c0 	.word	0x0800b4c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000180 	.word	0x20000180
 80001cc:	0800b4c0 	.word	0x0800b4c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b08e      	sub	sp, #56	; 0x38
 8000284:	af0a      	add	r7, sp, #40	; 0x28
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	4608      	mov	r0, r1
 800028a:	4611      	mov	r1, r2
 800028c:	461a      	mov	r2, r3
 800028e:	4603      	mov	r3, r0
 8000290:	817b      	strh	r3, [r7, #10]
 8000292:	460b      	mov	r3, r1
 8000294:	813b      	strh	r3, [r7, #8]
 8000296:	4613      	mov	r3, r2
 8000298:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 800029a:	4b1d      	ldr	r3, [pc, #116]	; (8000310 <LiquidCrystal+0x90>)
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d019      	beq.n	80002d6 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002a2:	8939      	ldrh	r1, [r7, #8]
 80002a4:	897a      	ldrh	r2, [r7, #10]
 80002a6:	2300      	movs	r3, #0
 80002a8:	9308      	str	r3, [sp, #32]
 80002aa:	2300      	movs	r3, #0
 80002ac:	9307      	str	r3, [sp, #28]
 80002ae:	2300      	movs	r3, #0
 80002b0:	9306      	str	r3, [sp, #24]
 80002b2:	2300      	movs	r3, #0
 80002b4:	9305      	str	r3, [sp, #20]
 80002b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002b8:	9304      	str	r3, [sp, #16]
 80002ba:	8c3b      	ldrh	r3, [r7, #32]
 80002bc:	9303      	str	r3, [sp, #12]
 80002be:	8bbb      	ldrh	r3, [r7, #28]
 80002c0:	9302      	str	r3, [sp, #8]
 80002c2:	8b3b      	ldrh	r3, [r7, #24]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	88fb      	ldrh	r3, [r7, #6]
 80002c8:	9300      	str	r3, [sp, #0]
 80002ca:	460b      	mov	r3, r1
 80002cc:	68f9      	ldr	r1, [r7, #12]
 80002ce:	2001      	movs	r0, #1
 80002d0:	f000 f820 	bl	8000314 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 80002d4:	e018      	b.n	8000308 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002d6:	8939      	ldrh	r1, [r7, #8]
 80002d8:	897a      	ldrh	r2, [r7, #10]
 80002da:	2300      	movs	r3, #0
 80002dc:	9308      	str	r3, [sp, #32]
 80002de:	2300      	movs	r3, #0
 80002e0:	9307      	str	r3, [sp, #28]
 80002e2:	2300      	movs	r3, #0
 80002e4:	9306      	str	r3, [sp, #24]
 80002e6:	2300      	movs	r3, #0
 80002e8:	9305      	str	r3, [sp, #20]
 80002ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002ec:	9304      	str	r3, [sp, #16]
 80002ee:	8c3b      	ldrh	r3, [r7, #32]
 80002f0:	9303      	str	r3, [sp, #12]
 80002f2:	8bbb      	ldrh	r3, [r7, #28]
 80002f4:	9302      	str	r3, [sp, #8]
 80002f6:	8b3b      	ldrh	r3, [r7, #24]
 80002f8:	9301      	str	r3, [sp, #4]
 80002fa:	88fb      	ldrh	r3, [r7, #6]
 80002fc:	9300      	str	r3, [sp, #0]
 80002fe:	460b      	mov	r3, r1
 8000300:	68f9      	ldr	r1, [r7, #12]
 8000302:	2000      	movs	r0, #0
 8000304:	f000 f806 	bl	8000314 <init>
}
 8000308:	bf00      	nop
 800030a:	3710      	adds	r7, #16
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000000 	.word	0x20000000

08000314 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0
 800031a:	60b9      	str	r1, [r7, #8]
 800031c:	4611      	mov	r1, r2
 800031e:	461a      	mov	r2, r3
 8000320:	4603      	mov	r3, r0
 8000322:	73fb      	strb	r3, [r7, #15]
 8000324:	460b      	mov	r3, r1
 8000326:	81bb      	strh	r3, [r7, #12]
 8000328:	4613      	mov	r3, r2
 800032a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 800032c:	4a1a      	ldr	r2, [pc, #104]	; (8000398 <init+0x84>)
 800032e:	89bb      	ldrh	r3, [r7, #12]
 8000330:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000332:	4a1a      	ldr	r2, [pc, #104]	; (800039c <init+0x88>)
 8000334:	88fb      	ldrh	r3, [r7, #6]
 8000336:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000338:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <init+0x8c>)
 800033a:	8b3b      	ldrh	r3, [r7, #24]
 800033c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <init+0x90>)
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	6013      	str	r3, [r2, #0]
  
  _data_pins[0] = d0;
 8000344:	4a18      	ldr	r2, [pc, #96]	; (80003a8 <init+0x94>)
 8000346:	8bbb      	ldrh	r3, [r7, #28]
 8000348:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 800034a:	4a17      	ldr	r2, [pc, #92]	; (80003a8 <init+0x94>)
 800034c:	8c3b      	ldrh	r3, [r7, #32]
 800034e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000350:	4a15      	ldr	r2, [pc, #84]	; (80003a8 <init+0x94>)
 8000352:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000354:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3; 
 8000356:	4a14      	ldr	r2, [pc, #80]	; (80003a8 <init+0x94>)
 8000358:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800035a:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 800035c:	4a12      	ldr	r2, [pc, #72]	; (80003a8 <init+0x94>)
 800035e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000360:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000362:	4a11      	ldr	r2, [pc, #68]	; (80003a8 <init+0x94>)
 8000364:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000366:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000368:	4a0f      	ldr	r2, [pc, #60]	; (80003a8 <init+0x94>)
 800036a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800036c:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 800036e:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <init+0x94>)
 8000370:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000372:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000374:	7bfb      	ldrb	r3, [r7, #15]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d003      	beq.n	8000382 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <init+0x98>)
 800037c:	2200      	movs	r2, #0
 800037e:	701a      	strb	r2, [r3, #0]
 8000380:	e002      	b.n	8000388 <init+0x74>
  else 
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000382:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <init+0x98>)
 8000384:	2210      	movs	r2, #16
 8000386:	701a      	strb	r2, [r3, #0]
  
  begin(16, 2);
 8000388:	2102      	movs	r1, #2
 800038a:	2010      	movs	r0, #16
 800038c:	f000 f810 	bl	80003b0 <begin>
}
 8000390:	bf00      	nop
 8000392:	3710      	adds	r7, #16
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	2000019a 	.word	0x2000019a
 800039c:	2000019c 	.word	0x2000019c
 80003a0:	2000019e 	.word	0x2000019e
 80003a4:	200001b0 	.word	0x200001b0
 80003a8:	200001a0 	.word	0x200001a0
 80003ac:	200001b4 	.word	0x200001b4

080003b0 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b088      	sub	sp, #32
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	460a      	mov	r2, r1
 80003ba:	71fb      	strb	r3, [r7, #7]
 80003bc:	4613      	mov	r3, r2
 80003be:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 80003c0:	79bb      	ldrb	r3, [r7, #6]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d906      	bls.n	80003d4 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 80003c6:	4b77      	ldr	r3, [pc, #476]	; (80005a4 <begin+0x1f4>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	f043 0308 	orr.w	r3, r3, #8
 80003ce:	b2da      	uxtb	r2, r3
 80003d0:	4b74      	ldr	r3, [pc, #464]	; (80005a4 <begin+0x1f4>)
 80003d2:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 80003d4:	4a74      	ldr	r2, [pc, #464]	; (80005a8 <begin+0x1f8>)
 80003d6:	79bb      	ldrb	r3, [r7, #6]
 80003d8:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);  
 80003da:	79fa      	ldrb	r2, [r7, #7]
 80003dc:	79fb      	ldrb	r3, [r7, #7]
 80003de:	3340      	adds	r3, #64	; 0x40
 80003e0:	2140      	movs	r1, #64	; 0x40
 80003e2:	2000      	movs	r0, #0
 80003e4:	f000 f988 	bl	80006f8 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 80003e8:	4b70      	ldr	r3, [pc, #448]	; (80005ac <begin+0x1fc>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d009      	beq.n	8000404 <begin+0x54>
 80003f0:	79bb      	ldrb	r3, [r7, #6]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d106      	bne.n	8000404 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 80003f6:	4b6b      	ldr	r3, [pc, #428]	; (80005a4 <begin+0x1f4>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	f043 0304 	orr.w	r3, r3, #4
 80003fe:	b2da      	uxtb	r2, r3
 8000400:	4b68      	ldr	r3, [pc, #416]	; (80005a4 <begin+0x1f4>)
 8000402:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8000404:	f000 f8e4 	bl	80005d0 <enableClock>
  
  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000408:	2303      	movs	r3, #3
 800040a:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 800040c:	2301      	movs	r3, #1
 800040e:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000410:	4b67      	ldr	r3, [pc, #412]	; (80005b0 <begin+0x200>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d01b      	beq.n	8000450 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000418:	4b66      	ldr	r3, [pc, #408]	; (80005b4 <begin+0x204>)
 800041a:	881a      	ldrh	r2, [r3, #0]
 800041c:	4b66      	ldr	r3, [pc, #408]	; (80005b8 <begin+0x208>)
 800041e:	881b      	ldrh	r3, [r3, #0]
 8000420:	4313      	orrs	r3, r2
 8000422:	b29a      	uxth	r2, r3
 8000424:	4b65      	ldr	r3, [pc, #404]	; (80005bc <begin+0x20c>)
 8000426:	881b      	ldrh	r3, [r3, #0]
 8000428:	4313      	orrs	r3, r2
 800042a:	b29a      	uxth	r2, r3
 800042c:	4b64      	ldr	r3, [pc, #400]	; (80005c0 <begin+0x210>)
 800042e:	881b      	ldrh	r3, [r3, #0]
 8000430:	4313      	orrs	r3, r2
 8000432:	b29a      	uxth	r2, r3
 8000434:	4b62      	ldr	r3, [pc, #392]	; (80005c0 <begin+0x210>)
 8000436:	885b      	ldrh	r3, [r3, #2]
 8000438:	4313      	orrs	r3, r2
 800043a:	b29a      	uxth	r2, r3
 800043c:	4b60      	ldr	r3, [pc, #384]	; (80005c0 <begin+0x210>)
 800043e:	889b      	ldrh	r3, [r3, #4]
 8000440:	4313      	orrs	r3, r2
 8000442:	b29a      	uxth	r2, r3
 8000444:	4b5e      	ldr	r3, [pc, #376]	; (80005c0 <begin+0x210>)
 8000446:	88db      	ldrh	r3, [r3, #6]
 8000448:	4313      	orrs	r3, r2
 800044a:	b29b      	uxth	r3, r3
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	e02a      	b.n	80004a6 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000450:	4b58      	ldr	r3, [pc, #352]	; (80005b4 <begin+0x204>)
 8000452:	881a      	ldrh	r2, [r3, #0]
 8000454:	4b58      	ldr	r3, [pc, #352]	; (80005b8 <begin+0x208>)
 8000456:	881b      	ldrh	r3, [r3, #0]
 8000458:	4313      	orrs	r3, r2
 800045a:	b29a      	uxth	r2, r3
 800045c:	4b57      	ldr	r3, [pc, #348]	; (80005bc <begin+0x20c>)
 800045e:	881b      	ldrh	r3, [r3, #0]
 8000460:	4313      	orrs	r3, r2
 8000462:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000464:	4b56      	ldr	r3, [pc, #344]	; (80005c0 <begin+0x210>)
 8000466:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000468:	4313      	orrs	r3, r2
 800046a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800046c:	4b54      	ldr	r3, [pc, #336]	; (80005c0 <begin+0x210>)
 800046e:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000470:	4313      	orrs	r3, r2
 8000472:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000474:	4b52      	ldr	r3, [pc, #328]	; (80005c0 <begin+0x210>)
 8000476:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000478:	4313      	orrs	r3, r2
 800047a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800047c:	4b50      	ldr	r3, [pc, #320]	; (80005c0 <begin+0x210>)
 800047e:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000480:	4313      	orrs	r3, r2
 8000482:	b29a      	uxth	r2, r3
 8000484:	4b4e      	ldr	r3, [pc, #312]	; (80005c0 <begin+0x210>)
 8000486:	891b      	ldrh	r3, [r3, #8]
 8000488:	4313      	orrs	r3, r2
 800048a:	b29a      	uxth	r2, r3
 800048c:	4b4c      	ldr	r3, [pc, #304]	; (80005c0 <begin+0x210>)
 800048e:	895b      	ldrh	r3, [r3, #10]
 8000490:	4313      	orrs	r3, r2
 8000492:	b29a      	uxth	r2, r3
 8000494:	4b4a      	ldr	r3, [pc, #296]	; (80005c0 <begin+0x210>)
 8000496:	899b      	ldrh	r3, [r3, #12]
 8000498:	4313      	orrs	r3, r2
 800049a:	b29a      	uxth	r2, r3
 800049c:	4b48      	ldr	r3, [pc, #288]	; (80005c0 <begin+0x210>)
 800049e:	89db      	ldrh	r3, [r3, #14]
 80004a0:	4313      	orrs	r3, r2
 80004a2:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80004a4:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 80004a6:	4b47      	ldr	r3, [pc, #284]	; (80005c4 <begin+0x214>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f107 020c 	add.w	r2, r7, #12
 80004ae:	4611      	mov	r1, r2
 80004b0:	4618      	mov	r0, r3
 80004b2:	f004 f845 	bl	8004540 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50); 
 80004b6:	2032      	movs	r0, #50	; 0x32
 80004b8:	f003 fe96 	bl	80041e8 <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 80004bc:	4b41      	ldr	r3, [pc, #260]	; (80005c4 <begin+0x214>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a3c      	ldr	r2, [pc, #240]	; (80005b4 <begin+0x204>)
 80004c2:	8811      	ldrh	r1, [r2, #0]
 80004c4:	2200      	movs	r2, #0
 80004c6:	4618      	mov	r0, r3
 80004c8:	f004 f9cc 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80004cc:	4b3d      	ldr	r3, [pc, #244]	; (80005c4 <begin+0x214>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a3a      	ldr	r2, [pc, #232]	; (80005bc <begin+0x20c>)
 80004d2:	8811      	ldrh	r1, [r2, #0]
 80004d4:	2200      	movs	r2, #0
 80004d6:	4618      	mov	r0, r3
 80004d8:	f004 f9c4 	bl	8004864 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) { 
 80004dc:	4b36      	ldr	r3, [pc, #216]	; (80005b8 <begin+0x208>)
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	2bff      	cmp	r3, #255	; 0xff
 80004e2:	d007      	beq.n	80004f4 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80004e4:	4b37      	ldr	r3, [pc, #220]	; (80005c4 <begin+0x214>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a33      	ldr	r2, [pc, #204]	; (80005b8 <begin+0x208>)
 80004ea:	8811      	ldrh	r1, [r2, #0]
 80004ec:	2200      	movs	r2, #0
 80004ee:	4618      	mov	r0, r3
 80004f0:	f004 f9b8 	bl	8004864 <HAL_GPIO_WritePin>
  }
  
  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 80004f4:	4b2b      	ldr	r3, [pc, #172]	; (80005a4 <begin+0x1f4>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	f003 0310 	and.w	r3, r3, #16
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d115      	bne.n	800052c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 fa45 	bl	8000990 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000506:	2005      	movs	r0, #5
 8000508:	f003 fe6e 	bl	80041e8 <HAL_Delay>

    // second try
    write4bits(0x03);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 fa3f 	bl	8000990 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000512:	2005      	movs	r0, #5
 8000514:	f003 fe68 	bl	80041e8 <HAL_Delay>
    
    // third go!
    write4bits(0x03); 
 8000518:	2003      	movs	r0, #3
 800051a:	f000 fa39 	bl	8000990 <write4bits>
    HAL_Delay(1);
 800051e:	2001      	movs	r0, #1
 8000520:	f003 fe62 	bl	80041e8 <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02); 
 8000524:	2002      	movs	r0, #2
 8000526:	f000 fa33 	bl	8000990 <write4bits>
 800052a:	e01d      	b.n	8000568 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800052c:	4b1d      	ldr	r3, [pc, #116]	; (80005a4 <begin+0x1f4>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	f043 0320 	orr.w	r3, r3, #32
 8000534:	b2db      	uxtb	r3, r3
 8000536:	4618      	mov	r0, r3
 8000538:	f000 f9a4 	bl	8000884 <command>
    HAL_Delay(5);  // wait more than 4.1ms
 800053c:	2005      	movs	r0, #5
 800053e:	f003 fe53 	bl	80041e8 <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000542:	4b18      	ldr	r3, [pc, #96]	; (80005a4 <begin+0x1f4>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	f043 0320 	orr.w	r3, r3, #32
 800054a:	b2db      	uxtb	r3, r3
 800054c:	4618      	mov	r0, r3
 800054e:	f000 f999 	bl	8000884 <command>
    HAL_Delay(1);
 8000552:	2001      	movs	r0, #1
 8000554:	f003 fe48 	bl	80041e8 <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000558:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <begin+0x1f4>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	f043 0320 	orr.w	r3, r3, #32
 8000560:	b2db      	uxtb	r3, r3
 8000562:	4618      	mov	r0, r3
 8000564:	f000 f98e 	bl	8000884 <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);  
 8000568:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <begin+0x1f4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	f043 0320 	orr.w	r3, r3, #32
 8000570:	b2db      	uxtb	r3, r3
 8000572:	4618      	mov	r0, r3
 8000574:	f000 f986 	bl	8000884 <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;  
 8000578:	4b13      	ldr	r3, [pc, #76]	; (80005c8 <begin+0x218>)
 800057a:	2204      	movs	r2, #4
 800057c:	701a      	strb	r2, [r3, #0]
  display();
 800057e:	f000 f917 	bl	80007b0 <display>

  // clear it off
  clear();
 8000582:	f000 f8d9 	bl	8000738 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000586:	4b11      	ldr	r3, [pc, #68]	; (80005cc <begin+0x21c>)
 8000588:	2202      	movs	r2, #2
 800058a:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 800058c:	4b0f      	ldr	r3, [pc, #60]	; (80005cc <begin+0x21c>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	f043 0304 	orr.w	r3, r3, #4
 8000594:	b2db      	uxtb	r3, r3
 8000596:	4618      	mov	r0, r3
 8000598:	f000 f974 	bl	8000884 <command>

}
 800059c:	bf00      	nop
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	200001b4 	.word	0x200001b4
 80005a8:	200001b7 	.word	0x200001b7
 80005ac:	20000198 	.word	0x20000198
 80005b0:	20000000 	.word	0x20000000
 80005b4:	2000019a 	.word	0x2000019a
 80005b8:	2000019c 	.word	0x2000019c
 80005bc:	2000019e 	.word	0x2000019e
 80005c0:	200001a0 	.word	0x200001a0
 80005c4:	200001b0 	.word	0x200001b0
 80005c8:	200001b5 	.word	0x200001b5
 80005cc:	200001b6 	.word	0x200001b6

080005d0 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{  
 80005d0:	b480      	push	{r7}
 80005d2:	b089      	sub	sp, #36	; 0x24
 80005d4:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 80005d6:	4b41      	ldr	r3, [pc, #260]	; (80006dc <enableClock+0x10c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80005de:	d10c      	bne.n	80005fa <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80005e0:	4b3f      	ldr	r3, [pc, #252]	; (80006e0 <enableClock+0x110>)
 80005e2:	695b      	ldr	r3, [r3, #20]
 80005e4:	4a3e      	ldr	r2, [pc, #248]	; (80006e0 <enableClock+0x110>)
 80005e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ea:	6153      	str	r3, [r2, #20]
 80005ec:	4b3c      	ldr	r3, [pc, #240]	; (80006e0 <enableClock+0x110>)
 80005ee:	695b      	ldr	r3, [r3, #20]
 80005f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005f4:	61fb      	str	r3, [r7, #28]
 80005f6:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 80005f8:	e06a      	b.n	80006d0 <enableClock+0x100>
  else if(_port == GPIOB)
 80005fa:	4b38      	ldr	r3, [pc, #224]	; (80006dc <enableClock+0x10c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a39      	ldr	r2, [pc, #228]	; (80006e4 <enableClock+0x114>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d10c      	bne.n	800061e <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000604:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <enableClock+0x110>)
 8000606:	695b      	ldr	r3, [r3, #20]
 8000608:	4a35      	ldr	r2, [pc, #212]	; (80006e0 <enableClock+0x110>)
 800060a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800060e:	6153      	str	r3, [r2, #20]
 8000610:	4b33      	ldr	r3, [pc, #204]	; (80006e0 <enableClock+0x110>)
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000618:	61bb      	str	r3, [r7, #24]
 800061a:	69bb      	ldr	r3, [r7, #24]
}
 800061c:	e058      	b.n	80006d0 <enableClock+0x100>
  else if(_port == GPIOB)
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <enableClock+0x10c>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a30      	ldr	r2, [pc, #192]	; (80006e4 <enableClock+0x114>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d10c      	bne.n	8000642 <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000628:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <enableClock+0x110>)
 800062a:	695b      	ldr	r3, [r3, #20]
 800062c:	4a2c      	ldr	r2, [pc, #176]	; (80006e0 <enableClock+0x110>)
 800062e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000632:	6153      	str	r3, [r2, #20]
 8000634:	4b2a      	ldr	r3, [pc, #168]	; (80006e0 <enableClock+0x110>)
 8000636:	695b      	ldr	r3, [r3, #20]
 8000638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800063c:	617b      	str	r3, [r7, #20]
 800063e:	697b      	ldr	r3, [r7, #20]
}
 8000640:	e046      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOC)
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <enableClock+0x10c>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a28      	ldr	r2, [pc, #160]	; (80006e8 <enableClock+0x118>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d10c      	bne.n	8000666 <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800064c:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <enableClock+0x110>)
 800064e:	695b      	ldr	r3, [r3, #20]
 8000650:	4a23      	ldr	r2, [pc, #140]	; (80006e0 <enableClock+0x110>)
 8000652:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000656:	6153      	str	r3, [r2, #20]
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <enableClock+0x110>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000660:	613b      	str	r3, [r7, #16]
 8000662:	693b      	ldr	r3, [r7, #16]
}
 8000664:	e034      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOD)
 8000666:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <enableClock+0x10c>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a20      	ldr	r2, [pc, #128]	; (80006ec <enableClock+0x11c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d10c      	bne.n	800068a <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <enableClock+0x110>)
 8000672:	695b      	ldr	r3, [r3, #20]
 8000674:	4a1a      	ldr	r2, [pc, #104]	; (80006e0 <enableClock+0x110>)
 8000676:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800067a:	6153      	str	r3, [r2, #20]
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <enableClock+0x110>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
}
 8000688:	e022      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOE)
 800068a:	4b14      	ldr	r3, [pc, #80]	; (80006dc <enableClock+0x10c>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <enableClock+0x120>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d10c      	bne.n	80006ae <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <enableClock+0x110>)
 8000696:	695b      	ldr	r3, [r3, #20]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <enableClock+0x110>)
 800069a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800069e:	6153      	str	r3, [r2, #20]
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <enableClock+0x110>)
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]
}
 80006ac:	e010      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOF)
 80006ae:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <enableClock+0x10c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a10      	ldr	r2, [pc, #64]	; (80006f4 <enableClock+0x124>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d10b      	bne.n	80006d0 <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80006b8:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <enableClock+0x110>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	4a08      	ldr	r2, [pc, #32]	; (80006e0 <enableClock+0x110>)
 80006be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006c2:	6153      	str	r3, [r2, #20]
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <enableClock+0x110>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
}
 80006d0:	bf00      	nop
 80006d2:	3724      	adds	r7, #36	; 0x24
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	200001b0 	.word	0x200001b0
 80006e0:	40021000 	.word	0x40021000
 80006e4:	48000400 	.word	0x48000400
 80006e8:	48000800 	.word	0x48000800
 80006ec:	48000c00 	.word	0x48000c00
 80006f0:	48001000 	.word	0x48001000
 80006f4:	48001400 	.word	0x48001400

080006f8 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
 8000704:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <setRowOffsets+0x3c>)
 800070c:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <setRowOffsets+0x3c>)
 8000714:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	b2da      	uxtb	r2, r3
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <setRowOffsets+0x3c>)
 800071c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4b04      	ldr	r3, [pc, #16]	; (8000734 <setRowOffsets+0x3c>)
 8000724:	70da      	strb	r2, [r3, #3]
}
 8000726:	bf00      	nop
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	200001b8 	.word	0x200001b8

08000738 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800073c:	2001      	movs	r0, #1
 800073e:	f000 f8a1 	bl	8000884 <command>
  HAL_Delay(2);  // this command takes a long time!
 8000742:	2002      	movs	r0, #2
 8000744:	f003 fd50 	bl	80041e8 <HAL_Delay>
}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}

0800074c <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  HAL_Delay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	460a      	mov	r2, r1
 8000756:	71fb      	strb	r3, [r7, #7]
 8000758:	4613      	mov	r3, r2
 800075a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 800075c:	2304      	movs	r3, #4
 800075e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000760:	79bb      	ldrb	r3, [r7, #6]
 8000762:	68fa      	ldr	r2, [r7, #12]
 8000764:	429a      	cmp	r2, r3
 8000766:	d803      	bhi.n	8000770 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	b2db      	uxtb	r3, r3
 800076c:	3b01      	subs	r3, #1
 800076e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000770:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <setCursor+0x5c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	79ba      	ldrb	r2, [r7, #6]
 8000776:	429a      	cmp	r2, r3
 8000778:	d303      	bcc.n	8000782 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <setCursor+0x5c>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	3b01      	subs	r3, #1
 8000780:	71bb      	strb	r3, [r7, #6]
  }
  
  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000782:	79bb      	ldrb	r3, [r7, #6]
 8000784:	4a09      	ldr	r2, [pc, #36]	; (80007ac <setCursor+0x60>)
 8000786:	5cd2      	ldrb	r2, [r2, r3]
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	4413      	add	r3, r2
 800078c:	b2db      	uxtb	r3, r3
 800078e:	b25b      	sxtb	r3, r3
 8000790:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000794:	b25b      	sxtb	r3, r3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	f000 f873 	bl	8000884 <command>
}
 800079e:	bf00      	nop
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	200001b7 	.word	0x200001b7
 80007ac:	200001b8 	.word	0x200001b8

080007b0 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80007b4:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <display+0x28>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <display+0x28>)
 80007c0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80007c2:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <display+0x28>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	f043 0308 	orr.w	r3, r3, #8
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 f859 	bl	8000884 <command>
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200001b5 	.word	0x200001b5

080007dc <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d101      	bne.n	80007ee <print+0x12>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e01d      	b.n	800082a <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f7ff fcec 	bl	80001d0 <strlen>
 80007f8:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]

  while (size--) {
 80007fe:	e00c      	b.n	800081a <print+0x3e>
    if (write(*buffer++)) n++;
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	1c5a      	adds	r2, r3, #1
 8000804:	617a      	str	r2, [r7, #20]
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	4618      	mov	r0, r3
 800080a:	f000 f849 	bl	80008a0 <write>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d008      	beq.n	8000826 <print+0x4a>
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3301      	adds	r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
  while (size--) {
 800081a:	693b      	ldr	r3, [r7, #16]
 800081c:	1e5a      	subs	r2, r3, #1
 800081e:	613a      	str	r2, [r7, #16]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d1ed      	bne.n	8000800 <print+0x24>
 8000824:	e000      	b.n	8000828 <print+0x4c>
    else break;
 8000826:	bf00      	nop
  }
  return n;
 8000828:	68fb      	ldr	r3, [r7, #12]
}
 800082a:	4618      	mov	r0, r3
 800082c:	3718      	adds	r7, #24
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <createChar>:

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 8000832:	b580      	push	{r7, lr}
 8000834:	b084      	sub	sp, #16
 8000836:	af00      	add	r7, sp, #0
 8000838:	4603      	mov	r3, r0
 800083a:	6039      	str	r1, [r7, #0]
 800083c:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	f003 0307 	and.w	r3, r3, #7
 8000844:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	00db      	lsls	r3, r3, #3
 800084a:	b25b      	sxtb	r3, r3
 800084c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000850:	b25b      	sxtb	r3, r3
 8000852:	b2db      	uxtb	r3, r3
 8000854:	4618      	mov	r0, r3
 8000856:	f000 f815 	bl	8000884 <command>
  for (int i=0; i<8; i++) {
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	e009      	b.n	8000874 <createChar+0x42>
    write(charmap[i]);
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	683a      	ldr	r2, [r7, #0]
 8000864:	4413      	add	r3, r2
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	4618      	mov	r0, r3
 800086a:	f000 f819 	bl	80008a0 <write>
  for (int i=0; i<8; i++) {
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2b07      	cmp	r3, #7
 8000878:	ddf2      	ble.n	8000860 <createChar+0x2e>
  }
}
 800087a:	bf00      	nop
 800087c:	bf00      	nop
 800087e:	3710      	adds	r7, #16
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f000 f814 	bl	80008c0 <send>
}
 8000898:	bf00      	nop
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <write>:

inline size_t write(uint8_t value) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2101      	movs	r1, #1
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 f806 	bl	80008c0 <send>
  return 1; // assume sucess
 80008b4:	2301      	movs	r3, #1
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	460a      	mov	r2, r1
 80008ca:	71fb      	strb	r3, [r7, #7]
 80008cc:	4613      	mov	r3, r2
 80008ce:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <send+0x6c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a16      	ldr	r2, [pc, #88]	; (8000930 <send+0x70>)
 80008d6:	8811      	ldrh	r1, [r2, #0]
 80008d8:	79ba      	ldrb	r2, [r7, #6]
 80008da:	4618      	mov	r0, r3
 80008dc:	f003 ffc2 	bl	8004864 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) { 
 80008e0:	4b14      	ldr	r3, [pc, #80]	; (8000934 <send+0x74>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	2bff      	cmp	r3, #255	; 0xff
 80008e6:	d007      	beq.n	80008f8 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80008e8:	4b10      	ldr	r3, [pc, #64]	; (800092c <send+0x6c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a11      	ldr	r2, [pc, #68]	; (8000934 <send+0x74>)
 80008ee:	8811      	ldrh	r1, [r2, #0]
 80008f0:	2200      	movs	r2, #0
 80008f2:	4618      	mov	r0, r3
 80008f4:	f003 ffb6 	bl	8004864 <HAL_GPIO_WritePin>
  }
  
  if (_displayfunction & LCD_8BITMODE) {
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <send+0x78>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	f003 0310 	and.w	r3, r3, #16
 8000900:	2b00      	cmp	r3, #0
 8000902:	d004      	beq.n	800090e <send+0x4e>
    write8bits(value); 
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f86c 	bl	80009e4 <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 800090c:	e009      	b.n	8000922 <send+0x62>
    write4bits(value>>4);
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	091b      	lsrs	r3, r3, #4
 8000912:	b2db      	uxtb	r3, r3
 8000914:	4618      	mov	r0, r3
 8000916:	f000 f83b 	bl	8000990 <write4bits>
    write4bits(value);
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4618      	mov	r0, r3
 800091e:	f000 f837 	bl	8000990 <write4bits>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200001b0 	.word	0x200001b0
 8000930:	2000019a 	.word	0x2000019a
 8000934:	2000019c 	.word	0x2000019c
 8000938:	200001b4 	.word	0x200001b4

0800093c <pulseEnable>:

void pulseEnable(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000940:	4b11      	ldr	r3, [pc, #68]	; (8000988 <pulseEnable+0x4c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a11      	ldr	r2, [pc, #68]	; (800098c <pulseEnable+0x50>)
 8000946:	8811      	ldrh	r1, [r2, #0]
 8000948:	2200      	movs	r2, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f003 ff8a 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_Delay(1);    
 8000950:	2001      	movs	r0, #1
 8000952:	f003 fc49 	bl	80041e8 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <pulseEnable+0x4c>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a0c      	ldr	r2, [pc, #48]	; (800098c <pulseEnable+0x50>)
 800095c:	8811      	ldrh	r1, [r2, #0]
 800095e:	2201      	movs	r2, #1
 8000960:	4618      	mov	r0, r3
 8000962:	f003 ff7f 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 8000966:	2001      	movs	r0, #1
 8000968:	f003 fc3e 	bl	80041e8 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <pulseEnable+0x4c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a06      	ldr	r2, [pc, #24]	; (800098c <pulseEnable+0x50>)
 8000972:	8811      	ldrh	r1, [r2, #0]
 8000974:	2200      	movs	r2, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f003 ff74 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 800097c:	2001      	movs	r0, #1
 800097e:	f003 fc33 	bl	80041e8 <HAL_Delay>
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200001b0 	.word	0x200001b0
 800098c:	2000019e 	.word	0x2000019e

08000990 <write4bits>:

void write4bits(uint8_t value) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	e013      	b.n	80009c8 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <write4bits+0x4c>)
 80009a2:	6818      	ldr	r0, [r3, #0]
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <write4bits+0x50>)
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80009ac:	79fa      	ldrb	r2, [r7, #7]
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	fa42 f303 	asr.w	r3, r2, r3
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	f003 ff51 	bl	8004864 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	3301      	adds	r3, #1
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	dde8      	ble.n	80009a0 <write4bits+0x10>
  }

  pulseEnable();
 80009ce:	f7ff ffb5 	bl	800093c <pulseEnable>
}
 80009d2:	bf00      	nop
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200001b0 	.word	0x200001b0
 80009e0:	200001a0 	.word	0x200001a0

080009e4 <write8bits>:

void write8bits(uint8_t value) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	e013      	b.n	8000a1c <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80009f4:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <write8bits+0x4c>)
 80009f6:	6818      	ldr	r0, [r3, #0]
 80009f8:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <write8bits+0x50>)
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000a00:	79fa      	ldrb	r2, [r7, #7]
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	fa42 f303 	asr.w	r3, r2, r3
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	461a      	mov	r2, r3
 8000a12:	f003 ff27 	bl	8004864 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	2b07      	cmp	r3, #7
 8000a20:	dde8      	ble.n	80009f4 <write8bits+0x10>
  }
  
  pulseEnable();
 8000a22:	f7ff ff8b 	bl	800093c <pulseEnable>
}
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	200001b0 	.word	0x200001b0
 8000a34:	200001a0 	.word	0x200001a0

08000a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3c:	f003 fb6e 	bl	800411c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a40:	f000 f842 	bl	8000ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a44:	f000 fae6 	bl	8001014 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a48:	f000 f8a6 	bl	8000b98 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000a4c:	f000 f93e 	bl	8000ccc <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000a50:	f000 fabe 	bl	8000fd0 <MX_USB_PCD_Init>
  MX_RTC_Init();
 8000a54:	f000 f8e0 	bl	8000c18 <MX_RTC_Init>
  MX_TIM4_Init();
 8000a58:	f000 fa3c 	bl	8000ed4 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000a5c:	f000 f974 	bl	8000d48 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000a60:	f000 f9c0 	bl	8000de4 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000a64:	f000 fa84 	bl	8000f70 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8000a68:	4813      	ldr	r0, [pc, #76]	; (8000ab8 <main+0x80>)
 8000a6a:	f006 f96f 	bl	8006d4c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000a6e:	4813      	ldr	r0, [pc, #76]	; (8000abc <main+0x84>)
 8000a70:	f006 f96c 	bl	8006d4c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000a74:	4812      	ldr	r0, [pc, #72]	; (8000ac0 <main+0x88>)
 8000a76:	f006 f969 	bl	8006d4c <HAL_TIM_Base_Start_IT>


  programInit();
 8000a7a:	f000 ff37 	bl	80018ec <programInit>
  PWM_Start();
 8000a7e:	f003 f891 	bl	8003ba4 <PWM_Start>


  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8000a82:	2201      	movs	r2, #1
 8000a84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a88:	480e      	ldr	r0, [pc, #56]	; (8000ac4 <main+0x8c>)
 8000a8a:	f003 feeb 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a94:	480b      	ldr	r0, [pc, #44]	; (8000ac4 <main+0x8c>)
 8000a96:	f003 fee5 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aa0:	4808      	ldr	r0, [pc, #32]	; (8000ac4 <main+0x8c>)
 8000aa2:	f003 fedf 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aac:	4805      	ldr	r0, [pc, #20]	; (8000ac4 <main+0x8c>)
 8000aae:	f003 fed9 	bl	8004864 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  programLoop();
 8000ab2:	f001 fb73 	bl	800219c <programLoop>
  {
 8000ab6:	e7fc      	b.n	8000ab2 <main+0x7a>
 8000ab8:	2000032c 	.word	0x2000032c
 8000abc:	20000294 	.word	0x20000294
 8000ac0:	200002e0 	.word	0x200002e0
 8000ac4:	48000c00 	.word	0x48000c00

08000ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b09e      	sub	sp, #120	; 0x78
 8000acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ace:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ad2:	2228      	movs	r2, #40	; 0x28
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f008 fe06 	bl	80096e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000adc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aec:	463b      	mov	r3, r7
 8000aee:	223c      	movs	r2, #60	; 0x3c
 8000af0:	2100      	movs	r1, #0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f008 fdf8 	bl	80096e8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000af8:	230b      	movs	r3, #11
 8000afa:	653b      	str	r3, [r7, #80]	; 0x50
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000afc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000b00:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b02:	2300      	movs	r3, #0
 8000b04:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b06:	2301      	movs	r3, #1
 8000b08:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b0a:	2310      	movs	r3, #16
 8000b0c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b12:	2302      	movs	r3, #2
 8000b14:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b1a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b1c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000b20:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b22:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000b26:	4618      	mov	r0, r3
 8000b28:	f004 f8de 	bl	8004ce8 <HAL_RCC_OscConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b32:	f000 fb7f 	bl	8001234 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b36:	230f      	movs	r3, #15
 8000b38:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b4c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000b50:	2102      	movs	r1, #2
 8000b52:	4618      	mov	r0, r3
 8000b54:	f005 f906 	bl	8005d64 <HAL_RCC_ClockConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b5e:	f000 fb69 	bl	8001234 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART3
 8000b62:	4b0c      	ldr	r3, [pc, #48]	; (8000b94 <SystemClock_Config+0xcc>)
 8000b64:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000b66:	2300      	movs	r3, #0
 8000b68:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b72:	607b      	str	r3, [r7, #4]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000b74:	2300      	movs	r3, #0
 8000b76:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b78:	463b      	mov	r3, r7
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f005 fb28 	bl	80061d0 <HAL_RCCEx_PeriphCLKConfig>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b86:	f000 fb55 	bl	8001234 <Error_Handler>
  }
}
 8000b8a:	bf00      	nop
 8000b8c:	3778      	adds	r7, #120	; 0x78
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	00030024 	.word	0x00030024

08000b98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b9c:	4b1b      	ldr	r3, [pc, #108]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000b9e:	4a1c      	ldr	r2, [pc, #112]	; (8000c10 <MX_I2C1_Init+0x78>)
 8000ba0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000ba2:	4b1a      	ldr	r3, [pc, #104]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000ba4:	4a1b      	ldr	r2, [pc, #108]	; (8000c14 <MX_I2C1_Init+0x7c>)
 8000ba6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ba8:	4b18      	ldr	r3, [pc, #96]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bae:	4b17      	ldr	r3, [pc, #92]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb4:	4b15      	ldr	r3, [pc, #84]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000bba:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bc0:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bc6:	4b11      	ldr	r3, [pc, #68]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bd2:	480e      	ldr	r0, [pc, #56]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bd4:	f003 fe90 	bl	80048f8 <HAL_I2C_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000bde:	f000 fb29 	bl	8001234 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000be2:	2100      	movs	r1, #0
 8000be4:	4809      	ldr	r0, [pc, #36]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000be6:	f003 ff16 	bl	8004a16 <HAL_I2CEx_ConfigAnalogFilter>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bf0:	f000 fb20 	bl	8001234 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4805      	ldr	r0, [pc, #20]	; (8000c0c <MX_I2C1_Init+0x74>)
 8000bf8:	f003 ff58 	bl	8004aac <HAL_I2CEx_ConfigDigitalFilter>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c02:	f000 fb17 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	200001bc 	.word	0x200001bc
 8000c10:	40005400 	.word	0x40005400
 8000c14:	2000090e 	.word	0x2000090e

08000c18 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c30:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c32:	4a25      	ldr	r2, [pc, #148]	; (8000cc8 <MX_RTC_Init+0xb0>)
 8000c34:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c36:	4b23      	ldr	r3, [pc, #140]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 39;
 8000c3c:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c3e:	2227      	movs	r2, #39	; 0x27
 8000c40:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 999;
 8000c42:	4b20      	ldr	r3, [pc, #128]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c48:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c4a:	4b1e      	ldr	r3, [pc, #120]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c50:	4b1c      	ldr	r3, [pc, #112]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c56:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c5c:	4819      	ldr	r0, [pc, #100]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c5e:	f005 fc67 	bl	8006530 <HAL_RTC_Init>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000c68:	f000 fae4 	bl	8001234 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	2201      	movs	r2, #1
 8000c84:	4619      	mov	r1, r3
 8000c86:	480f      	ldr	r0, [pc, #60]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000c88:	f005 fcd5 	bl	8006636 <HAL_RTC_SetTime>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8000c92:	f000 facf 	bl	8001234 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c96:	2301      	movs	r3, #1
 8000c98:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ca6:	463b      	mov	r3, r7
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4619      	mov	r1, r3
 8000cac:	4805      	ldr	r0, [pc, #20]	; (8000cc4 <MX_RTC_Init+0xac>)
 8000cae:	f005 fdba 	bl	8006826 <HAL_RTC_SetDate>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8000cb8:	f000 fabc 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000cbc:	bf00      	nop
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000210 	.word	0x20000210
 8000cc8:	40002800 	.word	0x40002800

08000ccc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000cd0:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000cd2:	4a1c      	ldr	r2, [pc, #112]	; (8000d44 <MX_SPI1_Init+0x78>)
 8000cd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cd6:	4b1a      	ldr	r3, [pc, #104]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000cd8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000cdc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000ce6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000cea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cec:	4b14      	ldr	r3, [pc, #80]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cf2:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000cfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cfe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d02:	2208      	movs	r2, #8
 8000d04:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d06:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d18:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d1a:	2207      	movs	r2, #7
 8000d1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d1e:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d24:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d26:	2208      	movs	r2, #8
 8000d28:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d2a:	4805      	ldr	r0, [pc, #20]	; (8000d40 <MX_SPI1_Init+0x74>)
 8000d2c:	f005 ff0c 	bl	8006b48 <HAL_SPI_Init>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d36:	f000 fa7d 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000230 	.word	0x20000230
 8000d44:	40013000 	.word	0x40013000

08000d48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b088      	sub	sp, #32
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d4e:	f107 0310 	add.w	r3, r7, #16
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d66:	4b1e      	ldr	r3, [pc, #120]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 18000;
 8000d6e:	4b1c      	ldr	r3, [pc, #112]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d70:	f244 6250 	movw	r2, #18000	; 0x4650
 8000d74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d76:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000d7c:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d84:	4b16      	ldr	r3, [pc, #88]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8a:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d90:	4813      	ldr	r0, [pc, #76]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000d92:	f005 ff84 	bl	8006c9e <HAL_TIM_Base_Init>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000d9c:	f000 fa4a 	bl	8001234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000da0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000da6:	f107 0310 	add.w	r3, r7, #16
 8000daa:	4619      	mov	r1, r3
 8000dac:	480c      	ldr	r0, [pc, #48]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000dae:	f006 fbcd 	bl	800754c <HAL_TIM_ConfigClockSource>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000db8:	f000 fa3c 	bl	8001234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dc4:	1d3b      	adds	r3, r7, #4
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4805      	ldr	r0, [pc, #20]	; (8000de0 <MX_TIM2_Init+0x98>)
 8000dca:	f007 f8d7 	bl	8007f7c <HAL_TIMEx_MasterConfigSynchronization>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000dd4:	f000 fa2e 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dd8:	bf00      	nop
 8000dda:	3720      	adds	r7, #32
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000294 	.word	0x20000294

08000de4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08e      	sub	sp, #56	; 0x38
 8000de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df8:	f107 031c 	add.w	r3, r7, #28
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e04:	463b      	mov	r3, r7
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]
 8000e10:	611a      	str	r2, [r3, #16]
 8000e12:	615a      	str	r2, [r3, #20]
 8000e14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e16:	4b2d      	ldr	r3, [pc, #180]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e18:	4a2d      	ldr	r2, [pc, #180]	; (8000ed0 <MX_TIM3_Init+0xec>)
 8000e1a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000e1c:	4b2b      	ldr	r3, [pc, #172]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e22:	4b2a      	ldr	r3, [pc, #168]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000e28:	4b28      	ldr	r3, [pc, #160]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e2e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e30:	4b26      	ldr	r3, [pc, #152]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e36:	4b25      	ldr	r3, [pc, #148]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e3c:	4823      	ldr	r0, [pc, #140]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e3e:	f005 ff2e 	bl	8006c9e <HAL_TIM_Base_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000e48:	f000 f9f4 	bl	8001234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e50:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e56:	4619      	mov	r1, r3
 8000e58:	481c      	ldr	r0, [pc, #112]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e5a:	f006 fb77 	bl	800754c <HAL_TIM_ConfigClockSource>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000e64:	f000 f9e6 	bl	8001234 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e68:	4818      	ldr	r0, [pc, #96]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e6a:	f005 ffd9 	bl	8006e20 <HAL_TIM_PWM_Init>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000e74:	f000 f9de 	bl	8001234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e80:	f107 031c 	add.w	r3, r7, #28
 8000e84:	4619      	mov	r1, r3
 8000e86:	4811      	ldr	r0, [pc, #68]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000e88:	f007 f878 	bl	8007f7c <HAL_TIMEx_MasterConfigSynchronization>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000e92:	f000 f9cf 	bl	8001234 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e96:	2360      	movs	r3, #96	; 0x60
 8000e98:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4807      	ldr	r0, [pc, #28]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000eae:	f006 fa39 	bl	8007324 <HAL_TIM_PWM_ConfigChannel>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000eb8:	f000 f9bc 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ebc:	4803      	ldr	r0, [pc, #12]	; (8000ecc <MX_TIM3_Init+0xe8>)
 8000ebe:	f002 fda9 	bl	8003a14 <HAL_TIM_MspPostInit>

}
 8000ec2:	bf00      	nop
 8000ec4:	3738      	adds	r7, #56	; 0x38
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200002e0 	.word	0x200002e0
 8000ed0:	40000400 	.word	0x40000400

08000ed4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b088      	sub	sp, #32
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eda:	f107 0310 	add.w	r3, r7, #16
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ef2:	4b1d      	ldr	r3, [pc, #116]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000ef4:	4a1d      	ldr	r2, [pc, #116]	; (8000f6c <MX_TIM4_Init+0x98>)
 8000ef6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48-1;
 8000ef8:	4b1b      	ldr	r3, [pc, #108]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000efa:	222f      	movs	r2, #47	; 0x2f
 8000efc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efe:	4b1a      	ldr	r3, [pc, #104]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10-1;
 8000f04:	4b18      	ldr	r3, [pc, #96]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000f06:	2209      	movs	r2, #9
 8000f08:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f0a:	4b17      	ldr	r3, [pc, #92]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f10:	4b15      	ldr	r3, [pc, #84]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f16:	4814      	ldr	r0, [pc, #80]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000f18:	f005 fec1 	bl	8006c9e <HAL_TIM_Base_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000f22:	f000 f987 	bl	8001234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f2c:	f107 0310 	add.w	r3, r7, #16
 8000f30:	4619      	mov	r1, r3
 8000f32:	480d      	ldr	r0, [pc, #52]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000f34:	f006 fb0a 	bl	800754c <HAL_TIM_ConfigClockSource>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000f3e:	f000 f979 	bl	8001234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4806      	ldr	r0, [pc, #24]	; (8000f68 <MX_TIM4_Init+0x94>)
 8000f50:	f007 f814 	bl	8007f7c <HAL_TIMEx_MasterConfigSynchronization>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000f5a:	f000 f96b 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000f5e:	bf00      	nop
 8000f60:	3720      	adds	r7, #32
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	2000032c 	.word	0x2000032c
 8000f6c:	40000800 	.word	0x40000800

08000f70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f74:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000f76:	4a15      	ldr	r2, [pc, #84]	; (8000fcc <MX_USART3_UART_Init+0x5c>)
 8000f78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8000f7a:	4b13      	ldr	r3, [pc, #76]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000f7c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000f80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f82:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f88:	4b0f      	ldr	r3, [pc, #60]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f94:	4b0c      	ldr	r3, [pc, #48]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000f96:	220c      	movs	r2, #12
 8000f98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f9a:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fa0:	4b09      	ldr	r3, [pc, #36]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fa6:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fac:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000fb2:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <MX_USART3_UART_Init+0x58>)
 8000fb4:	f007 f880 	bl	80080b8 <HAL_UART_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000fbe:	f000 f939 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000378 	.word	0x20000378
 8000fcc:	40004800 	.word	0x40004800

08000fd0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000fd4:	4b0d      	ldr	r3, [pc, #52]	; (800100c <MX_USB_PCD_Init+0x3c>)
 8000fd6:	4a0e      	ldr	r2, [pc, #56]	; (8001010 <MX_USB_PCD_Init+0x40>)
 8000fd8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000fda:	4b0c      	ldr	r3, [pc, #48]	; (800100c <MX_USB_PCD_Init+0x3c>)
 8000fdc:	2208      	movs	r2, #8
 8000fde:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000fe0:	4b0a      	ldr	r3, [pc, #40]	; (800100c <MX_USB_PCD_Init+0x3c>)
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <MX_USB_PCD_Init+0x3c>)
 8000fe8:	2202      	movs	r2, #2
 8000fea:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000fec:	4b07      	ldr	r3, [pc, #28]	; (800100c <MX_USB_PCD_Init+0x3c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000ff2:	4b06      	ldr	r3, [pc, #24]	; (800100c <MX_USB_PCD_Init+0x3c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000ff8:	4804      	ldr	r0, [pc, #16]	; (800100c <MX_USB_PCD_Init+0x3c>)
 8000ffa:	f003 fda3 	bl	8004b44 <HAL_PCD_Init>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001004:	f000 f916 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000400 	.word	0x20000400
 8001010:	40005c00 	.word	0x40005c00

08001014 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08c      	sub	sp, #48	; 0x30
 8001018:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
 8001028:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800102a:	4b7d      	ldr	r3, [pc, #500]	; (8001220 <MX_GPIO_Init+0x20c>)
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	4a7c      	ldr	r2, [pc, #496]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001030:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001034:	6153      	str	r3, [r2, #20]
 8001036:	4b7a      	ldr	r3, [pc, #488]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001038:	695b      	ldr	r3, [r3, #20]
 800103a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800103e:	61bb      	str	r3, [r7, #24]
 8001040:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001042:	4b77      	ldr	r3, [pc, #476]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001044:	695b      	ldr	r3, [r3, #20]
 8001046:	4a76      	ldr	r2, [pc, #472]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001048:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800104c:	6153      	str	r3, [r2, #20]
 800104e:	4b74      	ldr	r3, [pc, #464]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001056:	617b      	str	r3, [r7, #20]
 8001058:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800105a:	4b71      	ldr	r3, [pc, #452]	; (8001220 <MX_GPIO_Init+0x20c>)
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	4a70      	ldr	r2, [pc, #448]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001060:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001064:	6153      	str	r3, [r2, #20]
 8001066:	4b6e      	ldr	r3, [pc, #440]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800106e:	613b      	str	r3, [r7, #16]
 8001070:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001072:	4b6b      	ldr	r3, [pc, #428]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	4a6a      	ldr	r2, [pc, #424]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107c:	6153      	str	r3, [r2, #20]
 800107e:	4b68      	ldr	r3, [pc, #416]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	4b65      	ldr	r3, [pc, #404]	; (8001220 <MX_GPIO_Init+0x20c>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	4a64      	ldr	r2, [pc, #400]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001094:	6153      	str	r3, [r2, #20]
 8001096:	4b62      	ldr	r3, [pc, #392]	; (8001220 <MX_GPIO_Init+0x20c>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010a2:	4b5f      	ldr	r3, [pc, #380]	; (8001220 <MX_GPIO_Init+0x20c>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	4a5e      	ldr	r2, [pc, #376]	; (8001220 <MX_GPIO_Init+0x20c>)
 80010a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80010ac:	6153      	str	r3, [r2, #20]
 80010ae:	4b5c      	ldr	r3, [pc, #368]	; (8001220 <MX_GPIO_Init+0x20c>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80010ba:	2200      	movs	r2, #0
 80010bc:	f64f 7108 	movw	r1, #65288	; 0xff08
 80010c0:	4858      	ldr	r0, [pc, #352]	; (8001224 <MX_GPIO_Init+0x210>)
 80010c2:	f003 fbcf 	bl	8004864 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2110      	movs	r1, #16
 80010ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ce:	f003 fbc9 	bl	8004864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2150      	movs	r1, #80	; 0x50
 80010d6:	4854      	ldr	r0, [pc, #336]	; (8001228 <MX_GPIO_Init+0x214>)
 80010d8:	f003 fbc4 	bl	8004864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_13, GPIO_PIN_RESET);
 80010dc:	2200      	movs	r2, #0
 80010de:	f242 0105 	movw	r1, #8197	; 0x2005
 80010e2:	4852      	ldr	r0, [pc, #328]	; (800122c <MX_GPIO_Init+0x218>)
 80010e4:	f003 fbbe 	bl	8004864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 80010e8:	2200      	movs	r2, #0
 80010ea:	f44f 413e 	mov.w	r1, #48640	; 0xbe00
 80010ee:	4850      	ldr	r0, [pc, #320]	; (8001230 <MX_GPIO_Init+0x21c>)
 80010f0:	f003 fbb8 	bl	8004864 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80010f4:	f64f 7308 	movw	r3, #65288	; 0xff08
 80010f8:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	2300      	movs	r3, #0
 8001104:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001106:	f107 031c 	add.w	r3, r7, #28
 800110a:	4619      	mov	r1, r3
 800110c:	4845      	ldr	r0, [pc, #276]	; (8001224 <MX_GPIO_Init+0x210>)
 800110e:	f003 fa17 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT4_Pin */
  GPIO_InitStruct.Pin = MEMS_INT4_Pin;
 8001112:	2320      	movs	r3, #32
 8001114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001116:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800111a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT4_GPIO_Port, &GPIO_InitStruct);
 8001120:	f107 031c 	add.w	r3, r7, #28
 8001124:	4619      	mov	r1, r3
 8001126:	483f      	ldr	r0, [pc, #252]	; (8001224 <MX_GPIO_Init+0x210>)
 8001128:	f003 fa0a 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800112c:	2301      	movs	r3, #1
 800112e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001130:	2300      	movs	r3, #0
 8001132:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001138:	f107 031c 	add.w	r3, r7, #28
 800113c:	4619      	mov	r1, r3
 800113e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001142:	f003 f9fd 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001146:	2310      	movs	r3, #16
 8001148:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001156:	f107 031c 	add.w	r3, r7, #28
 800115a:	4619      	mov	r1, r3
 800115c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001160:	f003 f9ee 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001164:	2350      	movs	r3, #80	; 0x50
 8001166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001168:	2301      	movs	r3, #1
 800116a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	2300      	movs	r3, #0
 8001172:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4619      	mov	r1, r3
 800117a:	482b      	ldr	r0, [pc, #172]	; (8001228 <MX_GPIO_Init+0x214>)
 800117c:	f003 f9e0 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_13;
 8001180:	f242 0305 	movw	r3, #8197	; 0x2005
 8001184:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001186:	2301      	movs	r3, #1
 8001188:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	4619      	mov	r1, r3
 8001198:	4824      	ldr	r0, [pc, #144]	; (800122c <MX_GPIO_Init+0x218>)
 800119a:	f003 f9d1 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD10 PD11 PD12
                           PD13 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 800119e:	f44f 433e 	mov.w	r3, #48640	; 0xbe00
 80011a2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ac:	2300      	movs	r3, #0
 80011ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011b0:	f107 031c 	add.w	r3, r7, #28
 80011b4:	4619      	mov	r1, r3
 80011b6:	481e      	ldr	r0, [pc, #120]	; (8001230 <MX_GPIO_Init+0x21c>)
 80011b8:	f003 f9c2 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80011bc:	230f      	movs	r3, #15
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011c0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011c6:	2302      	movs	r3, #2
 80011c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ca:	f107 031c 	add.w	r3, r7, #28
 80011ce:	4619      	mov	r1, r3
 80011d0:	4817      	ldr	r0, [pc, #92]	; (8001230 <MX_GPIO_Init+0x21c>)
 80011d2:	f003 f9b5 	bl	8004540 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 1);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2100      	movs	r1, #0
 80011da:	2006      	movs	r0, #6
 80011dc:	f003 f903 	bl	80043e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80011e0:	2006      	movs	r0, #6
 80011e2:	f003 f91c 	bl	800441e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 1);
 80011e6:	2201      	movs	r2, #1
 80011e8:	2100      	movs	r1, #0
 80011ea:	2007      	movs	r0, #7
 80011ec:	f003 f8fb 	bl	80043e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80011f0:	2007      	movs	r0, #7
 80011f2:	f003 f914 	bl	800441e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 1);
 80011f6:	2201      	movs	r2, #1
 80011f8:	2100      	movs	r1, #0
 80011fa:	2008      	movs	r0, #8
 80011fc:	f003 f8f3 	bl	80043e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 8001200:	2008      	movs	r0, #8
 8001202:	f003 f90c 	bl	800441e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 1);
 8001206:	2201      	movs	r2, #1
 8001208:	2100      	movs	r1, #0
 800120a:	2009      	movs	r0, #9
 800120c:	f003 f8eb 	bl	80043e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001210:	2009      	movs	r0, #9
 8001212:	f003 f904 	bl	800441e <HAL_NVIC_EnableIRQ>

}
 8001216:	bf00      	nop
 8001218:	3730      	adds	r7, #48	; 0x30
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000
 8001224:	48001000 	.word	0x48001000
 8001228:	48000800 	.word	0x48000800
 800122c:	48000400 	.word	0x48000400
 8001230:	48000c00 	.word	0x48000c00

08001234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800123c:	e7fe      	b.n	800123c <Error_Handler+0x8>
	...

08001240 <set_start_time>:
extern RTC_HandleTypeDef hrtc;

RTC_TimeTypeDef mytime ;
RTC_DateTypeDef mydate ;

void set_start_time(int hour, int minute, int second){
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	; 0x28
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]

	RTC_TimeTypeDef start_t ;

	start_t.Hours = 20;
 800124c:	2314      	movs	r3, #20
 800124e:	753b      	strb	r3, [r7, #20]
	start_t.Minutes = 20;
 8001250:	2314      	movs	r3, #20
 8001252:	757b      	strb	r3, [r7, #21]
	start_t.Seconds = 20;
 8001254:	2314      	movs	r3, #20
 8001256:	75bb      	strb	r3, [r7, #22]

    HAL_RTC_SetTime(&hrtc, &start_t, RTC_FORMAT_BIN);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	4619      	mov	r1, r3
 8001260:	4803      	ldr	r0, [pc, #12]	; (8001270 <set_start_time+0x30>)
 8001262:	f005 f9e8 	bl	8006636 <HAL_RTC_SetTime>
}
 8001266:	bf00      	nop
 8001268:	3728      	adds	r7, #40	; 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000210 	.word	0x20000210

08001274 <set_start_day>:

void set_start_day(int year, int month, int day){
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]

	RTC_DateTypeDef start_t ;

	start_t.Year = 2024;
 8001280:	23e8      	movs	r3, #232	; 0xe8
 8001282:	75fb      	strb	r3, [r7, #23]
	start_t.Month = 3;
 8001284:	2303      	movs	r3, #3
 8001286:	757b      	strb	r3, [r7, #21]
	start_t.Date = 20;
 8001288:	2314      	movs	r3, #20
 800128a:	75bb      	strb	r3, [r7, #22]

    HAL_RTC_SetDate(&hrtc, &start_t, RTC_FORMAT_BIN);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2200      	movs	r2, #0
 8001292:	4619      	mov	r1, r3
 8001294:	4803      	ldr	r0, [pc, #12]	; (80012a4 <set_start_day+0x30>)
 8001296:	f005 fac6 	bl	8006826 <HAL_RTC_SetDate>
}
 800129a:	bf00      	nop
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000210 	.word	0x20000210

080012a8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	80fb      	strh	r3, [r7, #6]
  if (last_gpio_exti + 70 > HAL_GetTick()) // Simple button debouncing
 80012b2:	4bb3      	ldr	r3, [pc, #716]	; (8001580 <HAL_GPIO_EXTI_Callback+0x2d8>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f103 0446 	add.w	r4, r3, #70	; 0x46
 80012ba:	f002 ff89 	bl	80041d0 <HAL_GetTick>
 80012be:	4603      	mov	r3, r0
 80012c0:	429c      	cmp	r4, r3
 80012c2:	f200 81b8 	bhi.w	8001636 <HAL_GPIO_EXTI_Callback+0x38e>
  {
    return;
  }
  last_gpio_exti = HAL_GetTick();
 80012c6:	f002 ff83 	bl	80041d0 <HAL_GetTick>
 80012ca:	4603      	mov	r3, r0
 80012cc:	4aac      	ldr	r2, [pc, #688]	; (8001580 <HAL_GPIO_EXTI_Callback+0x2d8>)
 80012ce:	6013      	str	r3, [r2, #0]

  int8_t row_number = -1;
 80012d0:	23ff      	movs	r3, #255	; 0xff
 80012d2:	73fb      	strb	r3, [r7, #15]
  int8_t column_number = -1;
 80012d4:	23ff      	movs	r3, #255	; 0xff
 80012d6:	73bb      	strb	r3, [r7, #14]
  {
    // blue_button_pressed = 1;
    // return;
  }

  for (uint8_t row = 0; row < 4; row++) // Loop through Rows
 80012d8:	2300      	movs	r3, #0
 80012da:	737b      	strb	r3, [r7, #13]
 80012dc:	e00b      	b.n	80012f6 <HAL_GPIO_EXTI_Callback+0x4e>
  {
    if (GPIO_Pin == Row_pins[row])
 80012de:	7b7b      	ldrb	r3, [r7, #13]
 80012e0:	4aa8      	ldr	r2, [pc, #672]	; (8001584 <HAL_GPIO_EXTI_Callback+0x2dc>)
 80012e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012e6:	88fa      	ldrh	r2, [r7, #6]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d101      	bne.n	80012f0 <HAL_GPIO_EXTI_Callback+0x48>
    {
      row_number = row;
 80012ec:	7b7b      	ldrb	r3, [r7, #13]
 80012ee:	73fb      	strb	r3, [r7, #15]
  for (uint8_t row = 0; row < 4; row++) // Loop through Rows
 80012f0:	7b7b      	ldrb	r3, [r7, #13]
 80012f2:	3301      	adds	r3, #1
 80012f4:	737b      	strb	r3, [r7, #13]
 80012f6:	7b7b      	ldrb	r3, [r7, #13]
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d9f0      	bls.n	80012de <HAL_GPIO_EXTI_Callback+0x36>
    }
  }

  HAL_GPIO_WritePin(Column_ports[0], Column_pins[0], 0);
 80012fc:	4ba2      	ldr	r3, [pc, #648]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80012fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001302:	2200      	movs	r2, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f003 faad 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[1], Column_pins[1], 0);
 800130a:	4b9f      	ldr	r3, [pc, #636]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800130c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001310:	2200      	movs	r2, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f003 faa6 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[2], Column_pins[2], 0);
 8001318:	4b9b      	ldr	r3, [pc, #620]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800131a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800131e:	2200      	movs	r2, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f003 fa9f 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[3], Column_pins[3], 0);
 8001326:	4b98      	ldr	r3, [pc, #608]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800132c:	2200      	movs	r2, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f003 fa98 	bl	8004864 <HAL_GPIO_WritePin>

  for (uint8_t col = 0; col < 4; col++) // Loop through Columns
 8001334:	2300      	movs	r3, #0
 8001336:	733b      	strb	r3, [r7, #12]
 8001338:	e02d      	b.n	8001396 <HAL_GPIO_EXTI_Callback+0xee>
  {
    HAL_GPIO_WritePin(Column_ports[col], Column_pins[col], 1);
 800133a:	7b3b      	ldrb	r3, [r7, #12]
 800133c:	4a93      	ldr	r2, [pc, #588]	; (800158c <HAL_GPIO_EXTI_Callback+0x2e4>)
 800133e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001342:	7b3b      	ldrb	r3, [r7, #12]
 8001344:	4a92      	ldr	r2, [pc, #584]	; (8001590 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8001346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800134a:	2201      	movs	r2, #1
 800134c:	4619      	mov	r1, r3
 800134e:	f003 fa89 	bl	8004864 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(Row_ports[row_number], Row_pins[row_number]))
 8001352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001356:	4a8f      	ldr	r2, [pc, #572]	; (8001594 <HAL_GPIO_EXTI_Callback+0x2ec>)
 8001358:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800135c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001360:	4988      	ldr	r1, [pc, #544]	; (8001584 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001362:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001366:	4619      	mov	r1, r3
 8001368:	4610      	mov	r0, r2
 800136a:	f003 fa63 	bl	8004834 <HAL_GPIO_ReadPin>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <HAL_GPIO_EXTI_Callback+0xd0>
    {
      column_number = col;
 8001374:	7b3b      	ldrb	r3, [r7, #12]
 8001376:	73bb      	strb	r3, [r7, #14]
    }
    HAL_GPIO_WritePin(Column_ports[col], Column_pins[col], 0);
 8001378:	7b3b      	ldrb	r3, [r7, #12]
 800137a:	4a84      	ldr	r2, [pc, #528]	; (800158c <HAL_GPIO_EXTI_Callback+0x2e4>)
 800137c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001380:	7b3b      	ldrb	r3, [r7, #12]
 8001382:	4a83      	ldr	r2, [pc, #524]	; (8001590 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8001384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001388:	2200      	movs	r2, #0
 800138a:	4619      	mov	r1, r3
 800138c:	f003 fa6a 	bl	8004864 <HAL_GPIO_WritePin>
  for (uint8_t col = 0; col < 4; col++) // Loop through Columns
 8001390:	7b3b      	ldrb	r3, [r7, #12]
 8001392:	3301      	adds	r3, #1
 8001394:	733b      	strb	r3, [r7, #12]
 8001396:	7b3b      	ldrb	r3, [r7, #12]
 8001398:	2b03      	cmp	r3, #3
 800139a:	d9ce      	bls.n	800133a <HAL_GPIO_EXTI_Callback+0x92>
  }

  HAL_GPIO_WritePin(Column_ports[0], Column_pins[0], 1);
 800139c:	4b7a      	ldr	r3, [pc, #488]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800139e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a2:	2201      	movs	r2, #1
 80013a4:	4618      	mov	r0, r3
 80013a6:	f003 fa5d 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[1], Column_pins[1], 1);
 80013aa:	4b77      	ldr	r3, [pc, #476]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80013ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b0:	2201      	movs	r2, #1
 80013b2:	4618      	mov	r0, r3
 80013b4:	f003 fa56 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[2], Column_pins[2], 1);
 80013b8:	4b73      	ldr	r3, [pc, #460]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80013ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013be:	2201      	movs	r2, #1
 80013c0:	4618      	mov	r0, r3
 80013c2:	f003 fa4f 	bl	8004864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[3], Column_pins[3], 1);
 80013c6:	4b70      	ldr	r3, [pc, #448]	; (8001588 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80013c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013cc:	2201      	movs	r2, #1
 80013ce:	4618      	mov	r0, r3
 80013d0:	f003 fa48 	bl	8004864 <HAL_GPIO_WritePin>

  if (row_number == -1 || column_number == -1)
 80013d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013dc:	f000 812d 	beq.w	800163a <HAL_GPIO_EXTI_Callback+0x392>
 80013e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80013e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e8:	f000 8127 	beq.w	800163a <HAL_GPIO_EXTI_Callback+0x392>
  // +----+----+----+----+
  // | 9  | 10 | 11 | 12 |  R2
  // +----+----+----+----+
  // | 13 | 14 | 15 | 16 |  R3
  // +----+----+----+----+
  const uint8_t button_number = row_number * 4 + column_number + 1;
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	7bbb      	ldrb	r3, [r7, #14]
 80013f4:	4413      	add	r3, r2
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	3301      	adds	r3, #1
 80013fa:	72fb      	strb	r3, [r7, #11]
  switch (button_number){
 80013fc:	7afb      	ldrb	r3, [r7, #11]
 80013fe:	3b01      	subs	r3, #1
 8001400:	2b0f      	cmp	r3, #15
 8001402:	f200 811c 	bhi.w	800163e <HAL_GPIO_EXTI_Callback+0x396>
 8001406:	a201      	add	r2, pc, #4	; (adr r2, 800140c <HAL_GPIO_EXTI_Callback+0x164>)
 8001408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140c:	0800144d 	.word	0x0800144d
 8001410:	08001461 	.word	0x08001461
 8001414:	08001475 	.word	0x08001475
 8001418:	08001483 	.word	0x08001483
 800141c:	08001491 	.word	0x08001491
 8001420:	080014a5 	.word	0x080014a5
 8001424:	080014b3 	.word	0x080014b3
 8001428:	080014c1 	.word	0x080014c1
 800142c:	080014cf 	.word	0x080014cf
 8001430:	080014fb 	.word	0x080014fb
 8001434:	08001527 	.word	0x08001527
 8001438:	08001535 	.word	0x08001535
 800143c:	08001549 	.word	0x08001549
 8001440:	080015a9 	.word	0x080015a9
 8001444:	0800160f 	.word	0x0800160f
 8001448:	08001623 	.word	0x08001623
  case 1: //move	//1
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 1);
 800144c:	2201      	movs	r2, #1
 800144e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001452:	4851      	ldr	r0, [pc, #324]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001454:	f003 fa06 	bl	8004864 <HAL_GPIO_WritePin>
	move(1);
 8001458:	2001      	movs	r0, #1
 800145a:	f001 fd0f 	bl	8002e7c <move>

    break;
 800145e:	e0f7      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 2: //boom 	//2
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 0);
 8001460:	2200      	movs	r2, #0
 8001462:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001466:	484c      	ldr	r0, [pc, #304]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001468:	f003 f9fc 	bl	8004864 <HAL_GPIO_WritePin>
	boom(1);
 800146c:	2001      	movs	r0, #1
 800146e:	f000 ff31 	bl	80022d4 <boom>
    break;
 8001472:	e0ed      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 3:
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, 1);
 8001474:	2201      	movs	r2, #1
 8001476:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800147a:	4847      	ldr	r0, [pc, #284]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800147c:	f003 f9f2 	bl	8004864 <HAL_GPIO_WritePin>
    break;
 8001480:	e0e6      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 4:
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001488:	4843      	ldr	r0, [pc, #268]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800148a:	f003 f9eb 	bl	8004864 <HAL_GPIO_WritePin>
    break;
 800148e:	e0df      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 5: //dir	 	//4
	 HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, 1);
 8001490:	2201      	movs	r2, #1
 8001492:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001496:	4840      	ldr	r0, [pc, #256]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001498:	f003 f9e4 	bl	8004864 <HAL_GPIO_WritePin>
	 change_dir(1);
 800149c:	2001      	movs	r0, #1
 800149e:	f000 fecf 	bl	8002240 <change_dir>
    break;
 80014a2:	e0d5      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 6:
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, 0);
 80014a4:	2200      	movs	r2, #0
 80014a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014aa:	483b      	ldr	r0, [pc, #236]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 80014ac:	f003 f9da 	bl	8004864 <HAL_GPIO_WritePin>
    break;
 80014b0:	e0ce      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 7:
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, 1);
 80014b2:	2201      	movs	r2, #1
 80014b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014b8:	4837      	ldr	r0, [pc, #220]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 80014ba:	f003 f9d3 	bl	8004864 <HAL_GPIO_WritePin>
    break;
 80014be:	e0c7      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 8:
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, 0);
 80014c0:	2200      	movs	r2, #0
 80014c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c6:	4834      	ldr	r0, [pc, #208]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 80014c8:	f003 f9cc 	bl	8004864 <HAL_GPIO_WritePin>
    break;
 80014cc:	e0c0      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 9: // menu curser up
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014d4:	4830      	ldr	r0, [pc, #192]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 80014d6:	f003 f9c5 	bl	8004864 <HAL_GPIO_WritePin>
		if(pageflag==1){
 80014da:	4b30      	ldr	r3, [pc, #192]	; (800159c <HAL_GPIO_EXTI_Callback+0x2f4>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	f040 80af 	bne.w	8001642 <HAL_GPIO_EXTI_Callback+0x39a>
			if (menu_curser_r > 1){
 80014e4:	4b2e      	ldr	r3, [pc, #184]	; (80015a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	f340 80aa 	ble.w	8001642 <HAL_GPIO_EXTI_Callback+0x39a>
				menu_curser_r -= 1;
 80014ee:	4b2c      	ldr	r3, [pc, #176]	; (80015a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	4a2a      	ldr	r2, [pc, #168]	; (80015a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80014f6:	6013      	str	r3, [r2, #0]
			}
		}
    break;
 80014f8:	e0a3      	b.n	8001642 <HAL_GPIO_EXTI_Callback+0x39a>
  case 10: // menu cursor down
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001500:	4825      	ldr	r0, [pc, #148]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001502:	f003 f9af 	bl	8004864 <HAL_GPIO_WritePin>
		if(pageflag==1){
 8001506:	4b25      	ldr	r3, [pc, #148]	; (800159c <HAL_GPIO_EXTI_Callback+0x2f4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b01      	cmp	r3, #1
 800150c:	f040 809b 	bne.w	8001646 <HAL_GPIO_EXTI_Callback+0x39e>
			if (menu_curser_r  < 3){
 8001510:	4b23      	ldr	r3, [pc, #140]	; (80015a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2b02      	cmp	r3, #2
 8001516:	f300 8096 	bgt.w	8001646 <HAL_GPIO_EXTI_Callback+0x39e>
				menu_curser_r +=1;
 800151a:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3301      	adds	r3, #1
 8001520:	4a1f      	ldr	r2, [pc, #124]	; (80015a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 8001522:	6013      	str	r3, [r2, #0]
			}
		}
    break;
 8001524:	e08f      	b.n	8001646 <HAL_GPIO_EXTI_Callback+0x39e>
  case 11:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 8001526:	2201      	movs	r2, #1
 8001528:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800152c:	481a      	ldr	r0, [pc, #104]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800152e:	f003 f999 	bl	8004864 <HAL_GPIO_WritePin>
    break;
 8001532:	e08d      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 12: //Dir	//C
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 8001534:	2200      	movs	r2, #0
 8001536:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153a:	4817      	ldr	r0, [pc, #92]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800153c:	f003 f992 	bl	8004864 <HAL_GPIO_WritePin>
		change_dir(2);
 8001540:	2002      	movs	r0, #2
 8001542:	f000 fe7d 	bl	8002240 <change_dir>
    break;
 8001546:	e083      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 13: //goto menu
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_9);
 8001548:	f44f 7100 	mov.w	r1, #512	; 0x200
 800154c:	4812      	ldr	r0, [pc, #72]	; (8001598 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800154e:	f003 f9a1 	bl	8004894 <HAL_GPIO_TogglePin>
		if(pageflag == 0 || pageflag == 3 || pageflag == 4 || pageflag == 2){
 8001552:	4b12      	ldr	r3, [pc, #72]	; (800159c <HAL_GPIO_EXTI_Callback+0x2f4>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d00b      	beq.n	8001572 <HAL_GPIO_EXTI_Callback+0x2ca>
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <HAL_GPIO_EXTI_Callback+0x2f4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b03      	cmp	r3, #3
 8001560:	d007      	beq.n	8001572 <HAL_GPIO_EXTI_Callback+0x2ca>
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <HAL_GPIO_EXTI_Callback+0x2f4>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2b04      	cmp	r3, #4
 8001568:	d003      	beq.n	8001572 <HAL_GPIO_EXTI_Callback+0x2ca>
 800156a:	4b0c      	ldr	r3, [pc, #48]	; (800159c <HAL_GPIO_EXTI_Callback+0x2f4>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2b02      	cmp	r3, #2
 8001570:	d16b      	bne.n	800164a <HAL_GPIO_EXTI_Callback+0x3a2>
			change_page = 1;
 8001572:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <HAL_GPIO_EXTI_Callback+0x2fc>)
 8001574:	2201      	movs	r2, #1
 8001576:	601a      	str	r2, [r3, #0]
			pageflag = 1;
 8001578:	4b08      	ldr	r3, [pc, #32]	; (800159c <HAL_GPIO_EXTI_Callback+0x2f4>)
 800157a:	2201      	movs	r2, #1
 800157c:	601a      	str	r2, [r3, #0]
		}
    break;
 800157e:	e064      	b.n	800164a <HAL_GPIO_EXTI_Callback+0x3a2>
 8001580:	200006f8 	.word	0x200006f8
 8001584:	0800b664 	.word	0x0800b664
 8001588:	48000c00 	.word	0x48000c00
 800158c:	0800b66c 	.word	0x0800b66c
 8001590:	0800b67c 	.word	0x0800b67c
 8001594:	0800b654 	.word	0x0800b654
 8001598:	48001000 	.word	0x48001000
 800159c:	200006ec 	.word	0x200006ec
 80015a0:	20000004 	.word	0x20000004
 80015a4:	200006fc 	.word	0x200006fc
  case 14: // select in menu
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 80015a8:	2200      	movs	r2, #0
 80015aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015ae:	482a      	ldr	r0, [pc, #168]	; (8001658 <HAL_GPIO_EXTI_Callback+0x3b0>)
 80015b0:	f003 f958 	bl	8004864 <HAL_GPIO_WritePin>
		if(pageflag == 1){
 80015b4:	4b29      	ldr	r3, [pc, #164]	; (800165c <HAL_GPIO_EXTI_Callback+0x3b4>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d148      	bne.n	800164e <HAL_GPIO_EXTI_Callback+0x3a6>
			if(menu_curser_r == 1){
 80015bc:	4b28      	ldr	r3, [pc, #160]	; (8001660 <HAL_GPIO_EXTI_Callback+0x3b8>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d10e      	bne.n	80015e2 <HAL_GPIO_EXTI_Callback+0x33a>
				pageflag = 2;
 80015c4:	4b25      	ldr	r3, [pc, #148]	; (800165c <HAL_GPIO_EXTI_Callback+0x3b4>)
 80015c6:	2202      	movs	r2, #2
 80015c8:	601a      	str	r2, [r3, #0]
				change_page = 1;
 80015ca:	4b26      	ldr	r3, [pc, #152]	; (8001664 <HAL_GPIO_EXTI_Callback+0x3bc>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	601a      	str	r2, [r3, #0]
				game_started = 1;
 80015d0:	4b25      	ldr	r3, [pc, #148]	; (8001668 <HAL_GPIO_EXTI_Callback+0x3c0>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	601a      	str	r2, [r3, #0]
				for30timer = HAL_GetTick();
 80015d6:	f002 fdfb 	bl	80041d0 <HAL_GetTick>
 80015da:	4603      	mov	r3, r0
 80015dc:	4a23      	ldr	r2, [pc, #140]	; (800166c <HAL_GPIO_EXTI_Callback+0x3c4>)
 80015de:	6013      	str	r3, [r2, #0]
				change_page = 1;

			}
		}

    break;
 80015e0:	e035      	b.n	800164e <HAL_GPIO_EXTI_Callback+0x3a6>
			else if(menu_curser_r == 2){
 80015e2:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <HAL_GPIO_EXTI_Callback+0x3b8>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d106      	bne.n	80015f8 <HAL_GPIO_EXTI_Callback+0x350>
				pageflag = 3;
 80015ea:	4b1c      	ldr	r3, [pc, #112]	; (800165c <HAL_GPIO_EXTI_Callback+0x3b4>)
 80015ec:	2203      	movs	r2, #3
 80015ee:	601a      	str	r2, [r3, #0]
				change_page = 1;
 80015f0:	4b1c      	ldr	r3, [pc, #112]	; (8001664 <HAL_GPIO_EXTI_Callback+0x3bc>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	601a      	str	r2, [r3, #0]
    break;
 80015f6:	e02a      	b.n	800164e <HAL_GPIO_EXTI_Callback+0x3a6>
			else if(menu_curser_r == 3){
 80015f8:	4b19      	ldr	r3, [pc, #100]	; (8001660 <HAL_GPIO_EXTI_Callback+0x3b8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b03      	cmp	r3, #3
 80015fe:	d126      	bne.n	800164e <HAL_GPIO_EXTI_Callback+0x3a6>
				pageflag = 4;
 8001600:	4b16      	ldr	r3, [pc, #88]	; (800165c <HAL_GPIO_EXTI_Callback+0x3b4>)
 8001602:	2204      	movs	r2, #4
 8001604:	601a      	str	r2, [r3, #0]
				change_page = 1;
 8001606:	4b17      	ldr	r3, [pc, #92]	; (8001664 <HAL_GPIO_EXTI_Callback+0x3bc>)
 8001608:	2201      	movs	r2, #1
 800160a:	601a      	str	r2, [r3, #0]
    break;
 800160c:	e01f      	b.n	800164e <HAL_GPIO_EXTI_Callback+0x3a6>
  case 15: //Boom	//#
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 800160e:	2201      	movs	r2, #1
 8001610:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001614:	4810      	ldr	r0, [pc, #64]	; (8001658 <HAL_GPIO_EXTI_Callback+0x3b0>)
 8001616:	f003 f925 	bl	8004864 <HAL_GPIO_WritePin>
		boom(2);
 800161a:	2002      	movs	r0, #2
 800161c:	f000 fe5a 	bl	80022d4 <boom>
    break;
 8001620:	e016      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
  case 16: //move	//D
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001628:	480b      	ldr	r0, [pc, #44]	; (8001658 <HAL_GPIO_EXTI_Callback+0x3b0>)
 800162a:	f003 f91b 	bl	8004864 <HAL_GPIO_WritePin>
		move(2);
 800162e:	2002      	movs	r0, #2
 8001630:	f001 fc24 	bl	8002e7c <move>
    break;
 8001634:	e00c      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
    return;
 8001636:	bf00      	nop
 8001638:	e00a      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
    return; // Reject invalid scan
 800163a:	bf00      	nop
 800163c:	e008      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>

  default:
    break;
 800163e:	bf00      	nop
 8001640:	e006      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
    break;
 8001642:	bf00      	nop
 8001644:	e004      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
    break;
 8001646:	bf00      	nop
 8001648:	e002      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
    break;
 800164a:	bf00      	nop
 800164c:	e000      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x3a8>
    break;
 800164e:	bf00      	nop
  }
}
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	bd90      	pop	{r4, r7, pc}
 8001656:	bf00      	nop
 8001658:	48001000 	.word	0x48001000
 800165c:	200006ec 	.word	0x200006ec
 8001660:	20000004 	.word	0x20000004
 8001664:	200006fc 	.word	0x200006fc
 8001668:	200006f0 	.word	0x200006f0
 800166c:	200006f4 	.word	0x200006f4

08001670 <seven_segment_display_decimal>:
	.digits={0, 0, 0, 0},
	.number = 0};



void seven_segment_display_decimal(uint32_t n) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
    if (n < 10) {
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b09      	cmp	r3, #9
 800167c:	d832      	bhi.n	80016e4 <seven_segment_display_decimal+0x74>
        HAL_GPIO_WritePin(seven_segment.BCD_input[0].port, seven_segment.BCD_input[0].pin, (n & 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800167e:	4b1b      	ldr	r3, [pc, #108]	; (80016ec <seven_segment_display_decimal+0x7c>)
 8001680:	6a18      	ldr	r0, [r3, #32]
 8001682:	4b1a      	ldr	r3, [pc, #104]	; (80016ec <seven_segment_display_decimal+0x7c>)
 8001684:	8c99      	ldrh	r1, [r3, #36]	; 0x24
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	b2db      	uxtb	r3, r3
 8001690:	461a      	mov	r2, r3
 8001692:	f003 f8e7 	bl	8004864 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(seven_segment.BCD_input[1].port, seven_segment.BCD_input[1].pin, (n & 2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001696:	4b15      	ldr	r3, [pc, #84]	; (80016ec <seven_segment_display_decimal+0x7c>)
 8001698:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800169a:	4b14      	ldr	r3, [pc, #80]	; (80016ec <seven_segment_display_decimal+0x7c>)
 800169c:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	085b      	lsrs	r3, r3, #1
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	461a      	mov	r2, r3
 80016ac:	f003 f8da 	bl	8004864 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(seven_segment.BCD_input[2].port, seven_segment.BCD_input[2].pin, (n & 4) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016b0:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <seven_segment_display_decimal+0x7c>)
 80016b2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80016b4:	4b0d      	ldr	r3, [pc, #52]	; (80016ec <seven_segment_display_decimal+0x7c>)
 80016b6:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	089b      	lsrs	r3, r3, #2
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	461a      	mov	r2, r3
 80016c6:	f003 f8cd 	bl	8004864 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(seven_segment.BCD_input[3].port, seven_segment.BCD_input[3].pin, (n & 8) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <seven_segment_display_decimal+0x7c>)
 80016cc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <seven_segment_display_decimal+0x7c>)
 80016d0:	8f99      	ldrh	r1, [r3, #60]	; 0x3c
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	08db      	lsrs	r3, r3, #3
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	461a      	mov	r2, r3
 80016e0:	f003 f8c0 	bl	8004864 <HAL_GPIO_WritePin>
    }
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200000b0 	.word	0x200000b0

080016f0 <seven_segment_deactivate_digits>:

void seven_segment_deactivate_digits(void) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; ++i)
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
 80016fa:	e00f      	b.n	800171c <seven_segment_deactivate_digits+0x2c>
        HAL_GPIO_WritePin(seven_segment.digit_activators[i].port, seven_segment.digit_activators[i].pin, GPIO_PIN_SET);
 80016fc:	4a0b      	ldr	r2, [pc, #44]	; (800172c <seven_segment_deactivate_digits+0x3c>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001704:	4a09      	ldr	r2, [pc, #36]	; (800172c <seven_segment_deactivate_digits+0x3c>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	4413      	add	r3, r2
 800170c:	889b      	ldrh	r3, [r3, #4]
 800170e:	2201      	movs	r2, #1
 8001710:	4619      	mov	r1, r3
 8001712:	f003 f8a7 	bl	8004864 <HAL_GPIO_WritePin>
    for (int i = 0; i < 4; ++i)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3301      	adds	r3, #1
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b03      	cmp	r3, #3
 8001720:	ddec      	ble.n	80016fc <seven_segment_deactivate_digits+0xc>
}
 8001722:	bf00      	nop
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200000b0 	.word	0x200000b0

08001730 <seven_segment_activate_digit>:

int last_time_on = 0;
void seven_segment_activate_digit(uint32_t d) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
    if (d < 4) {
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2b03      	cmp	r3, #3
 800173c:	d80c      	bhi.n	8001758 <seven_segment_activate_digit+0x28>
    	HAL_GPIO_WritePin(seven_segment.digit_activators[d].port, seven_segment.digit_activators[d].pin, GPIO_PIN_RESET);
 800173e:	4a08      	ldr	r2, [pc, #32]	; (8001760 <seven_segment_activate_digit+0x30>)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001746:	4a06      	ldr	r2, [pc, #24]	; (8001760 <seven_segment_activate_digit+0x30>)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	4413      	add	r3, r2
 800174e:	889b      	ldrh	r3, [r3, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	4619      	mov	r1, r3
 8001754:	f003 f886 	bl	8004864 <HAL_GPIO_WritePin>
//		}
//		else if (d != state){
//			HAL_GPIO_WritePin(seven_segment.digit_activators[d].port, seven_segment.digit_activators[d].pin, GPIO_PIN_RESET);
//		}
    }
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	200000b0 	.word	0x200000b0

08001764 <seven_segment_set_num>:

void seven_segment_set_num(int num[4]) {
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	for (uint32_t i = 0; i <= 3; ++i) {
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	e00d      	b.n	800178e <seven_segment_set_num+0x2a>
		seven_segment.digits[i] = num[i];
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	4413      	add	r3, r2
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	4a09      	ldr	r2, [pc, #36]	; (80017a4 <seven_segment_set_num+0x40>)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	3310      	adds	r3, #16
 8001784:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i <= 3; ++i) {
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3301      	adds	r3, #1
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b03      	cmp	r3, #3
 8001792:	d9ee      	bls.n	8001772 <seven_segment_set_num+0xe>
	}
}
 8001794:	bf00      	nop
 8001796:	bf00      	nop
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	200000b0 	.word	0x200000b0

080017a8 <seven_segment_refresh>:

void seven_segment_refresh(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
    static uint32_t state_tmp = 0;
    static uint32_t last_time_tmp = 0;
    if (HAL_GetTick() - last_time_tmp > 5) {
 80017ac:	f002 fd10 	bl	80041d0 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <seven_segment_refresh+0x50>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b05      	cmp	r3, #5
 80017ba:	d91b      	bls.n	80017f4 <seven_segment_refresh+0x4c>
        seven_segment_deactivate_digits();
 80017bc:	f7ff ff98 	bl	80016f0 <seven_segment_deactivate_digits>
        seven_segment_activate_digit(state_tmp);
 80017c0:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <seven_segment_refresh+0x54>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff ffb3 	bl	8001730 <seven_segment_activate_digit>
        seven_segment_display_decimal(seven_segment.digits[state_tmp]);
 80017ca:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <seven_segment_refresh+0x54>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a0c      	ldr	r2, [pc, #48]	; (8001800 <seven_segment_refresh+0x58>)
 80017d0:	3310      	adds	r3, #16
 80017d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ff4a 	bl	8001670 <seven_segment_display_decimal>
        state_tmp = (state_tmp + 1) % 4;
 80017dc:	4b07      	ldr	r3, [pc, #28]	; (80017fc <seven_segment_refresh+0x54>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	3301      	adds	r3, #1
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	4a05      	ldr	r2, [pc, #20]	; (80017fc <seven_segment_refresh+0x54>)
 80017e8:	6013      	str	r3, [r2, #0]
        last_time_tmp = HAL_GetTick();
 80017ea:	f002 fcf1 	bl	80041d0 <HAL_GetTick>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a01      	ldr	r2, [pc, #4]	; (80017f8 <seven_segment_refresh+0x50>)
 80017f2:	6013      	str	r3, [r2, #0]
    }
}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000874 	.word	0x20000874
 80017fc:	20000878 	.word	0x20000878
 8001800:	200000b0 	.word	0x200000b0

08001804 <setNumber>:


void setNumber(int number){
 8001804:	b580      	push	{r7, lr}
 8001806:	b08a      	sub	sp, #40	; 0x28
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
	int a = 0, b = 0, c = 0, d = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	627b      	str	r3, [r7, #36]	; 0x24
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]
 8001814:	2300      	movs	r3, #0
 8001816:	61fb      	str	r3, [r7, #28]
 8001818:	2300      	movs	r3, #0
 800181a:	61bb      	str	r3, [r7, #24]
	if (number <= 9999 && number >= 0){
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001822:	4293      	cmp	r3, r2
 8001824:	dc5b      	bgt.n	80018de <setNumber+0xda>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	db58      	blt.n	80018de <setNumber+0xda>
		a = number % 10;
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	4b2e      	ldr	r3, [pc, #184]	; (80018e8 <setNumber+0xe4>)
 8001830:	fb83 1302 	smull	r1, r3, r3, r2
 8001834:	1099      	asrs	r1, r3, #2
 8001836:	17d3      	asrs	r3, r2, #31
 8001838:	1ac9      	subs	r1, r1, r3
 800183a:	460b      	mov	r3, r1
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	440b      	add	r3, r1
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
		number /= 10;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a27      	ldr	r2, [pc, #156]	; (80018e8 <setNumber+0xe4>)
 800184a:	fb82 1203 	smull	r1, r2, r2, r3
 800184e:	1092      	asrs	r2, r2, #2
 8001850:	17db      	asrs	r3, r3, #31
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	607b      	str	r3, [r7, #4]
		b = number % 10;
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <setNumber+0xe4>)
 800185a:	fb83 1302 	smull	r1, r3, r3, r2
 800185e:	1099      	asrs	r1, r3, #2
 8001860:	17d3      	asrs	r3, r2, #31
 8001862:	1ac9      	subs	r1, r1, r3
 8001864:	460b      	mov	r3, r1
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	440b      	add	r3, r1
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	623b      	str	r3, [r7, #32]
		number /= 10;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a1d      	ldr	r2, [pc, #116]	; (80018e8 <setNumber+0xe4>)
 8001874:	fb82 1203 	smull	r1, r2, r2, r3
 8001878:	1092      	asrs	r2, r2, #2
 800187a:	17db      	asrs	r3, r3, #31
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	607b      	str	r3, [r7, #4]
		c = number % 10;
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <setNumber+0xe4>)
 8001884:	fb83 1302 	smull	r1, r3, r3, r2
 8001888:	1099      	asrs	r1, r3, #2
 800188a:	17d3      	asrs	r3, r2, #31
 800188c:	1ac9      	subs	r1, r1, r3
 800188e:	460b      	mov	r3, r1
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	440b      	add	r3, r1
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	61fb      	str	r3, [r7, #28]
		number /= 10;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a12      	ldr	r2, [pc, #72]	; (80018e8 <setNumber+0xe4>)
 800189e:	fb82 1203 	smull	r1, r2, r2, r3
 80018a2:	1092      	asrs	r2, r2, #2
 80018a4:	17db      	asrs	r3, r3, #31
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	607b      	str	r3, [r7, #4]
		d = number % 10;
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <setNumber+0xe4>)
 80018ae:	fb83 1302 	smull	r1, r3, r3, r2
 80018b2:	1099      	asrs	r1, r3, #2
 80018b4:	17d3      	asrs	r3, r2, #31
 80018b6:	1ac9      	subs	r1, r1, r3
 80018b8:	460b      	mov	r3, r1
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	440b      	add	r3, r1
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	61bb      	str	r3, [r7, #24]
//		int numbers2[4]={d,c,b,a};
		int numbers2[4]={a,b,c,d};
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	6a3b      	ldr	r3, [r7, #32]
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	613b      	str	r3, [r7, #16]
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	617b      	str	r3, [r7, #20]
		seven_segment_set_num(numbers2);
 80018d4:	f107 0308 	add.w	r3, r7, #8
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ff43 	bl	8001764 <seven_segment_set_num>
	}

}
 80018de:	bf00      	nop
 80018e0:	3728      	adds	r7, #40	; 0x28
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	66666667 	.word	0x66666667

080018ec <programInit>:
};

struct bullet bul[10];


void programInit() {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b0a0      	sub	sp, #128	; 0x80
 80018f0:	af04      	add	r7, sp, #16
    Change_Melody(super_mario_bros, ARRAY_LENGTH(super_mario_bros));
 80018f2:	2141      	movs	r1, #65	; 0x41
 80018f4:	4853      	ldr	r0, [pc, #332]	; (8001a44 <programInit+0x158>)
 80018f6:	f002 fa23 	bl	8003d40 <Change_Melody>

	char data[100];
    int n = sprintf(data, "test\n");
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	4952      	ldr	r1, [pc, #328]	; (8001a48 <programInit+0x15c>)
 80018fe:	4618      	mov	r0, r3
 8001900:	f007 ff38 	bl	8009774 <siprintf>
 8001904:	66b8      	str	r0, [r7, #104]	; 0x68
	HAL_UART_Transmit(&huart3, data, n, 1000);
 8001906:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001908:	b29a      	uxth	r2, r3
 800190a:	1d39      	adds	r1, r7, #4
 800190c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001910:	484e      	ldr	r0, [pc, #312]	; (8001a4c <programInit+0x160>)
 8001912:	f006 fc1f 	bl	8008154 <HAL_UART_Transmit>
	uart_rx_enable_it();
 8001916:	f001 fd4b 	bl	80033b0 <uart_rx_enable_it>


	LiquidCrystal(GPIOC, GPIO_PIN_0, GPIO_PIN_1, GPIO_PIN_2, GPIO_PIN_3, GPIO_PIN_9, GPIO_PIN_8, GPIO_PIN_7);
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	9303      	str	r3, [sp, #12]
 800191e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001922:	9302      	str	r3, [sp, #8]
 8001924:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001928:	9301      	str	r3, [sp, #4]
 800192a:	2308      	movs	r3, #8
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	2304      	movs	r3, #4
 8001930:	2202      	movs	r2, #2
 8001932:	2101      	movs	r1, #1
 8001934:	4846      	ldr	r0, [pc, #280]	; (8001a50 <programInit+0x164>)
 8001936:	f7fe fca3 	bl	8000280 <LiquidCrystal>
	begin(20, 4);
 800193a:	2104      	movs	r1, #4
 800193c:	2014      	movs	r0, #20
 800193e:	f7fe fd37 	bl	80003b0 <begin>
//    setNumber(1234);



	set_start_time(20, 20, 20);
 8001942:	2214      	movs	r2, #20
 8001944:	2114      	movs	r1, #20
 8001946:	2014      	movs	r0, #20
 8001948:	f7ff fc7a 	bl	8001240 <set_start_time>
	set_start_day(2024,2,3);
 800194c:	2203      	movs	r2, #3
 800194e:	2102      	movs	r1, #2
 8001950:	f44f 60fd 	mov.w	r0, #2024	; 0x7e8
 8001954:	f7ff fc8e 	bl	8001274 <set_start_day>
	createChar(num_tank_right, tank_right);
 8001958:	4b3e      	ldr	r3, [pc, #248]	; (8001a54 <programInit+0x168>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	493e      	ldr	r1, [pc, #248]	; (8001a58 <programInit+0x16c>)
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe ff67 	bl	8000832 <createChar>
	createChar(num_tank_up, tank_up);
 8001964:	4b3d      	ldr	r3, [pc, #244]	; (8001a5c <programInit+0x170>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	493d      	ldr	r1, [pc, #244]	; (8001a60 <programInit+0x174>)
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe ff61 	bl	8000832 <createChar>
	createChar(num_tank_down, tank_down);
 8001970:	4b3c      	ldr	r3, [pc, #240]	; (8001a64 <programInit+0x178>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	493c      	ldr	r1, [pc, #240]	; (8001a68 <programInit+0x17c>)
 8001976:	4618      	mov	r0, r3
 8001978:	f7fe ff5b 	bl	8000832 <createChar>
	createChar(num_tank_left, tank_left);
 800197c:	4b3b      	ldr	r3, [pc, #236]	; (8001a6c <programInit+0x180>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	493b      	ldr	r1, [pc, #236]	; (8001a70 <programInit+0x184>)
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe ff55 	bl	8000832 <createChar>
	createChar(num_extra_bullet, extra_bullet);
 8001988:	4b3a      	ldr	r3, [pc, #232]	; (8001a74 <programInit+0x188>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	493a      	ldr	r1, [pc, #232]	; (8001a78 <programInit+0x18c>)
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe ff4f 	bl	8000832 <createChar>
	createChar(num_chance, chance);
 8001994:	4b39      	ldr	r3, [pc, #228]	; (8001a7c <programInit+0x190>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4939      	ldr	r1, [pc, #228]	; (8001a80 <programInit+0x194>)
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe ff49 	bl	8000832 <createChar>
	createChar(num_health, health);
 80019a0:	4b38      	ldr	r3, [pc, #224]	; (8001a84 <programInit+0x198>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4938      	ldr	r1, [pc, #224]	; (8001a88 <programInit+0x19c>)
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe ff43 	bl	8000832 <createChar>
	createChar(num_arrow, arrow);
 80019ac:	4b37      	ldr	r3, [pc, #220]	; (8001a8c <programInit+0x1a0>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4937      	ldr	r1, [pc, #220]	; (8001a90 <programInit+0x1a4>)
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe ff3d 	bl	8000832 <createChar>
//	starter();
	pageflag=0;
 80019b8:	4b36      	ldr	r3, [pc, #216]	; (8001a94 <programInit+0x1a8>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 10; i++){
 80019be:	2300      	movs	r3, #0
 80019c0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80019c2:	e035      	b.n	8001a30 <programInit+0x144>
		bul[i].active=0;
 80019c4:	4934      	ldr	r1, [pc, #208]	; (8001a98 <programInit+0x1ac>)
 80019c6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	440b      	add	r3, r1
 80019d2:	3310      	adds	r3, #16
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
		bul[i].direction=1;
 80019d8:	492f      	ldr	r1, [pc, #188]	; (8001a98 <programInit+0x1ac>)
 80019da:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80019dc:	4613      	mov	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4413      	add	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	440b      	add	r3, r1
 80019e6:	330c      	adds	r3, #12
 80019e8:	2201      	movs	r2, #1
 80019ea:	601a      	str	r2, [r3, #0]
		bul[i].player_id=1;
 80019ec:	492a      	ldr	r1, [pc, #168]	; (8001a98 <programInit+0x1ac>)
 80019ee:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	440b      	add	r3, r1
 80019fa:	2201      	movs	r2, #1
 80019fc:	601a      	str	r2, [r3, #0]
		bul[i].position_x=-1;
 80019fe:	4926      	ldr	r1, [pc, #152]	; (8001a98 <programInit+0x1ac>)
 8001a00:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a02:	4613      	mov	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4413      	add	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a12:	601a      	str	r2, [r3, #0]
		bul[i].position_y=-1;
 8001a14:	4920      	ldr	r1, [pc, #128]	; (8001a98 <programInit+0x1ac>)
 8001a16:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a18:	4613      	mov	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	3308      	adds	r3, #8
 8001a24:	f04f 32ff 	mov.w	r2, #4294967295
 8001a28:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 10; i++){
 8001a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a32:	2b09      	cmp	r3, #9
 8001a34:	ddc6      	ble.n	80019c4 <programInit+0xd8>
	}
    PWM_Start();
 8001a36:	f002 f8b5 	bl	8003ba4 <PWM_Start>

}
 8001a3a:	bf00      	nop
 8001a3c:	3770      	adds	r7, #112	; 0x70
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	0800b684 	.word	0x0800b684
 8001a48:	0800b4d8 	.word	0x0800b4d8
 8001a4c:	20000378 	.word	0x20000378
 8001a50:	48000800 	.word	0x48000800
 8001a54:	20000090 	.word	0x20000090
 8001a58:	20000028 	.word	0x20000028
 8001a5c:	2000008c 	.word	0x2000008c
 8001a60:	20000018 	.word	0x20000018
 8001a64:	20000094 	.word	0x20000094
 8001a68:	20000038 	.word	0x20000038
 8001a6c:	20000088 	.word	0x20000088
 8001a70:	20000020 	.word	0x20000020
 8001a74:	20000098 	.word	0x20000098
 8001a78:	20000008 	.word	0x20000008
 8001a7c:	2000009c 	.word	0x2000009c
 8001a80:	20000010 	.word	0x20000010
 8001a84:	200000a0 	.word	0x200000a0
 8001a88:	20000030 	.word	0x20000030
 8001a8c:	200000a4 	.word	0x200000a4
 8001a90:	20000040 	.word	0x20000040
 8001a94:	200006ec 	.word	0x200006ec
 8001a98:	20000768 	.word	0x20000768

08001a9c <starter>:

void starter(){
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b09a      	sub	sp, #104	; 0x68
 8001aa0:	af00      	add	r7, sp, #0

	setCursor(0, 2);
 8001aa2:	2102      	movs	r1, #2
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	f7fe fe51 	bl	800074c <setCursor>
	write(num_tank_right, tank_right);
 8001aaa:	4b26      	ldr	r3, [pc, #152]	; (8001b44 <starter+0xa8>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4926      	ldr	r1, [pc, #152]	; (8001b48 <starter+0xac>)
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7fe fef5 	bl	80008a0 <write>

	setCursor(1, 1);
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f7fe fe47 	bl	800074c <setCursor>
	print("#");
 8001abe:	4823      	ldr	r0, [pc, #140]	; (8001b4c <starter+0xb0>)
 8001ac0:	f7fe fe8c 	bl	80007dc <print>

	setCursor(1, 2);
 8001ac4:	2102      	movs	r1, #2
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f7fe fe40 	bl	800074c <setCursor>
	print("#");
 8001acc:	481f      	ldr	r0, [pc, #124]	; (8001b4c <starter+0xb0>)
 8001ace:	f7fe fe85 	bl	80007dc <print>

	char data[100];
	int n = sprintf(data, "TANK BATTLE");
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	491e      	ldr	r1, [pc, #120]	; (8001b50 <starter+0xb4>)
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f007 fe4c 	bl	8009774 <siprintf>
 8001adc:	6678      	str	r0, [r7, #100]	; 0x64
	setCursor(4, 1);
 8001ade:	2101      	movs	r1, #1
 8001ae0:	2004      	movs	r0, #4
 8001ae2:	f7fe fe33 	bl	800074c <setCursor>
	print(data);
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fe77 	bl	80007dc <print>
	setCursor(4, 2);
 8001aee:	2102      	movs	r1, #2
 8001af0:	2004      	movs	r0, #4
 8001af2:	f7fe fe2b 	bl	800074c <setCursor>
	n = sprintf(data, "===========");
 8001af6:	463b      	mov	r3, r7
 8001af8:	4916      	ldr	r1, [pc, #88]	; (8001b54 <starter+0xb8>)
 8001afa:	4618      	mov	r0, r3
 8001afc:	f007 fe3a 	bl	8009774 <siprintf>
 8001b00:	6678      	str	r0, [r7, #100]	; 0x64
	print(data);
 8001b02:	463b      	mov	r3, r7
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe fe69 	bl	80007dc <print>

	setCursor(18, 1);
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	2012      	movs	r0, #18
 8001b0e:	f7fe fe1d 	bl	800074c <setCursor>
	print("#");
 8001b12:	480e      	ldr	r0, [pc, #56]	; (8001b4c <starter+0xb0>)
 8001b14:	f7fe fe62 	bl	80007dc <print>
	setCursor(18, 2);
 8001b18:	2102      	movs	r1, #2
 8001b1a:	2012      	movs	r0, #18
 8001b1c:	f7fe fe16 	bl	800074c <setCursor>
	print("#");
 8001b20:	480a      	ldr	r0, [pc, #40]	; (8001b4c <starter+0xb0>)
 8001b22:	f7fe fe5b 	bl	80007dc <print>

	setCursor(19, 1);
 8001b26:	2101      	movs	r1, #1
 8001b28:	2013      	movs	r0, #19
 8001b2a:	f7fe fe0f 	bl	800074c <setCursor>
	write(num_tank_left, tank_left);
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <starter+0xbc>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	490a      	ldr	r1, [pc, #40]	; (8001b5c <starter+0xc0>)
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe feb3 	bl	80008a0 <write>

}
 8001b3a:	bf00      	nop
 8001b3c:	3768      	adds	r7, #104	; 0x68
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000090 	.word	0x20000090
 8001b48:	20000028 	.word	0x20000028
 8001b4c:	0800b4e0 	.word	0x0800b4e0
 8001b50:	0800b4e4 	.word	0x0800b4e4
 8001b54:	0800b4f0 	.word	0x0800b4f0
 8001b58:	20000088 	.word	0x20000088
 8001b5c:	20000020 	.word	0x20000020

08001b60 <init_board>:

void init_board(){
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08a      	sub	sp, #40	; 0x28
 8001b64:	af00      	add	r7, sp, #0
	//i == soton, j ==> radif

    for (int i = 0; i < 20; i++) {
 8001b66:	2300      	movs	r3, #0
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
 8001b6a:	e017      	b.n	8001b9c <init_board+0x3c>
        for (int j = 0; j < 4; j++) {
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	623b      	str	r3, [r7, #32]
 8001b70:	e00e      	b.n	8001b90 <init_board+0x30>
        	setCursor(i, j);
 8001b72:	6a39      	ldr	r1, [r7, #32]
 8001b74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b76:	f7fe fde9 	bl	800074c <setCursor>
        	lcd[i][j] = 0;
 8001b7a:	4a6f      	ldr	r2, [pc, #444]	; (8001d38 <init_board+0x1d8>)
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	441a      	add	r2, r3
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	4413      	add	r3, r2
 8001b86:	2200      	movs	r2, #0
 8001b88:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 4; j++) {
 8001b8a:	6a3b      	ldr	r3, [r7, #32]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	623b      	str	r3, [r7, #32]
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	2b03      	cmp	r3, #3
 8001b94:	dded      	ble.n	8001b72 <init_board+0x12>
    for (int i = 0; i < 20; i++) {
 8001b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b98:	3301      	adds	r3, #1
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9e:	2b13      	cmp	r3, #19
 8001ba0:	dde4      	ble.n	8001b6c <init_board+0xc>
//    		print(" ");

        }
    }

	lcd[1][1] = num_wall;
 8001ba2:	4b66      	ldr	r3, [pc, #408]	; (8001d3c <init_board+0x1dc>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	4b63      	ldr	r3, [pc, #396]	; (8001d38 <init_board+0x1d8>)
 8001baa:	715a      	strb	r2, [r3, #5]
	lcd[1][2] = num_wall;
 8001bac:	4b63      	ldr	r3, [pc, #396]	; (8001d3c <init_board+0x1dc>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	4b61      	ldr	r3, [pc, #388]	; (8001d38 <init_board+0x1d8>)
 8001bb4:	719a      	strb	r2, [r3, #6]
	lcd[18][1] = num_wall;
 8001bb6:	4b61      	ldr	r3, [pc, #388]	; (8001d3c <init_board+0x1dc>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	4b5e      	ldr	r3, [pc, #376]	; (8001d38 <init_board+0x1d8>)
 8001bbe:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	lcd[18][2] = num_wall;
 8001bc2:	4b5e      	ldr	r3, [pc, #376]	; (8001d3c <init_board+0x1dc>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	4b5b      	ldr	r3, [pc, #364]	; (8001d38 <init_board+0x1d8>)
 8001bca:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a

	lcd[0][1] = num_tank_right;
 8001bce:	4b5c      	ldr	r3, [pc, #368]	; (8001d40 <init_board+0x1e0>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	b2da      	uxtb	r2, r3
 8001bd4:	4b58      	ldr	r3, [pc, #352]	; (8001d38 <init_board+0x1d8>)
 8001bd6:	705a      	strb	r2, [r3, #1]
	lcd[19][2] = num_tank_left;
 8001bd8:	4b5a      	ldr	r3, [pc, #360]	; (8001d44 <init_board+0x1e4>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4b56      	ldr	r3, [pc, #344]	; (8001d38 <init_board+0x1d8>)
 8001be0:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e

	int element_counter = 2;
 8001be4:	2302      	movs	r3, #2
 8001be6:	61fb      	str	r3, [r7, #28]
	while(element_counter > 0){ //extra_bullet
 8001be8:	e030      	b.n	8001c4c <init_board+0xec>
		int col = rand() % 24;
 8001bea:	f007 fd85 	bl	80096f8 <rand>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	4b55      	ldr	r3, [pc, #340]	; (8001d48 <init_board+0x1e8>)
 8001bf2:	fb83 1302 	smull	r1, r3, r3, r2
 8001bf6:	1099      	asrs	r1, r3, #2
 8001bf8:	17d3      	asrs	r3, r2, #31
 8001bfa:	1ac9      	subs	r1, r1, r3
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	440b      	add	r3, r1
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	60bb      	str	r3, [r7, #8]
		int row = rand() % 4;
 8001c08:	f007 fd76 	bl	80096f8 <rand>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	425a      	negs	r2, r3
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	f002 0203 	and.w	r2, r2, #3
 8001c18:	bf58      	it	pl
 8001c1a:	4253      	negpl	r3, r2
 8001c1c:	607b      	str	r3, [r7, #4]
		if(lcd[col][row] == 0){
 8001c1e:	4a46      	ldr	r2, [pc, #280]	; (8001d38 <init_board+0x1d8>)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	441a      	add	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d10d      	bne.n	8001c4c <init_board+0xec>
			lcd[col][row] = num_extra_bullet;
 8001c30:	4b46      	ldr	r3, [pc, #280]	; (8001d4c <init_board+0x1ec>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	b2d9      	uxtb	r1, r3
 8001c36:	4a40      	ldr	r2, [pc, #256]	; (8001d38 <init_board+0x1d8>)
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	441a      	add	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4413      	add	r3, r2
 8001c42:	460a      	mov	r2, r1
 8001c44:	701a      	strb	r2, [r3, #0]
			element_counter--;
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	61fb      	str	r3, [r7, #28]
	while(element_counter > 0){ //extra_bullet
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	dccb      	bgt.n	8001bea <init_board+0x8a>
		}
	}

	element_counter = 2;
 8001c52:	2302      	movs	r3, #2
 8001c54:	61fb      	str	r3, [r7, #28]
	while(element_counter > 0){ //health
 8001c56:	e030      	b.n	8001cba <init_board+0x15a>
		int col = rand() % 24;
 8001c58:	f007 fd4e 	bl	80096f8 <rand>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	4b3a      	ldr	r3, [pc, #232]	; (8001d48 <init_board+0x1e8>)
 8001c60:	fb83 1302 	smull	r1, r3, r3, r2
 8001c64:	1099      	asrs	r1, r3, #2
 8001c66:	17d3      	asrs	r3, r2, #31
 8001c68:	1ac9      	subs	r1, r1, r3
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	440b      	add	r3, r1
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	613b      	str	r3, [r7, #16]
		int row = rand() % 4;
 8001c76:	f007 fd3f 	bl	80096f8 <rand>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	425a      	negs	r2, r3
 8001c7e:	f003 0303 	and.w	r3, r3, #3
 8001c82:	f002 0203 	and.w	r2, r2, #3
 8001c86:	bf58      	it	pl
 8001c88:	4253      	negpl	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]
		if(lcd[col][row] == 0){
 8001c8c:	4a2a      	ldr	r2, [pc, #168]	; (8001d38 <init_board+0x1d8>)
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	441a      	add	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d10d      	bne.n	8001cba <init_board+0x15a>
			lcd[col][row] = num_health;
 8001c9e:	4b2c      	ldr	r3, [pc, #176]	; (8001d50 <init_board+0x1f0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	b2d9      	uxtb	r1, r3
 8001ca4:	4a24      	ldr	r2, [pc, #144]	; (8001d38 <init_board+0x1d8>)
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	441a      	add	r2, r3
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4413      	add	r3, r2
 8001cb0:	460a      	mov	r2, r1
 8001cb2:	701a      	strb	r2, [r3, #0]
			element_counter--;
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	61fb      	str	r3, [r7, #28]
	while(element_counter > 0){ //health
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	dccb      	bgt.n	8001c58 <init_board+0xf8>
		}
	}

	element_counter = 2;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	61fb      	str	r3, [r7, #28]
	while(element_counter > 0){ //obstacle
 8001cc4:	e030      	b.n	8001d28 <init_board+0x1c8>
		int col = rand() % 24;
 8001cc6:	f007 fd17 	bl	80096f8 <rand>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	4b1e      	ldr	r3, [pc, #120]	; (8001d48 <init_board+0x1e8>)
 8001cce:	fb83 1302 	smull	r1, r3, r3, r2
 8001cd2:	1099      	asrs	r1, r3, #2
 8001cd4:	17d3      	asrs	r3, r2, #31
 8001cd6:	1ac9      	subs	r1, r1, r3
 8001cd8:	460b      	mov	r3, r1
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	440b      	add	r3, r1
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	61bb      	str	r3, [r7, #24]
		int row = rand() % 4;
 8001ce4:	f007 fd08 	bl	80096f8 <rand>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	425a      	negs	r2, r3
 8001cec:	f003 0303 	and.w	r3, r3, #3
 8001cf0:	f002 0203 	and.w	r2, r2, #3
 8001cf4:	bf58      	it	pl
 8001cf6:	4253      	negpl	r3, r2
 8001cf8:	617b      	str	r3, [r7, #20]
		if(lcd[col][row] == 0){
 8001cfa:	4a0f      	ldr	r2, [pc, #60]	; (8001d38 <init_board+0x1d8>)
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	441a      	add	r2, r3
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	4413      	add	r3, r2
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d10d      	bne.n	8001d28 <init_board+0x1c8>
			lcd[col][row] = num_obstacle;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <init_board+0x1f4>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	b2d9      	uxtb	r1, r3
 8001d12:	4a09      	ldr	r2, [pc, #36]	; (8001d38 <init_board+0x1d8>)
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	441a      	add	r2, r3
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	460a      	mov	r2, r1
 8001d20:	701a      	strb	r2, [r3, #0]
			element_counter--;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	3b01      	subs	r3, #1
 8001d26:	61fb      	str	r3, [r7, #28]
	while(element_counter > 0){ //obstacle
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	dccb      	bgt.n	8001cc6 <init_board+0x166>
		}
	}

}
 8001d2e:	bf00      	nop
 8001d30:	bf00      	nop
 8001d32:	3728      	adds	r7, #40	; 0x28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000718 	.word	0x20000718
 8001d3c:	200000a8 	.word	0x200000a8
 8001d40:	20000090 	.word	0x20000090
 8001d44:	20000088 	.word	0x20000088
 8001d48:	2aaaaaab 	.word	0x2aaaaaab
 8001d4c:	20000098 	.word	0x20000098
 8001d50:	200000a0 	.word	0x200000a0
 8001d54:	200000ac 	.word	0x200000ac

08001d58 <update_lcd>:
// D12 -> C9
// D13 -> C8
// D14 -> C7


void update_lcd(){
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
	if (game_started==1){
 8001d5e:	4ba3      	ldr	r3, [pc, #652]	; (8001fec <update_lcd+0x294>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d109      	bne.n	8001d7a <update_lcd+0x22>
		clear();
 8001d66:	f7fe fce7 	bl	8000738 <clear>
		init_board();
 8001d6a:	f7ff fef9 	bl	8001b60 <init_board>
		change_page = 0;
 8001d6e:	4ba0      	ldr	r3, [pc, #640]	; (8001ff0 <update_lcd+0x298>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
		game_started = 0;
 8001d74:	4b9d      	ldr	r3, [pc, #628]	; (8001fec <update_lcd+0x294>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
	}

	if(pageflag==0){
 8001d7a:	4b9e      	ldr	r3, [pc, #632]	; (8001ff4 <update_lcd+0x29c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <update_lcd+0x2e>
		starter();
 8001d82:	f7ff fe8b 	bl	8001a9c <starter>
	}


	if(pageflag==2){
 8001d86:	4b9b      	ldr	r3, [pc, #620]	; (8001ff4 <update_lcd+0x29c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	f040 8101 	bne.w	8001f92 <update_lcd+0x23a>
		if(HAL_GetTick() - for30timer > 30000){
 8001d90:	f002 fa1e 	bl	80041d0 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	4b98      	ldr	r3, [pc, #608]	; (8001ff8 <update_lcd+0x2a0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	f247 5230 	movw	r2, #30000	; 0x7530
 8001da0:	4293      	cmp	r3, r2
 8001da2:	f240 808f 	bls.w	8001ec4 <update_lcd+0x16c>
			int col = rand() % 24;
 8001da6:	f007 fca7 	bl	80096f8 <rand>
 8001daa:	4602      	mov	r2, r0
 8001dac:	4b93      	ldr	r3, [pc, #588]	; (8001ffc <update_lcd+0x2a4>)
 8001dae:	fb83 1302 	smull	r1, r3, r3, r2
 8001db2:	1099      	asrs	r1, r3, #2
 8001db4:	17d3      	asrs	r3, r2, #31
 8001db6:	1ac9      	subs	r1, r1, r3
 8001db8:	460b      	mov	r3, r1
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	440b      	add	r3, r1
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	607b      	str	r3, [r7, #4]
			int row = rand() % 4;
 8001dc4:	f007 fc98 	bl	80096f8 <rand>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	425a      	negs	r2, r3
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	f002 0203 	and.w	r2, r2, #3
 8001dd4:	bf58      	it	pl
 8001dd6:	4253      	negpl	r3, r2
 8001dd8:	603b      	str	r3, [r7, #0]
			if(lcd[col][row] == 0){
 8001dda:	4a89      	ldr	r2, [pc, #548]	; (8002000 <update_lcd+0x2a8>)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	441a      	add	r2, r3
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	4413      	add	r3, r2
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d10a      	bne.n	8001e02 <update_lcd+0xaa>
				lcd[col][row] = num_extra_bullet;
 8001dec:	4b85      	ldr	r3, [pc, #532]	; (8002004 <update_lcd+0x2ac>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	b2d9      	uxtb	r1, r3
 8001df2:	4a83      	ldr	r2, [pc, #524]	; (8002000 <update_lcd+0x2a8>)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	441a      	add	r2, r3
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	460a      	mov	r2, r1
 8001e00:	701a      	strb	r2, [r3, #0]
			}
			 col = rand() % 24;
 8001e02:	f007 fc79 	bl	80096f8 <rand>
 8001e06:	4602      	mov	r2, r0
 8001e08:	4b7c      	ldr	r3, [pc, #496]	; (8001ffc <update_lcd+0x2a4>)
 8001e0a:	fb83 1302 	smull	r1, r3, r3, r2
 8001e0e:	1099      	asrs	r1, r3, #2
 8001e10:	17d3      	asrs	r3, r2, #31
 8001e12:	1ac9      	subs	r1, r1, r3
 8001e14:	460b      	mov	r3, r1
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	440b      	add	r3, r1
 8001e1a:	00db      	lsls	r3, r3, #3
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	607b      	str	r3, [r7, #4]
			 row = rand() % 4;
 8001e20:	f007 fc6a 	bl	80096f8 <rand>
 8001e24:	4603      	mov	r3, r0
 8001e26:	425a      	negs	r2, r3
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	f002 0203 	and.w	r2, r2, #3
 8001e30:	bf58      	it	pl
 8001e32:	4253      	negpl	r3, r2
 8001e34:	603b      	str	r3, [r7, #0]
			if(lcd[col][row] == 0){
 8001e36:	4a72      	ldr	r2, [pc, #456]	; (8002000 <update_lcd+0x2a8>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	441a      	add	r2, r3
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	4413      	add	r3, r2
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d10a      	bne.n	8001e5e <update_lcd+0x106>
				lcd[col][row] = num_chance;
 8001e48:	4b6f      	ldr	r3, [pc, #444]	; (8002008 <update_lcd+0x2b0>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	b2d9      	uxtb	r1, r3
 8001e4e:	4a6c      	ldr	r2, [pc, #432]	; (8002000 <update_lcd+0x2a8>)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	441a      	add	r2, r3
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	4413      	add	r3, r2
 8001e5a:	460a      	mov	r2, r1
 8001e5c:	701a      	strb	r2, [r3, #0]
			}
			 col = rand() % 24;
 8001e5e:	f007 fc4b 	bl	80096f8 <rand>
 8001e62:	4602      	mov	r2, r0
 8001e64:	4b65      	ldr	r3, [pc, #404]	; (8001ffc <update_lcd+0x2a4>)
 8001e66:	fb83 1302 	smull	r1, r3, r3, r2
 8001e6a:	1099      	asrs	r1, r3, #2
 8001e6c:	17d3      	asrs	r3, r2, #31
 8001e6e:	1ac9      	subs	r1, r1, r3
 8001e70:	460b      	mov	r3, r1
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	440b      	add	r3, r1
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	607b      	str	r3, [r7, #4]
			 row = rand() % 4;
 8001e7c:	f007 fc3c 	bl	80096f8 <rand>
 8001e80:	4603      	mov	r3, r0
 8001e82:	425a      	negs	r2, r3
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	f002 0203 	and.w	r2, r2, #3
 8001e8c:	bf58      	it	pl
 8001e8e:	4253      	negpl	r3, r2
 8001e90:	603b      	str	r3, [r7, #0]
			if(lcd[col][row] == 0){
 8001e92:	4a5b      	ldr	r2, [pc, #364]	; (8002000 <update_lcd+0x2a8>)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	441a      	add	r2, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d10a      	bne.n	8001eba <update_lcd+0x162>
				lcd[col][row] = num_health;
 8001ea4:	4b59      	ldr	r3, [pc, #356]	; (800200c <update_lcd+0x2b4>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	b2d9      	uxtb	r1, r3
 8001eaa:	4a55      	ldr	r2, [pc, #340]	; (8002000 <update_lcd+0x2a8>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	441a      	add	r2, r3
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	460a      	mov	r2, r1
 8001eb8:	701a      	strb	r2, [r3, #0]
			}
			for30timer = HAL_GetTick();
 8001eba:	f002 f989 	bl	80041d0 <HAL_GetTick>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	4a4d      	ldr	r2, [pc, #308]	; (8001ff8 <update_lcd+0x2a0>)
 8001ec2:	6013      	str	r3, [r2, #0]

		}
		for (int i = 0; i < 20; i++) {
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	e05f      	b.n	8001f8a <update_lcd+0x232>
			for (int j = 0; j < 4; j++) {
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	e056      	b.n	8001f7e <update_lcd+0x226>
				setCursor(i, j);
 8001ed0:	68b9      	ldr	r1, [r7, #8]
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f7fe fc3a 	bl	800074c <setCursor>
				if(lcd[i][j] != 9 && lcd[i][j] != 10 && lcd[i][j] != 0)
 8001ed8:	4a49      	ldr	r2, [pc, #292]	; (8002000 <update_lcd+0x2a8>)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	441a      	add	r2, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	2b09      	cmp	r3, #9
 8001ee8:	d01c      	beq.n	8001f24 <update_lcd+0x1cc>
 8001eea:	4a45      	ldr	r2, [pc, #276]	; (8002000 <update_lcd+0x2a8>)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	441a      	add	r2, r3
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b0a      	cmp	r3, #10
 8001efa:	d013      	beq.n	8001f24 <update_lcd+0x1cc>
 8001efc:	4a40      	ldr	r2, [pc, #256]	; (8002000 <update_lcd+0x2a8>)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	441a      	add	r2, r3
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	4413      	add	r3, r2
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00a      	beq.n	8001f24 <update_lcd+0x1cc>
					write(lcd[i][j]);
 8001f0e:	4a3c      	ldr	r2, [pc, #240]	; (8002000 <update_lcd+0x2a8>)
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	441a      	add	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	4413      	add	r3, r2
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7fe fcbf 	bl	80008a0 <write>
 8001f22:	e029      	b.n	8001f78 <update_lcd+0x220>
				else if (lcd[i][j] == 9)
 8001f24:	4a36      	ldr	r2, [pc, #216]	; (8002000 <update_lcd+0x2a8>)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	441a      	add	r2, r3
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	4413      	add	r3, r2
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b09      	cmp	r3, #9
 8001f34:	d103      	bne.n	8001f3e <update_lcd+0x1e6>
					print("#");
 8001f36:	4836      	ldr	r0, [pc, #216]	; (8002010 <update_lcd+0x2b8>)
 8001f38:	f7fe fc50 	bl	80007dc <print>
 8001f3c:	e01c      	b.n	8001f78 <update_lcd+0x220>
				else if (lcd[i][j] == 10)
 8001f3e:	4a30      	ldr	r2, [pc, #192]	; (8002000 <update_lcd+0x2a8>)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	441a      	add	r2, r3
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	4413      	add	r3, r2
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b0a      	cmp	r3, #10
 8001f4e:	d103      	bne.n	8001f58 <update_lcd+0x200>
					print("I");
 8001f50:	4830      	ldr	r0, [pc, #192]	; (8002014 <update_lcd+0x2bc>)
 8001f52:	f7fe fc43 	bl	80007dc <print>
 8001f56:	e00f      	b.n	8001f78 <update_lcd+0x220>
				else if (lcd[i][j] == 0)
 8001f58:	4a29      	ldr	r2, [pc, #164]	; (8002000 <update_lcd+0x2a8>)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	441a      	add	r2, r3
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	4413      	add	r3, r2
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d103      	bne.n	8001f72 <update_lcd+0x21a>
					print(" ");
 8001f6a:	482b      	ldr	r0, [pc, #172]	; (8002018 <update_lcd+0x2c0>)
 8001f6c:	f7fe fc36 	bl	80007dc <print>
 8001f70:	e002      	b.n	8001f78 <update_lcd+0x220>
				else
					print("U");
 8001f72:	482a      	ldr	r0, [pc, #168]	; (800201c <update_lcd+0x2c4>)
 8001f74:	f7fe fc32 	bl	80007dc <print>
			for (int j = 0; j < 4; j++) {
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	2b03      	cmp	r3, #3
 8001f82:	dda5      	ble.n	8001ed0 <update_lcd+0x178>
		for (int i = 0; i < 20; i++) {
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	3301      	adds	r3, #1
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2b13      	cmp	r3, #19
 8001f8e:	dd9c      	ble.n	8001eca <update_lcd+0x172>
	}
	else if (pageflag==4){
		about_page();
	}

}
 8001f90:	e027      	b.n	8001fe2 <update_lcd+0x28a>
	else if (change_page==1){
 8001f92:	4b17      	ldr	r3, [pc, #92]	; (8001ff0 <update_lcd+0x298>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d105      	bne.n	8001fa6 <update_lcd+0x24e>
		clear();
 8001f9a:	f7fe fbcd 	bl	8000738 <clear>
		change_page = 0;
 8001f9e:	4b14      	ldr	r3, [pc, #80]	; (8001ff0 <update_lcd+0x298>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
}
 8001fa4:	e01d      	b.n	8001fe2 <update_lcd+0x28a>
	else if (change_page==1){
 8001fa6:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <update_lcd+0x298>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d105      	bne.n	8001fba <update_lcd+0x262>
		clear();
 8001fae:	f7fe fbc3 	bl	8000738 <clear>
		change_page = 0;
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <update_lcd+0x298>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
}
 8001fb8:	e013      	b.n	8001fe2 <update_lcd+0x28a>
	else if (pageflag==1){
 8001fba:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <update_lcd+0x29c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d102      	bne.n	8001fc8 <update_lcd+0x270>
		menu();
 8001fc2:	f000 f897 	bl	80020f4 <menu>
}
 8001fc6:	e00c      	b.n	8001fe2 <update_lcd+0x28a>
	else if (pageflag==3){
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <update_lcd+0x29c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2b03      	cmp	r3, #3
 8001fce:	d102      	bne.n	8001fd6 <update_lcd+0x27e>
		setting_page();
 8001fd0:	f000 f882 	bl	80020d8 <setting_page>
}
 8001fd4:	e005      	b.n	8001fe2 <update_lcd+0x28a>
	else if (pageflag==4){
 8001fd6:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <update_lcd+0x29c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d101      	bne.n	8001fe2 <update_lcd+0x28a>
		about_page();
 8001fde:	f000 f81f 	bl	8002020 <about_page>
}
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	200006f0 	.word	0x200006f0
 8001ff0:	200006fc 	.word	0x200006fc
 8001ff4:	200006ec 	.word	0x200006ec
 8001ff8:	200006f4 	.word	0x200006f4
 8001ffc:	2aaaaaab 	.word	0x2aaaaaab
 8002000:	20000718 	.word	0x20000718
 8002004:	20000098 	.word	0x20000098
 8002008:	2000009c 	.word	0x2000009c
 800200c:	200000a0 	.word	0x200000a0
 8002010:	0800b4e0 	.word	0x0800b4e0
 8002014:	0800b4fc 	.word	0x0800b4fc
 8002018:	0800b500 	.word	0x0800b500
 800201c:	0800b504 	.word	0x0800b504

08002020 <about_page>:
void about_page(){
 8002020:	b580      	push	{r7, lr}
 8002022:	b0b4      	sub	sp, #208	; 0xd0
 8002024:	af02      	add	r7, sp, #8
	setCursor(6, 1);
 8002026:	2101      	movs	r1, #1
 8002028:	2006      	movs	r0, #6
 800202a:	f7fe fb8f 	bl	800074c <setCursor>
	print("POURIA");
 800202e:	4822      	ldr	r0, [pc, #136]	; (80020b8 <about_page+0x98>)
 8002030:	f7fe fbd4 	bl	80007dc <print>
	setCursor(8, 2);
 8002034:	2102      	movs	r1, #2
 8002036:	2008      	movs	r0, #8
 8002038:	f7fe fb88 	bl	800074c <setCursor>
	print("ALI");
 800203c:	481f      	ldr	r0, [pc, #124]	; (80020bc <about_page+0x9c>)
 800203e:	f7fe fbcd 	bl	80007dc <print>
	char timeStr[100];
	char dateStr[100];

	setCursor(5, 3);
 8002042:	2103      	movs	r1, #3
 8002044:	2005      	movs	r0, #5
 8002046:	f7fe fb81 	bl	800074c <setCursor>
	print("          ");
 800204a:	481d      	ldr	r0, [pc, #116]	; (80020c0 <about_page+0xa0>)
 800204c:	f7fe fbc6 	bl	80007dc <print>
	HAL_RTC_GetTime(&hrtc, &mytime, RTC_FORMAT_BIN);
 8002050:	2200      	movs	r2, #0
 8002052:	491c      	ldr	r1, [pc, #112]	; (80020c4 <about_page+0xa4>)
 8002054:	481c      	ldr	r0, [pc, #112]	; (80020c8 <about_page+0xa8>)
 8002056:	f004 fb88 	bl	800676a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &mytime, RTC_FORMAT_BIN);
 800205a:	2200      	movs	r2, #0
 800205c:	4919      	ldr	r1, [pc, #100]	; (80020c4 <about_page+0xa4>)
 800205e:	481a      	ldr	r0, [pc, #104]	; (80020c8 <about_page+0xa8>)
 8002060:	f004 fc65 	bl	800692e <HAL_RTC_GetDate>

	sprintf(timeStr, "%02d:%02d:%02d", mytime.Hours, mytime.Minutes, mytime.Seconds);
 8002064:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <about_page+0xa4>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b16      	ldr	r3, [pc, #88]	; (80020c4 <about_page+0xa4>)
 800206c:	785b      	ldrb	r3, [r3, #1]
 800206e:	4619      	mov	r1, r3
 8002070:	4b14      	ldr	r3, [pc, #80]	; (80020c4 <about_page+0xa4>)
 8002072:	789b      	ldrb	r3, [r3, #2]
 8002074:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	460b      	mov	r3, r1
 800207c:	4913      	ldr	r1, [pc, #76]	; (80020cc <about_page+0xac>)
 800207e:	f007 fb79 	bl	8009774 <siprintf>
	sprintf(dateStr, "%04d:%02d:%02d", mydate.Year, mydate.Month, mydate.Date);
 8002082:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <about_page+0xb0>)
 8002084:	78db      	ldrb	r3, [r3, #3]
 8002086:	461a      	mov	r2, r3
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <about_page+0xb0>)
 800208a:	785b      	ldrb	r3, [r3, #1]
 800208c:	4619      	mov	r1, r3
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <about_page+0xb0>)
 8002090:	789b      	ldrb	r3, [r3, #2]
 8002092:	4638      	mov	r0, r7
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	460b      	mov	r3, r1
 8002098:	490e      	ldr	r1, [pc, #56]	; (80020d4 <about_page+0xb4>)
 800209a:	f007 fb6b 	bl	8009774 <siprintf>

	setCursor(5, 3);
 800209e:	2103      	movs	r1, #3
 80020a0:	2005      	movs	r0, #5
 80020a2:	f7fe fb53 	bl	800074c <setCursor>
	print(timeStr);
 80020a6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7fe fb96 	bl	80007dc <print>

}
 80020b0:	bf00      	nop
 80020b2:	37c8      	adds	r7, #200	; 0xc8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	0800b508 	.word	0x0800b508
 80020bc:	0800b510 	.word	0x0800b510
 80020c0:	0800b514 	.word	0x0800b514
 80020c4:	20000700 	.word	0x20000700
 80020c8:	20000210 	.word	0x20000210
 80020cc:	0800b520 	.word	0x0800b520
 80020d0:	20000714 	.word	0x20000714
 80020d4:	0800b530 	.word	0x0800b530

080020d8 <setting_page>:

void setting_page(){
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
	setCursor(6, 1);
 80020dc:	2101      	movs	r1, #1
 80020de:	2006      	movs	r0, #6
 80020e0:	f7fe fb34 	bl	800074c <setCursor>
	print("KHALI");
 80020e4:	4802      	ldr	r0, [pc, #8]	; (80020f0 <setting_page+0x18>)
 80020e6:	f7fe fb79 	bl	80007dc <print>

}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	0800b540 	.word	0x0800b540

080020f4 <menu>:
//			pageflag = 1;
//
//		}
//}

void menu(){
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0

	setCursor(1, 0);
 80020f8:	2100      	movs	r1, #0
 80020fa:	2001      	movs	r0, #1
 80020fc:	f7fe fb26 	bl	800074c <setCursor>
	print("MENU:");
 8002100:	481f      	ldr	r0, [pc, #124]	; (8002180 <menu+0x8c>)
 8002102:	f7fe fb6b 	bl	80007dc <print>
	setCursor(1, 1);
 8002106:	2101      	movs	r1, #1
 8002108:	2001      	movs	r0, #1
 800210a:	f7fe fb1f 	bl	800074c <setCursor>
	print("PLAY");
 800210e:	481d      	ldr	r0, [pc, #116]	; (8002184 <menu+0x90>)
 8002110:	f7fe fb64 	bl	80007dc <print>
	setCursor(1, 2);
 8002114:	2102      	movs	r1, #2
 8002116:	2001      	movs	r0, #1
 8002118:	f7fe fb18 	bl	800074c <setCursor>
	print("SETTING");
 800211c:	481a      	ldr	r0, [pc, #104]	; (8002188 <menu+0x94>)
 800211e:	f7fe fb5d 	bl	80007dc <print>
	setCursor(1, 3);
 8002122:	2103      	movs	r1, #3
 8002124:	2001      	movs	r0, #1
 8002126:	f7fe fb11 	bl	800074c <setCursor>
	print("ABOUT");
 800212a:	4818      	ldr	r0, [pc, #96]	; (800218c <menu+0x98>)
 800212c:	f7fe fb56 	bl	80007dc <print>
	setCursor(0, 0);
 8002130:	2100      	movs	r1, #0
 8002132:	2000      	movs	r0, #0
 8002134:	f7fe fb0a 	bl	800074c <setCursor>
	print(" ");
 8002138:	4815      	ldr	r0, [pc, #84]	; (8002190 <menu+0x9c>)
 800213a:	f7fe fb4f 	bl	80007dc <print>
	setCursor(0, 1);
 800213e:	2101      	movs	r1, #1
 8002140:	2000      	movs	r0, #0
 8002142:	f7fe fb03 	bl	800074c <setCursor>
	print(" ");
 8002146:	4812      	ldr	r0, [pc, #72]	; (8002190 <menu+0x9c>)
 8002148:	f7fe fb48 	bl	80007dc <print>
	setCursor(0, 2);
 800214c:	2102      	movs	r1, #2
 800214e:	2000      	movs	r0, #0
 8002150:	f7fe fafc 	bl	800074c <setCursor>
	print(" ");
 8002154:	480e      	ldr	r0, [pc, #56]	; (8002190 <menu+0x9c>)
 8002156:	f7fe fb41 	bl	80007dc <print>
	setCursor(0, 3);
 800215a:	2103      	movs	r1, #3
 800215c:	2000      	movs	r0, #0
 800215e:	f7fe faf5 	bl	800074c <setCursor>
	print(" ");
 8002162:	480b      	ldr	r0, [pc, #44]	; (8002190 <menu+0x9c>)
 8002164:	f7fe fb3a 	bl	80007dc <print>
	setCursor(0, menu_curser_r);
 8002168:	4b0a      	ldr	r3, [pc, #40]	; (8002194 <menu+0xa0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4619      	mov	r1, r3
 800216e:	2000      	movs	r0, #0
 8002170:	f7fe faec 	bl	800074c <setCursor>
	print(">");
 8002174:	4808      	ldr	r0, [pc, #32]	; (8002198 <menu+0xa4>)
 8002176:	f7fe fb31 	bl	80007dc <print>

}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	0800b548 	.word	0x0800b548
 8002184:	0800b550 	.word	0x0800b550
 8002188:	0800b558 	.word	0x0800b558
 800218c:	0800b560 	.word	0x0800b560
 8002190:	0800b500 	.word	0x0800b500
 8002194:	20000004 	.word	0x20000004
 8002198:	0800b568 	.word	0x0800b568

0800219c <programLoop>:

void programLoop() {
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
//    seven_segment_refresh();

    update_lcd();
 80021a0:	f7ff fdda 	bl	8001d58 <update_lcd>
}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <HAL_TIM_PeriodElapsedCallback>:
int sev_result = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM4) {
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a1d      	ldr	r2, [pc, #116]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d110      	bne.n	80021dc <HAL_TIM_PeriodElapsedCallback+0x34>
//		update_lcd();
		seven_segment_refresh();
 80021ba:	f7ff faf5 	bl	80017a8 <seven_segment_refresh>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_12);
 80021be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021c2:	481b      	ldr	r0, [pc, #108]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80021c4:	f002 fb66 	bl	8004894 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_11);
 80021c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021cc:	4818      	ldr	r0, [pc, #96]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80021ce:	f002 fb61 	bl	8004894 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10);
 80021d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d6:	4816      	ldr	r0, [pc, #88]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80021d8:	f002 fb5c 	bl	8004894 <HAL_GPIO_TogglePin>

	}
	if(htim->Instance == TIM2){
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e4:	d11e      	bne.n	8002224 <HAL_TIM_PeriodElapsedCallback+0x7c>
		test_shelik();
 80021e6:	f000 f959 	bl	800249c <test_shelik>
		sev_result = player2.arrow * 1000 + player2.health * 100 + player1.arrow * 10 + player1.health;
 80021ea:	4b12      	ldr	r3, [pc, #72]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80021f2:	fb03 f202 	mul.w	r2, r3, r2
 80021f6:	4b0f      	ldr	r3, [pc, #60]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	2164      	movs	r1, #100	; 0x64
 80021fc:	fb01 f303 	mul.w	r3, r1, r3
 8002200:	18d1      	adds	r1, r2, r3
 8002202:	4b0d      	ldr	r3, [pc, #52]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002204:	699a      	ldr	r2, [r3, #24]
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	18ca      	adds	r2, r1, r3
 8002210:	4b09      	ldr	r3, [pc, #36]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	4413      	add	r3, r2
 8002216:	4a09      	ldr	r2, [pc, #36]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002218:	6013      	str	r3, [r2, #0]
		setNumber(sev_result);
 800221a:	4b08      	ldr	r3, [pc, #32]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x94>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff faf0 	bl	8001804 <setNumber>
	}

}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40000800 	.word	0x40000800
 8002230:	48001000 	.word	0x48001000
 8002234:	20000068 	.word	0x20000068
 8002238:	20000048 	.word	0x20000048
 800223c:	20000830 	.word	0x20000830

08002240 <change_dir>:


void change_dir(int player){
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	if (player == 1){
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b01      	cmp	r3, #1
 800224c:	d119      	bne.n	8002282 <change_dir+0x42>
		int new_dir = player1.direction + 1;
 800224e:	4b1e      	ldr	r3, [pc, #120]	; (80022c8 <change_dir+0x88>)
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	3301      	adds	r3, #1
 8002254:	60fb      	str	r3, [r7, #12]
		if(new_dir == 5){
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2b05      	cmp	r3, #5
 800225a:	d101      	bne.n	8002260 <change_dir+0x20>
			new_dir = 1;
 800225c:	2301      	movs	r3, #1
 800225e:	60fb      	str	r3, [r7, #12]
		}
		player1.direction = new_dir;
 8002260:	4a19      	ldr	r2, [pc, #100]	; (80022c8 <change_dir+0x88>)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	60d3      	str	r3, [r2, #12]
		lcd[player1.position_x][player1.position_y] = player1.direction;
 8002266:	4b18      	ldr	r3, [pc, #96]	; (80022c8 <change_dir+0x88>)
 8002268:	68d9      	ldr	r1, [r3, #12]
 800226a:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <change_dir+0x88>)
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	4b16      	ldr	r3, [pc, #88]	; (80022c8 <change_dir+0x88>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	b2c8      	uxtb	r0, r1
 8002274:	4915      	ldr	r1, [pc, #84]	; (80022cc <change_dir+0x8c>)
 8002276:	0092      	lsls	r2, r2, #2
 8002278:	440a      	add	r2, r1
 800227a:	4413      	add	r3, r2
 800227c:	4602      	mov	r2, r0
 800227e:	701a      	strb	r2, [r3, #0]
		}
		player2.direction = new_dir;
		lcd[player2.position_x][player2.position_y] = player2.direction;

	}
}
 8002280:	e01b      	b.n	80022ba <change_dir+0x7a>
	}else if (player == 2){
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b02      	cmp	r3, #2
 8002286:	d118      	bne.n	80022ba <change_dir+0x7a>
		int new_dir = player2.direction + 1;
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <change_dir+0x90>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	3301      	adds	r3, #1
 800228e:	60bb      	str	r3, [r7, #8]
		if(new_dir == 5){
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	2b05      	cmp	r3, #5
 8002294:	d101      	bne.n	800229a <change_dir+0x5a>
			new_dir = 1;
 8002296:	2301      	movs	r3, #1
 8002298:	60bb      	str	r3, [r7, #8]
		player2.direction = new_dir;
 800229a:	4a0d      	ldr	r2, [pc, #52]	; (80022d0 <change_dir+0x90>)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	60d3      	str	r3, [r2, #12]
		lcd[player2.position_x][player2.position_y] = player2.direction;
 80022a0:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <change_dir+0x90>)
 80022a2:	68d9      	ldr	r1, [r3, #12]
 80022a4:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <change_dir+0x90>)
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <change_dir+0x90>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	b2c8      	uxtb	r0, r1
 80022ae:	4907      	ldr	r1, [pc, #28]	; (80022cc <change_dir+0x8c>)
 80022b0:	0092      	lsls	r2, r2, #2
 80022b2:	440a      	add	r2, r1
 80022b4:	4413      	add	r3, r2
 80022b6:	4602      	mov	r2, r0
 80022b8:	701a      	strb	r2, [r3, #0]
}
 80022ba:	bf00      	nop
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	20000048 	.word	0x20000048
 80022cc:	20000718 	.word	0x20000718
 80022d0:	20000068 	.word	0x20000068

080022d4 <boom>:

void boom(int player){
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
//	PWM_Change_Tone(1000, 1000);
	if ((player == 1 && player1.arrow > 0)||(player == 2 && player2.arrow > 0)){
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d103      	bne.n	80022ea <boom+0x16>
 80022e2:	4b4c      	ldr	r3, [pc, #304]	; (8002414 <boom+0x140>)
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	dc08      	bgt.n	80022fc <boom+0x28>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	f040 808d 	bne.w	800240c <boom+0x138>
 80022f2:	4b49      	ldr	r3, [pc, #292]	; (8002418 <boom+0x144>)
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f340 8088 	ble.w	800240c <boom+0x138>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0); //Temp
 80022fc:	2200      	movs	r2, #0
 80022fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002302:	4846      	ldr	r0, [pc, #280]	; (800241c <boom+0x148>)
 8002304:	f002 faae 	bl	8004864 <HAL_GPIO_WritePin>
	int i;
	for(i = 0; i<10;i++){
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	e00d      	b.n	800232a <boom+0x56>
		if(bul[i].active==0)
 800230e:	4944      	ldr	r1, [pc, #272]	; (8002420 <boom+0x14c>)
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	4613      	mov	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	3310      	adds	r3, #16
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d006      	beq.n	8002332 <boom+0x5e>
	for(i = 0; i<10;i++){
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	3301      	adds	r3, #1
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b09      	cmp	r3, #9
 800232e:	ddee      	ble.n	800230e <boom+0x3a>
 8002330:	e000      	b.n	8002334 <boom+0x60>
			break;
 8002332:	bf00      	nop
	}
	bul[i].active = 1;
 8002334:	493a      	ldr	r1, [pc, #232]	; (8002420 <boom+0x14c>)
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	4613      	mov	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	440b      	add	r3, r1
 8002342:	3310      	adds	r3, #16
 8002344:	2201      	movs	r2, #1
 8002346:	601a      	str	r2, [r3, #0]
	if (player == 1){
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d12f      	bne.n	80023ae <boom+0xda>
		bul[i].direction=player1.direction;
 800234e:	4b31      	ldr	r3, [pc, #196]	; (8002414 <boom+0x140>)
 8002350:	68d9      	ldr	r1, [r3, #12]
 8002352:	4833      	ldr	r0, [pc, #204]	; (8002420 <boom+0x14c>)
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4403      	add	r3, r0
 8002360:	330c      	adds	r3, #12
 8002362:	6019      	str	r1, [r3, #0]
		bul[i].position_x=player1.position_x;
 8002364:	4b2b      	ldr	r3, [pc, #172]	; (8002414 <boom+0x140>)
 8002366:	6859      	ldr	r1, [r3, #4]
 8002368:	482d      	ldr	r0, [pc, #180]	; (8002420 <boom+0x14c>)
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4403      	add	r3, r0
 8002376:	3304      	adds	r3, #4
 8002378:	6019      	str	r1, [r3, #0]
		bul[i].position_y=player1.position_y;
 800237a:	4b26      	ldr	r3, [pc, #152]	; (8002414 <boom+0x140>)
 800237c:	6899      	ldr	r1, [r3, #8]
 800237e:	4828      	ldr	r0, [pc, #160]	; (8002420 <boom+0x14c>)
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	4613      	mov	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4403      	add	r3, r0
 800238c:	3308      	adds	r3, #8
 800238e:	6019      	str	r1, [r3, #0]
		bul[i].player_id=1;
 8002390:	4923      	ldr	r1, [pc, #140]	; (8002420 <boom+0x14c>)
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4613      	mov	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	2201      	movs	r2, #1
 80023a0:	601a      	str	r2, [r3, #0]
		player1.arrow--;
 80023a2:	4b1c      	ldr	r3, [pc, #112]	; (8002414 <boom+0x140>)
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	3b01      	subs	r3, #1
 80023a8:	4a1a      	ldr	r2, [pc, #104]	; (8002414 <boom+0x140>)
 80023aa:	6193      	str	r3, [r2, #24]
//	 PWM_Change_Tone(1000, 0);
	}
//entesab be array


}
 80023ac:	e02e      	b.n	800240c <boom+0x138>
		bul[i].direction=player2.direction;
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <boom+0x144>)
 80023b0:	68d9      	ldr	r1, [r3, #12]
 80023b2:	481b      	ldr	r0, [pc, #108]	; (8002420 <boom+0x14c>)
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	4403      	add	r3, r0
 80023c0:	330c      	adds	r3, #12
 80023c2:	6019      	str	r1, [r3, #0]
		bul[i].position_x=player2.position_x;
 80023c4:	4b14      	ldr	r3, [pc, #80]	; (8002418 <boom+0x144>)
 80023c6:	6859      	ldr	r1, [r3, #4]
 80023c8:	4815      	ldr	r0, [pc, #84]	; (8002420 <boom+0x14c>)
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	4613      	mov	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4403      	add	r3, r0
 80023d6:	3304      	adds	r3, #4
 80023d8:	6019      	str	r1, [r3, #0]
		bul[i].position_y=player2.position_y;
 80023da:	4b0f      	ldr	r3, [pc, #60]	; (8002418 <boom+0x144>)
 80023dc:	6899      	ldr	r1, [r3, #8]
 80023de:	4810      	ldr	r0, [pc, #64]	; (8002420 <boom+0x14c>)
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	4613      	mov	r3, r2
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4403      	add	r3, r0
 80023ec:	3308      	adds	r3, #8
 80023ee:	6019      	str	r1, [r3, #0]
		bul[i].player_id=2;
 80023f0:	490b      	ldr	r1, [pc, #44]	; (8002420 <boom+0x14c>)
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4613      	mov	r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	4413      	add	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	2202      	movs	r2, #2
 8002400:	601a      	str	r2, [r3, #0]
		player2.arrow--;
 8002402:	4b05      	ldr	r3, [pc, #20]	; (8002418 <boom+0x144>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	3b01      	subs	r3, #1
 8002408:	4a03      	ldr	r2, [pc, #12]	; (8002418 <boom+0x144>)
 800240a:	6193      	str	r3, [r2, #24]
}
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20000048 	.word	0x20000048
 8002418:	20000068 	.word	0x20000068
 800241c:	48001000 	.word	0x48001000
 8002420:	20000768 	.word	0x20000768

08002424 <collect>:

//int sev_result = 0;
void collect(uint8_t pos, int player){
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	6039      	str	r1, [r7, #0]
 800242e:	71fb      	strb	r3, [r7, #7]
	if (pos == num_extra_bullet){
 8002430:	79fa      	ldrb	r2, [r7, #7]
 8002432:	4b16      	ldr	r3, [pc, #88]	; (800248c <collect+0x68>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	d10e      	bne.n	8002458 <collect+0x34>
		if (player == 1)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d105      	bne.n	800244c <collect+0x28>
			player1.arrow+=1;
 8002440:	4b13      	ldr	r3, [pc, #76]	; (8002490 <collect+0x6c>)
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	3301      	adds	r3, #1
 8002446:	4a12      	ldr	r2, [pc, #72]	; (8002490 <collect+0x6c>)
 8002448:	6193      	str	r3, [r2, #24]
//	int results[4] = {d,c,b,a};
//	seven_segment_set_num(results);

//	sev_result = player2.arrow * 1000 + player2.health * 100 + player1.arrow * 10 + player1.health;
//	setNumber(sev_result);
}
 800244a:	e018      	b.n	800247e <collect+0x5a>
			player2.arrow+=1;
 800244c:	4b11      	ldr	r3, [pc, #68]	; (8002494 <collect+0x70>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	3301      	adds	r3, #1
 8002452:	4a10      	ldr	r2, [pc, #64]	; (8002494 <collect+0x70>)
 8002454:	6193      	str	r3, [r2, #24]
}
 8002456:	e012      	b.n	800247e <collect+0x5a>
	}else if (pos == num_health){
 8002458:	79fa      	ldrb	r2, [r7, #7]
 800245a:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <collect+0x74>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	429a      	cmp	r2, r3
 8002460:	d10d      	bne.n	800247e <collect+0x5a>
		if (player == 1)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d105      	bne.n	8002474 <collect+0x50>
			player1.health+=1;
 8002468:	4b09      	ldr	r3, [pc, #36]	; (8002490 <collect+0x6c>)
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	3301      	adds	r3, #1
 800246e:	4a08      	ldr	r2, [pc, #32]	; (8002490 <collect+0x6c>)
 8002470:	6153      	str	r3, [r2, #20]
}
 8002472:	e004      	b.n	800247e <collect+0x5a>
			player2.health+=1;
 8002474:	4b07      	ldr	r3, [pc, #28]	; (8002494 <collect+0x70>)
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	3301      	adds	r3, #1
 800247a:	4a06      	ldr	r2, [pc, #24]	; (8002494 <collect+0x70>)
 800247c:	6153      	str	r3, [r2, #20]
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	20000098 	.word	0x20000098
 8002490:	20000048 	.word	0x20000048
 8002494:	20000068 	.word	0x20000068
 8002498:	200000a0 	.word	0x200000a0

0800249c <test_shelik>:

void test_shelik(){
 800249c:	b590      	push	{r4, r7, lr}
 800249e:	b08b      	sub	sp, #44	; 0x2c
 80024a0:	af00      	add	r7, sp, #0
	for(int i = 0; i<10;i++){
 80024a2:	2300      	movs	r3, #0
 80024a4:	627b      	str	r3, [r7, #36]	; 0x24
 80024a6:	f000 bcc1 	b.w	8002e2c <test_shelik+0x990>
		if(bul[i].active==1){
 80024aa:	4992      	ldr	r1, [pc, #584]	; (80026f4 <test_shelik+0x258>)
 80024ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ae:	4613      	mov	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4413      	add	r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	440b      	add	r3, r1
 80024b8:	3310      	adds	r3, #16
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	f040 84b2 	bne.w	8002e26 <test_shelik+0x98a>
			//4 -> down
			//check direction
			// check next
			// update position and show
			//active =0
			if(bul[i].direction == 1){
 80024c2:	498c      	ldr	r1, [pc, #560]	; (80026f4 <test_shelik+0x258>)
 80024c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024c6:	4613      	mov	r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	330c      	adds	r3, #12
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	f040 8123 	bne.w	8002720 <test_shelik+0x284>
				if(lcd[bul[i].position_x][bul[i].position_y] == num_arrow){
 80024da:	4986      	ldr	r1, [pc, #536]	; (80026f4 <test_shelik+0x258>)
 80024dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024de:	4613      	mov	r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	440b      	add	r3, r1
 80024e8:	3304      	adds	r3, #4
 80024ea:	6819      	ldr	r1, [r3, #0]
 80024ec:	4881      	ldr	r0, [pc, #516]	; (80026f4 <test_shelik+0x258>)
 80024ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024f0:	4613      	mov	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	4413      	add	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4403      	add	r3, r0
 80024fa:	3308      	adds	r3, #8
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	487e      	ldr	r0, [pc, #504]	; (80026f8 <test_shelik+0x25c>)
 8002500:	008a      	lsls	r2, r1, #2
 8002502:	4402      	add	r2, r0
 8002504:	4413      	add	r3, r2
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	461a      	mov	r2, r3
 800250a:	4b7c      	ldr	r3, [pc, #496]	; (80026fc <test_shelik+0x260>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d117      	bne.n	8002542 <test_shelik+0xa6>
					lcd[bul[i].position_x][bul[i].position_y] = 0;
 8002512:	4978      	ldr	r1, [pc, #480]	; (80026f4 <test_shelik+0x258>)
 8002514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	3304      	adds	r3, #4
 8002522:	6819      	ldr	r1, [r3, #0]
 8002524:	4873      	ldr	r0, [pc, #460]	; (80026f4 <test_shelik+0x258>)
 8002526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4403      	add	r3, r0
 8002532:	3308      	adds	r3, #8
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4870      	ldr	r0, [pc, #448]	; (80026f8 <test_shelik+0x25c>)
 8002538:	008a      	lsls	r2, r1, #2
 800253a:	4402      	add	r2, r0
 800253c:	4413      	add	r3, r2
 800253e:	2200      	movs	r2, #0
 8002540:	701a      	strb	r2, [r3, #0]
				}
				int new_x = bul[i].position_x - 1;
 8002542:	496c      	ldr	r1, [pc, #432]	; (80026f4 <test_shelik+0x258>)
 8002544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002546:	4613      	mov	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	3304      	adds	r3, #4
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	3b01      	subs	r3, #1
 8002556:	60bb      	str	r3, [r7, #8]

				if(new_x >= 0){
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	2b00      	cmp	r3, #0
 800255c:	db27      	blt.n	80025ae <test_shelik+0x112>
					bul[i].position_x = new_x;
 800255e:	4965      	ldr	r1, [pc, #404]	; (80026f4 <test_shelik+0x258>)
 8002560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002562:	4613      	mov	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	3304      	adds	r3, #4
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	601a      	str	r2, [r3, #0]
				}
				else{
					bul[i].active = 0;
					continue;
				}
				int next_element = lcd[bul[i].position_x][bul[i].position_y];
 8002572:	4960      	ldr	r1, [pc, #384]	; (80026f4 <test_shelik+0x258>)
 8002574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002576:	4613      	mov	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4413      	add	r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	440b      	add	r3, r1
 8002580:	3304      	adds	r3, #4
 8002582:	6819      	ldr	r1, [r3, #0]
 8002584:	485b      	ldr	r0, [pc, #364]	; (80026f4 <test_shelik+0x258>)
 8002586:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002588:	4613      	mov	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4413      	add	r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4403      	add	r3, r0
 8002592:	3308      	adds	r3, #8
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4858      	ldr	r0, [pc, #352]	; (80026f8 <test_shelik+0x25c>)
 8002598:	008a      	lsls	r2, r1, #2
 800259a:	4402      	add	r2, r0
 800259c:	4413      	add	r3, r2
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	607b      	str	r3, [r7, #4]
				if(next_element == num_obstacle){
 80025a2:	4b57      	ldr	r3, [pc, #348]	; (8002700 <test_shelik+0x264>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d129      	bne.n	8002600 <test_shelik+0x164>
 80025ac:	e00b      	b.n	80025c6 <test_shelik+0x12a>
					bul[i].active = 0;
 80025ae:	4951      	ldr	r1, [pc, #324]	; (80026f4 <test_shelik+0x258>)
 80025b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025b2:	4613      	mov	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	4413      	add	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	440b      	add	r3, r1
 80025bc:	3310      	adds	r3, #16
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
					continue;
 80025c2:	f000 bc30 	b.w	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 80025c6:	4b4d      	ldr	r3, [pc, #308]	; (80026fc <test_shelik+0x260>)
 80025c8:	681c      	ldr	r4, [r3, #0]
 80025ca:	494a      	ldr	r1, [pc, #296]	; (80026f4 <test_shelik+0x258>)
 80025cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025ce:	4613      	mov	r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	440b      	add	r3, r1
 80025d8:	3304      	adds	r3, #4
 80025da:	6819      	ldr	r1, [r3, #0]
 80025dc:	4845      	ldr	r0, [pc, #276]	; (80026f4 <test_shelik+0x258>)
 80025de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025e0:	4613      	mov	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4403      	add	r3, r0
 80025ea:	3308      	adds	r3, #8
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	b2e4      	uxtb	r4, r4
 80025f0:	4841      	ldr	r0, [pc, #260]	; (80026f8 <test_shelik+0x25c>)
 80025f2:	008a      	lsls	r2, r1, #2
 80025f4:	4402      	add	r2, r0
 80025f6:	4413      	add	r3, r2
 80025f8:	4622      	mov	r2, r4
 80025fa:	701a      	strb	r2, [r3, #0]
 80025fc:	f000 bc13 	b.w	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == num_tank_down || next_element == num_tank_left || next_element == num_tank_right || next_element == num_tank_up){
 8002600:	4b40      	ldr	r3, [pc, #256]	; (8002704 <test_shelik+0x268>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	429a      	cmp	r2, r3
 8002608:	d00e      	beq.n	8002628 <test_shelik+0x18c>
 800260a:	4b3f      	ldr	r3, [pc, #252]	; (8002708 <test_shelik+0x26c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	429a      	cmp	r2, r3
 8002612:	d009      	beq.n	8002628 <test_shelik+0x18c>
 8002614:	4b3d      	ldr	r3, [pc, #244]	; (800270c <test_shelik+0x270>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	429a      	cmp	r2, r3
 800261c:	d004      	beq.n	8002628 <test_shelik+0x18c>
 800261e:	4b3c      	ldr	r3, [pc, #240]	; (8002710 <test_shelik+0x274>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	429a      	cmp	r2, r3
 8002626:	d135      	bne.n	8002694 <test_shelik+0x1f8>
					if(bul[i].player_id == 1){
 8002628:	4932      	ldr	r1, [pc, #200]	; (80026f4 <test_shelik+0x258>)
 800262a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800262c:	4613      	mov	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d110      	bne.n	800265e <test_shelik+0x1c2>
						player2.health--;
 800263c:	4b35      	ldr	r3, [pc, #212]	; (8002714 <test_shelik+0x278>)
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	3b01      	subs	r3, #1
 8002642:	4a34      	ldr	r2, [pc, #208]	; (8002714 <test_shelik+0x278>)
 8002644:	6153      	str	r3, [r2, #20]
						if(player2.health==0){
 8002646:	4b33      	ldr	r3, [pc, #204]	; (8002714 <test_shelik+0x278>)
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <test_shelik+0x1b6>
								endgame();
 800264e:	f000 fc0d 	bl	8002e6c <endgame>
							}
						player1.points++;
 8002652:	4b31      	ldr	r3, [pc, #196]	; (8002718 <test_shelik+0x27c>)
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	3301      	adds	r3, #1
 8002658:	4a2f      	ldr	r2, [pc, #188]	; (8002718 <test_shelik+0x27c>)
 800265a:	6113      	str	r3, [r2, #16]
 800265c:	e00f      	b.n	800267e <test_shelik+0x1e2>
					}
					else{
						player1.health--;
 800265e:	4b2e      	ldr	r3, [pc, #184]	; (8002718 <test_shelik+0x27c>)
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	3b01      	subs	r3, #1
 8002664:	4a2c      	ldr	r2, [pc, #176]	; (8002718 <test_shelik+0x27c>)
 8002666:	6153      	str	r3, [r2, #20]
						if(player1.health==0){
 8002668:	4b2b      	ldr	r3, [pc, #172]	; (8002718 <test_shelik+0x27c>)
 800266a:	695b      	ldr	r3, [r3, #20]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <test_shelik+0x1d8>
							endgame();
 8002670:	f000 fbfc 	bl	8002e6c <endgame>
						}
						player2.points++;
 8002674:	4b27      	ldr	r3, [pc, #156]	; (8002714 <test_shelik+0x278>)
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	3301      	adds	r3, #1
 800267a:	4a26      	ldr	r2, [pc, #152]	; (8002714 <test_shelik+0x278>)
 800267c:	6113      	str	r3, [r2, #16]
					}
					bul[i].active = 0;
 800267e:	491d      	ldr	r1, [pc, #116]	; (80026f4 <test_shelik+0x258>)
 8002680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002682:	4613      	mov	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4413      	add	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	440b      	add	r3, r1
 800268c:	3310      	adds	r3, #16
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
					continue;
 8002692:	e3c8      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == num_wall){
 8002694:	4b21      	ldr	r3, [pc, #132]	; (800271c <test_shelik+0x280>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	429a      	cmp	r2, r3
 800269c:	d10a      	bne.n	80026b4 <test_shelik+0x218>
					bul[i].active = 0;
 800269e:	4915      	ldr	r1, [pc, #84]	; (80026f4 <test_shelik+0x258>)
 80026a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026a2:	4613      	mov	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4413      	add	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	440b      	add	r3, r1
 80026ac:	3310      	adds	r3, #16
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
					continue;
 80026b2:	e3b8      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == 0){
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f040 83b5 	bne.w	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 80026bc:	4b0f      	ldr	r3, [pc, #60]	; (80026fc <test_shelik+0x260>)
 80026be:	681c      	ldr	r4, [r3, #0]
 80026c0:	490c      	ldr	r1, [pc, #48]	; (80026f4 <test_shelik+0x258>)
 80026c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c4:	4613      	mov	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	3304      	adds	r3, #4
 80026d0:	6819      	ldr	r1, [r3, #0]
 80026d2:	4808      	ldr	r0, [pc, #32]	; (80026f4 <test_shelik+0x258>)
 80026d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d6:	4613      	mov	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4413      	add	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4403      	add	r3, r0
 80026e0:	3308      	adds	r3, #8
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	b2e4      	uxtb	r4, r4
 80026e6:	4804      	ldr	r0, [pc, #16]	; (80026f8 <test_shelik+0x25c>)
 80026e8:	008a      	lsls	r2, r1, #2
 80026ea:	4402      	add	r2, r0
 80026ec:	4413      	add	r3, r2
 80026ee:	4622      	mov	r2, r4
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	e398      	b.n	8002e26 <test_shelik+0x98a>
 80026f4:	20000768 	.word	0x20000768
 80026f8:	20000718 	.word	0x20000718
 80026fc:	200000a4 	.word	0x200000a4
 8002700:	200000ac 	.word	0x200000ac
 8002704:	20000094 	.word	0x20000094
 8002708:	20000088 	.word	0x20000088
 800270c:	20000090 	.word	0x20000090
 8002710:	2000008c 	.word	0x2000008c
 8002714:	20000068 	.word	0x20000068
 8002718:	20000048 	.word	0x20000048
 800271c:	200000a8 	.word	0x200000a8

				}

			}
			else if(bul[i].direction == 2){
 8002720:	49a0      	ldr	r1, [pc, #640]	; (80029a4 <test_shelik+0x508>)
 8002722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	330c      	adds	r3, #12
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2b02      	cmp	r3, #2
 8002734:	f040 814c 	bne.w	80029d0 <test_shelik+0x534>
				if(lcd[bul[i].position_x][bul[i].position_y] == num_arrow){
 8002738:	499a      	ldr	r1, [pc, #616]	; (80029a4 <test_shelik+0x508>)
 800273a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800273c:	4613      	mov	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	3304      	adds	r3, #4
 8002748:	6819      	ldr	r1, [r3, #0]
 800274a:	4896      	ldr	r0, [pc, #600]	; (80029a4 <test_shelik+0x508>)
 800274c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800274e:	4613      	mov	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4403      	add	r3, r0
 8002758:	3308      	adds	r3, #8
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4892      	ldr	r0, [pc, #584]	; (80029a8 <test_shelik+0x50c>)
 800275e:	008a      	lsls	r2, r1, #2
 8002760:	4402      	add	r2, r0
 8002762:	4413      	add	r3, r2
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	4b90      	ldr	r3, [pc, #576]	; (80029ac <test_shelik+0x510>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d117      	bne.n	80027a0 <test_shelik+0x304>
					lcd[bul[i].position_x][bul[i].position_y] = 0;
 8002770:	498c      	ldr	r1, [pc, #560]	; (80029a4 <test_shelik+0x508>)
 8002772:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	3304      	adds	r3, #4
 8002780:	6819      	ldr	r1, [r3, #0]
 8002782:	4888      	ldr	r0, [pc, #544]	; (80029a4 <test_shelik+0x508>)
 8002784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	4403      	add	r3, r0
 8002790:	3308      	adds	r3, #8
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4884      	ldr	r0, [pc, #528]	; (80029a8 <test_shelik+0x50c>)
 8002796:	008a      	lsls	r2, r1, #2
 8002798:	4402      	add	r2, r0
 800279a:	4413      	add	r3, r2
 800279c:	2200      	movs	r2, #0
 800279e:	701a      	strb	r2, [r3, #0]
				}

				int new_y = bul[i].position_y - 1;
 80027a0:	4980      	ldr	r1, [pc, #512]	; (80029a4 <test_shelik+0x508>)
 80027a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	3308      	adds	r3, #8
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	613b      	str	r3, [r7, #16]
				if(new_y >= 0){
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	db27      	blt.n	800280c <test_shelik+0x370>
					bul[i].position_y = new_y;
 80027bc:	4979      	ldr	r1, [pc, #484]	; (80029a4 <test_shelik+0x508>)
 80027be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c0:	4613      	mov	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	3308      	adds	r3, #8
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	601a      	str	r2, [r3, #0]
				}
				else{
					bul[i].active = 0;
					continue;
				}
				int next_element = lcd[bul[i].position_x][bul[i].position_y];
 80027d0:	4974      	ldr	r1, [pc, #464]	; (80029a4 <test_shelik+0x508>)
 80027d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d4:	4613      	mov	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4413      	add	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	3304      	adds	r3, #4
 80027e0:	6819      	ldr	r1, [r3, #0]
 80027e2:	4870      	ldr	r0, [pc, #448]	; (80029a4 <test_shelik+0x508>)
 80027e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027e6:	4613      	mov	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4403      	add	r3, r0
 80027f0:	3308      	adds	r3, #8
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	486c      	ldr	r0, [pc, #432]	; (80029a8 <test_shelik+0x50c>)
 80027f6:	008a      	lsls	r2, r1, #2
 80027f8:	4402      	add	r2, r0
 80027fa:	4413      	add	r3, r2
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	60fb      	str	r3, [r7, #12]
				if(next_element == num_obstacle){
 8002800:	4b6b      	ldr	r3, [pc, #428]	; (80029b0 <test_shelik+0x514>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	429a      	cmp	r2, r3
 8002808:	d127      	bne.n	800285a <test_shelik+0x3be>
 800280a:	e00a      	b.n	8002822 <test_shelik+0x386>
					bul[i].active = 0;
 800280c:	4965      	ldr	r1, [pc, #404]	; (80029a4 <test_shelik+0x508>)
 800280e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	3310      	adds	r3, #16
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
					continue;
 8002820:	e301      	b.n	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 8002822:	4b62      	ldr	r3, [pc, #392]	; (80029ac <test_shelik+0x510>)
 8002824:	681c      	ldr	r4, [r3, #0]
 8002826:	495f      	ldr	r1, [pc, #380]	; (80029a4 <test_shelik+0x508>)
 8002828:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800282a:	4613      	mov	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	440b      	add	r3, r1
 8002834:	3304      	adds	r3, #4
 8002836:	6819      	ldr	r1, [r3, #0]
 8002838:	485a      	ldr	r0, [pc, #360]	; (80029a4 <test_shelik+0x508>)
 800283a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800283c:	4613      	mov	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4403      	add	r3, r0
 8002846:	3308      	adds	r3, #8
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	b2e4      	uxtb	r4, r4
 800284c:	4856      	ldr	r0, [pc, #344]	; (80029a8 <test_shelik+0x50c>)
 800284e:	008a      	lsls	r2, r1, #2
 8002850:	4402      	add	r2, r0
 8002852:	4413      	add	r3, r2
 8002854:	4622      	mov	r2, r4
 8002856:	701a      	strb	r2, [r3, #0]
 8002858:	e06b      	b.n	8002932 <test_shelik+0x496>
				}
				else if(next_element == num_tank_down || next_element == num_tank_left || next_element == num_tank_right || next_element == num_tank_up){
 800285a:	4b56      	ldr	r3, [pc, #344]	; (80029b4 <test_shelik+0x518>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	429a      	cmp	r2, r3
 8002862:	d00e      	beq.n	8002882 <test_shelik+0x3e6>
 8002864:	4b54      	ldr	r3, [pc, #336]	; (80029b8 <test_shelik+0x51c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	429a      	cmp	r2, r3
 800286c:	d009      	beq.n	8002882 <test_shelik+0x3e6>
 800286e:	4b53      	ldr	r3, [pc, #332]	; (80029bc <test_shelik+0x520>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	429a      	cmp	r2, r3
 8002876:	d004      	beq.n	8002882 <test_shelik+0x3e6>
 8002878:	4b51      	ldr	r3, [pc, #324]	; (80029c0 <test_shelik+0x524>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	429a      	cmp	r2, r3
 8002880:	d129      	bne.n	80028d6 <test_shelik+0x43a>
					if(bul[i].player_id == 1){
 8002882:	4948      	ldr	r1, [pc, #288]	; (80029a4 <test_shelik+0x508>)
 8002884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002886:	4613      	mov	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	440b      	add	r3, r1
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d10a      	bne.n	80028ac <test_shelik+0x410>
						player2.health--;
 8002896:	4b4b      	ldr	r3, [pc, #300]	; (80029c4 <test_shelik+0x528>)
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	3b01      	subs	r3, #1
 800289c:	4a49      	ldr	r2, [pc, #292]	; (80029c4 <test_shelik+0x528>)
 800289e:	6153      	str	r3, [r2, #20]
						player1.points++;
 80028a0:	4b49      	ldr	r3, [pc, #292]	; (80029c8 <test_shelik+0x52c>)
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	3301      	adds	r3, #1
 80028a6:	4a48      	ldr	r2, [pc, #288]	; (80029c8 <test_shelik+0x52c>)
 80028a8:	6113      	str	r3, [r2, #16]
 80028aa:	e009      	b.n	80028c0 <test_shelik+0x424>
					}
					else{
						player1.health--;
 80028ac:	4b46      	ldr	r3, [pc, #280]	; (80029c8 <test_shelik+0x52c>)
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	4a45      	ldr	r2, [pc, #276]	; (80029c8 <test_shelik+0x52c>)
 80028b4:	6153      	str	r3, [r2, #20]
						player2.points++;
 80028b6:	4b43      	ldr	r3, [pc, #268]	; (80029c4 <test_shelik+0x528>)
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	3301      	adds	r3, #1
 80028bc:	4a41      	ldr	r2, [pc, #260]	; (80029c4 <test_shelik+0x528>)
 80028be:	6113      	str	r3, [r2, #16]
					}
					bul[i].active = 0;
 80028c0:	4938      	ldr	r1, [pc, #224]	; (80029a4 <test_shelik+0x508>)
 80028c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	3310      	adds	r3, #16
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
					continue;
 80028d4:	e2a7      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == num_wall){
 80028d6:	4b3d      	ldr	r3, [pc, #244]	; (80029cc <test_shelik+0x530>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d10a      	bne.n	80028f6 <test_shelik+0x45a>
					bul[i].active = 0;
 80028e0:	4930      	ldr	r1, [pc, #192]	; (80029a4 <test_shelik+0x508>)
 80028e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028e4:	4613      	mov	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	3310      	adds	r3, #16
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
					continue;
 80028f4:	e297      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == 0){
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d11a      	bne.n	8002932 <test_shelik+0x496>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 80028fc:	4b2b      	ldr	r3, [pc, #172]	; (80029ac <test_shelik+0x510>)
 80028fe:	681c      	ldr	r4, [r3, #0]
 8002900:	4928      	ldr	r1, [pc, #160]	; (80029a4 <test_shelik+0x508>)
 8002902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002904:	4613      	mov	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	3304      	adds	r3, #4
 8002910:	6819      	ldr	r1, [r3, #0]
 8002912:	4824      	ldr	r0, [pc, #144]	; (80029a4 <test_shelik+0x508>)
 8002914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	4403      	add	r3, r0
 8002920:	3308      	adds	r3, #8
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	b2e4      	uxtb	r4, r4
 8002926:	4820      	ldr	r0, [pc, #128]	; (80029a8 <test_shelik+0x50c>)
 8002928:	008a      	lsls	r2, r1, #2
 800292a:	4402      	add	r2, r0
 800292c:	4413      	add	r3, r2
 800292e:	4622      	mov	r2, r4
 8002930:	701a      	strb	r2, [r3, #0]

				}
				if(lcd[bul[i].position_x][bul[i].position_y+1] == num_arrow){
 8002932:	491c      	ldr	r1, [pc, #112]	; (80029a4 <test_shelik+0x508>)
 8002934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002936:	4613      	mov	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4413      	add	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	3304      	adds	r3, #4
 8002942:	6819      	ldr	r1, [r3, #0]
 8002944:	4817      	ldr	r0, [pc, #92]	; (80029a4 <test_shelik+0x508>)
 8002946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002948:	4613      	mov	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	4403      	add	r3, r0
 8002952:	3308      	adds	r3, #8
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	3301      	adds	r3, #1
 8002958:	4813      	ldr	r0, [pc, #76]	; (80029a8 <test_shelik+0x50c>)
 800295a:	008a      	lsls	r2, r1, #2
 800295c:	4402      	add	r2, r0
 800295e:	4413      	add	r3, r2
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	461a      	mov	r2, r3
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <test_shelik+0x510>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	429a      	cmp	r2, r3
 800296a:	f040 825c 	bne.w	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y+1] = 0;
 800296e:	490d      	ldr	r1, [pc, #52]	; (80029a4 <test_shelik+0x508>)
 8002970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002972:	4613      	mov	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	3304      	adds	r3, #4
 800297e:	6819      	ldr	r1, [r3, #0]
 8002980:	4808      	ldr	r0, [pc, #32]	; (80029a4 <test_shelik+0x508>)
 8002982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4403      	add	r3, r0
 800298e:	3308      	adds	r3, #8
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	3301      	adds	r3, #1
 8002994:	4804      	ldr	r0, [pc, #16]	; (80029a8 <test_shelik+0x50c>)
 8002996:	008a      	lsls	r2, r1, #2
 8002998:	4402      	add	r2, r0
 800299a:	4413      	add	r3, r2
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
 80029a0:	e241      	b.n	8002e26 <test_shelik+0x98a>
 80029a2:	bf00      	nop
 80029a4:	20000768 	.word	0x20000768
 80029a8:	20000718 	.word	0x20000718
 80029ac:	200000a4 	.word	0x200000a4
 80029b0:	200000ac 	.word	0x200000ac
 80029b4:	20000094 	.word	0x20000094
 80029b8:	20000088 	.word	0x20000088
 80029bc:	20000090 	.word	0x20000090
 80029c0:	2000008c 	.word	0x2000008c
 80029c4:	20000068 	.word	0x20000068
 80029c8:	20000048 	.word	0x20000048
 80029cc:	200000a8 	.word	0x200000a8
			}




			else if(bul[i].direction == 3){
 80029d0:	4985      	ldr	r1, [pc, #532]	; (8002be8 <test_shelik+0x74c>)
 80029d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d4:	4613      	mov	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	440b      	add	r3, r1
 80029de:	330c      	adds	r3, #12
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	f040 8116 	bne.w	8002c14 <test_shelik+0x778>
				if(lcd[bul[i].position_x][bul[i].position_y] == num_arrow){
 80029e8:	497f      	ldr	r1, [pc, #508]	; (8002be8 <test_shelik+0x74c>)
 80029ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ec:	4613      	mov	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	3304      	adds	r3, #4
 80029f8:	6819      	ldr	r1, [r3, #0]
 80029fa:	487b      	ldr	r0, [pc, #492]	; (8002be8 <test_shelik+0x74c>)
 80029fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029fe:	4613      	mov	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	4403      	add	r3, r0
 8002a08:	3308      	adds	r3, #8
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4877      	ldr	r0, [pc, #476]	; (8002bec <test_shelik+0x750>)
 8002a0e:	008a      	lsls	r2, r1, #2
 8002a10:	4402      	add	r2, r0
 8002a12:	4413      	add	r3, r2
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	461a      	mov	r2, r3
 8002a18:	4b75      	ldr	r3, [pc, #468]	; (8002bf0 <test_shelik+0x754>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d117      	bne.n	8002a50 <test_shelik+0x5b4>
					lcd[bul[i].position_x][bul[i].position_y] = 0;
 8002a20:	4971      	ldr	r1, [pc, #452]	; (8002be8 <test_shelik+0x74c>)
 8002a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a24:	4613      	mov	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	3304      	adds	r3, #4
 8002a30:	6819      	ldr	r1, [r3, #0]
 8002a32:	486d      	ldr	r0, [pc, #436]	; (8002be8 <test_shelik+0x74c>)
 8002a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a36:	4613      	mov	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	4413      	add	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4403      	add	r3, r0
 8002a40:	3308      	adds	r3, #8
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4869      	ldr	r0, [pc, #420]	; (8002bec <test_shelik+0x750>)
 8002a46:	008a      	lsls	r2, r1, #2
 8002a48:	4402      	add	r2, r0
 8002a4a:	4413      	add	r3, r2
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
				}
				int new_x = bul[i].position_x + 1;
 8002a50:	4965      	ldr	r1, [pc, #404]	; (8002be8 <test_shelik+0x74c>)
 8002a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a54:	4613      	mov	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	3304      	adds	r3, #4
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3301      	adds	r3, #1
 8002a64:	61bb      	str	r3, [r7, #24]
				if(new_x < 24){
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	2b17      	cmp	r3, #23
 8002a6a:	dc27      	bgt.n	8002abc <test_shelik+0x620>
					bul[i].position_x = new_x;
 8002a6c:	495e      	ldr	r1, [pc, #376]	; (8002be8 <test_shelik+0x74c>)
 8002a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a70:	4613      	mov	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	3304      	adds	r3, #4
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	601a      	str	r2, [r3, #0]
				}
				else{
					bul[i].active = 0;
					continue;
				}
				int next_element = lcd[bul[i].position_x][bul[i].position_y];
 8002a80:	4959      	ldr	r1, [pc, #356]	; (8002be8 <test_shelik+0x74c>)
 8002a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a84:	4613      	mov	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	3304      	adds	r3, #4
 8002a90:	6819      	ldr	r1, [r3, #0]
 8002a92:	4855      	ldr	r0, [pc, #340]	; (8002be8 <test_shelik+0x74c>)
 8002a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a96:	4613      	mov	r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4413      	add	r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	4403      	add	r3, r0
 8002aa0:	3308      	adds	r3, #8
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4851      	ldr	r0, [pc, #324]	; (8002bec <test_shelik+0x750>)
 8002aa6:	008a      	lsls	r2, r1, #2
 8002aa8:	4402      	add	r2, r0
 8002aaa:	4413      	add	r3, r2
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	617b      	str	r3, [r7, #20]
				if(next_element == num_obstacle){
 8002ab0:	4b50      	ldr	r3, [pc, #320]	; (8002bf4 <test_shelik+0x758>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	697a      	ldr	r2, [r7, #20]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d127      	bne.n	8002b0a <test_shelik+0x66e>
 8002aba:	e00a      	b.n	8002ad2 <test_shelik+0x636>
					bul[i].active = 0;
 8002abc:	494a      	ldr	r1, [pc, #296]	; (8002be8 <test_shelik+0x74c>)
 8002abe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	3310      	adds	r3, #16
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
					continue;
 8002ad0:	e1a9      	b.n	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 8002ad2:	4b47      	ldr	r3, [pc, #284]	; (8002bf0 <test_shelik+0x754>)
 8002ad4:	681c      	ldr	r4, [r3, #0]
 8002ad6:	4944      	ldr	r1, [pc, #272]	; (8002be8 <test_shelik+0x74c>)
 8002ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ada:	4613      	mov	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	6819      	ldr	r1, [r3, #0]
 8002ae8:	483f      	ldr	r0, [pc, #252]	; (8002be8 <test_shelik+0x74c>)
 8002aea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aec:	4613      	mov	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4403      	add	r3, r0
 8002af6:	3308      	adds	r3, #8
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	b2e4      	uxtb	r4, r4
 8002afc:	483b      	ldr	r0, [pc, #236]	; (8002bec <test_shelik+0x750>)
 8002afe:	008a      	lsls	r2, r1, #2
 8002b00:	4402      	add	r2, r0
 8002b02:	4413      	add	r3, r2
 8002b04:	4622      	mov	r2, r4
 8002b06:	701a      	strb	r2, [r3, #0]
 8002b08:	e18d      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == num_tank_down || next_element == num_tank_left || next_element == num_tank_right || next_element == num_tank_up){
 8002b0a:	4b3b      	ldr	r3, [pc, #236]	; (8002bf8 <test_shelik+0x75c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d00e      	beq.n	8002b32 <test_shelik+0x696>
 8002b14:	4b39      	ldr	r3, [pc, #228]	; (8002bfc <test_shelik+0x760>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d009      	beq.n	8002b32 <test_shelik+0x696>
 8002b1e:	4b38      	ldr	r3, [pc, #224]	; (8002c00 <test_shelik+0x764>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d004      	beq.n	8002b32 <test_shelik+0x696>
 8002b28:	4b36      	ldr	r3, [pc, #216]	; (8002c04 <test_shelik+0x768>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	697a      	ldr	r2, [r7, #20]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d129      	bne.n	8002b86 <test_shelik+0x6ea>
					if(bul[i].player_id == 1){
 8002b32:	492d      	ldr	r1, [pc, #180]	; (8002be8 <test_shelik+0x74c>)
 8002b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	440b      	add	r3, r1
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d10a      	bne.n	8002b5c <test_shelik+0x6c0>
						player2.health--;
 8002b46:	4b30      	ldr	r3, [pc, #192]	; (8002c08 <test_shelik+0x76c>)
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	4a2e      	ldr	r2, [pc, #184]	; (8002c08 <test_shelik+0x76c>)
 8002b4e:	6153      	str	r3, [r2, #20]
						player1.points++;
 8002b50:	4b2e      	ldr	r3, [pc, #184]	; (8002c0c <test_shelik+0x770>)
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	3301      	adds	r3, #1
 8002b56:	4a2d      	ldr	r2, [pc, #180]	; (8002c0c <test_shelik+0x770>)
 8002b58:	6113      	str	r3, [r2, #16]
 8002b5a:	e009      	b.n	8002b70 <test_shelik+0x6d4>
					}
					else{
						player1.health--;
 8002b5c:	4b2b      	ldr	r3, [pc, #172]	; (8002c0c <test_shelik+0x770>)
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	4a2a      	ldr	r2, [pc, #168]	; (8002c0c <test_shelik+0x770>)
 8002b64:	6153      	str	r3, [r2, #20]
						player2.points++;
 8002b66:	4b28      	ldr	r3, [pc, #160]	; (8002c08 <test_shelik+0x76c>)
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	4a26      	ldr	r2, [pc, #152]	; (8002c08 <test_shelik+0x76c>)
 8002b6e:	6113      	str	r3, [r2, #16]
					}
					bul[i].active = 0;
 8002b70:	491d      	ldr	r1, [pc, #116]	; (8002be8 <test_shelik+0x74c>)
 8002b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b74:	4613      	mov	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	3310      	adds	r3, #16
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
					continue;
 8002b84:	e14f      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == num_wall){
 8002b86:	4b22      	ldr	r3, [pc, #136]	; (8002c10 <test_shelik+0x774>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d10a      	bne.n	8002ba6 <test_shelik+0x70a>
					bul[i].active = 0;
 8002b90:	4915      	ldr	r1, [pc, #84]	; (8002be8 <test_shelik+0x74c>)
 8002b92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	440b      	add	r3, r1
 8002b9e:	3310      	adds	r3, #16
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
					continue;
 8002ba4:	e13f      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == 0){
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f040 813c 	bne.w	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 8002bae:	4b10      	ldr	r3, [pc, #64]	; (8002bf0 <test_shelik+0x754>)
 8002bb0:	681c      	ldr	r4, [r3, #0]
 8002bb2:	490d      	ldr	r1, [pc, #52]	; (8002be8 <test_shelik+0x74c>)
 8002bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	6819      	ldr	r1, [r3, #0]
 8002bc4:	4808      	ldr	r0, [pc, #32]	; (8002be8 <test_shelik+0x74c>)
 8002bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bc8:	4613      	mov	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4403      	add	r3, r0
 8002bd2:	3308      	adds	r3, #8
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	b2e4      	uxtb	r4, r4
 8002bd8:	4804      	ldr	r0, [pc, #16]	; (8002bec <test_shelik+0x750>)
 8002bda:	008a      	lsls	r2, r1, #2
 8002bdc:	4402      	add	r2, r0
 8002bde:	4413      	add	r3, r2
 8002be0:	4622      	mov	r2, r4
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e11f      	b.n	8002e26 <test_shelik+0x98a>
 8002be6:	bf00      	nop
 8002be8:	20000768 	.word	0x20000768
 8002bec:	20000718 	.word	0x20000718
 8002bf0:	200000a4 	.word	0x200000a4
 8002bf4:	200000ac 	.word	0x200000ac
 8002bf8:	20000094 	.word	0x20000094
 8002bfc:	20000088 	.word	0x20000088
 8002c00:	20000090 	.word	0x20000090
 8002c04:	2000008c 	.word	0x2000008c
 8002c08:	20000068 	.word	0x20000068
 8002c0c:	20000048 	.word	0x20000048
 8002c10:	200000a8 	.word	0x200000a8
			}




			else if(bul[i].direction == 4){
 8002c14:	498a      	ldr	r1, [pc, #552]	; (8002e40 <test_shelik+0x9a4>)
 8002c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c18:	4613      	mov	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	330c      	adds	r3, #12
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	f040 80fd 	bne.w	8002e26 <test_shelik+0x98a>
				if(lcd[bul[i].position_x][bul[i].position_y] == num_arrow){
 8002c2c:	4984      	ldr	r1, [pc, #528]	; (8002e40 <test_shelik+0x9a4>)
 8002c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	3304      	adds	r3, #4
 8002c3c:	6819      	ldr	r1, [r3, #0]
 8002c3e:	4880      	ldr	r0, [pc, #512]	; (8002e40 <test_shelik+0x9a4>)
 8002c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c42:	4613      	mov	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4403      	add	r3, r0
 8002c4c:	3308      	adds	r3, #8
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	487c      	ldr	r0, [pc, #496]	; (8002e44 <test_shelik+0x9a8>)
 8002c52:	008a      	lsls	r2, r1, #2
 8002c54:	4402      	add	r2, r0
 8002c56:	4413      	add	r3, r2
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	4b7a      	ldr	r3, [pc, #488]	; (8002e48 <test_shelik+0x9ac>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d117      	bne.n	8002c94 <test_shelik+0x7f8>
					lcd[bul[i].position_x][bul[i].position_y] = 0;
 8002c64:	4976      	ldr	r1, [pc, #472]	; (8002e40 <test_shelik+0x9a4>)
 8002c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	440b      	add	r3, r1
 8002c72:	3304      	adds	r3, #4
 8002c74:	6819      	ldr	r1, [r3, #0]
 8002c76:	4872      	ldr	r0, [pc, #456]	; (8002e40 <test_shelik+0x9a4>)
 8002c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4403      	add	r3, r0
 8002c84:	3308      	adds	r3, #8
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	486e      	ldr	r0, [pc, #440]	; (8002e44 <test_shelik+0x9a8>)
 8002c8a:	008a      	lsls	r2, r1, #2
 8002c8c:	4402      	add	r2, r0
 8002c8e:	4413      	add	r3, r2
 8002c90:	2200      	movs	r2, #0
 8002c92:	701a      	strb	r2, [r3, #0]
				}
				int new_y = bul[i].position_y + 1;
 8002c94:	496a      	ldr	r1, [pc, #424]	; (8002e40 <test_shelik+0x9a4>)
 8002c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c98:	4613      	mov	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	4413      	add	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	3308      	adds	r3, #8
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	623b      	str	r3, [r7, #32]
				if(new_y < 4){
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	dc27      	bgt.n	8002d00 <test_shelik+0x864>
					bul[i].position_y = new_y;
 8002cb0:	4963      	ldr	r1, [pc, #396]	; (8002e40 <test_shelik+0x9a4>)
 8002cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	3308      	adds	r3, #8
 8002cc0:	6a3a      	ldr	r2, [r7, #32]
 8002cc2:	601a      	str	r2, [r3, #0]
				}
				else{
					bul[i].active = 0;
					continue;
				}
				int next_element = lcd[bul[i].position_x][bul[i].position_y];
 8002cc4:	495e      	ldr	r1, [pc, #376]	; (8002e40 <test_shelik+0x9a4>)
 8002cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cc8:	4613      	mov	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	6819      	ldr	r1, [r3, #0]
 8002cd6:	485a      	ldr	r0, [pc, #360]	; (8002e40 <test_shelik+0x9a4>)
 8002cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cda:	4613      	mov	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	4403      	add	r3, r0
 8002ce4:	3308      	adds	r3, #8
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4856      	ldr	r0, [pc, #344]	; (8002e44 <test_shelik+0x9a8>)
 8002cea:	008a      	lsls	r2, r1, #2
 8002cec:	4402      	add	r2, r0
 8002cee:	4413      	add	r3, r2
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	61fb      	str	r3, [r7, #28]
				if(next_element == num_obstacle){
 8002cf4:	4b55      	ldr	r3, [pc, #340]	; (8002e4c <test_shelik+0x9b0>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	69fa      	ldr	r2, [r7, #28]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d127      	bne.n	8002d4e <test_shelik+0x8b2>
 8002cfe:	e00a      	b.n	8002d16 <test_shelik+0x87a>
					bul[i].active = 0;
 8002d00:	494f      	ldr	r1, [pc, #316]	; (8002e40 <test_shelik+0x9a4>)
 8002d02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3310      	adds	r3, #16
 8002d10:	2200      	movs	r2, #0
 8002d12:	601a      	str	r2, [r3, #0]
					continue;
 8002d14:	e087      	b.n	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 8002d16:	4b4c      	ldr	r3, [pc, #304]	; (8002e48 <test_shelik+0x9ac>)
 8002d18:	681c      	ldr	r4, [r3, #0]
 8002d1a:	4949      	ldr	r1, [pc, #292]	; (8002e40 <test_shelik+0x9a4>)
 8002d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d1e:	4613      	mov	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	440b      	add	r3, r1
 8002d28:	3304      	adds	r3, #4
 8002d2a:	6819      	ldr	r1, [r3, #0]
 8002d2c:	4844      	ldr	r0, [pc, #272]	; (8002e40 <test_shelik+0x9a4>)
 8002d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4403      	add	r3, r0
 8002d3a:	3308      	adds	r3, #8
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	b2e4      	uxtb	r4, r4
 8002d40:	4840      	ldr	r0, [pc, #256]	; (8002e44 <test_shelik+0x9a8>)
 8002d42:	008a      	lsls	r2, r1, #2
 8002d44:	4402      	add	r2, r0
 8002d46:	4413      	add	r3, r2
 8002d48:	4622      	mov	r2, r4
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e06b      	b.n	8002e26 <test_shelik+0x98a>

				}
				else if(next_element == num_tank_down || next_element == num_tank_left || next_element == num_tank_right || next_element == num_tank_up){
 8002d4e:	4b40      	ldr	r3, [pc, #256]	; (8002e50 <test_shelik+0x9b4>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	69fa      	ldr	r2, [r7, #28]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d00e      	beq.n	8002d76 <test_shelik+0x8da>
 8002d58:	4b3e      	ldr	r3, [pc, #248]	; (8002e54 <test_shelik+0x9b8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	69fa      	ldr	r2, [r7, #28]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d009      	beq.n	8002d76 <test_shelik+0x8da>
 8002d62:	4b3d      	ldr	r3, [pc, #244]	; (8002e58 <test_shelik+0x9bc>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	69fa      	ldr	r2, [r7, #28]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d004      	beq.n	8002d76 <test_shelik+0x8da>
 8002d6c:	4b3b      	ldr	r3, [pc, #236]	; (8002e5c <test_shelik+0x9c0>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69fa      	ldr	r2, [r7, #28]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d129      	bne.n	8002dca <test_shelik+0x92e>
					if(bul[i].player_id == 1){
 8002d76:	4932      	ldr	r1, [pc, #200]	; (8002e40 <test_shelik+0x9a4>)
 8002d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	440b      	add	r3, r1
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d10a      	bne.n	8002da0 <test_shelik+0x904>
						player2.health--;
 8002d8a:	4b35      	ldr	r3, [pc, #212]	; (8002e60 <test_shelik+0x9c4>)
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	4a33      	ldr	r2, [pc, #204]	; (8002e60 <test_shelik+0x9c4>)
 8002d92:	6153      	str	r3, [r2, #20]
						player1.points++;
 8002d94:	4b33      	ldr	r3, [pc, #204]	; (8002e64 <test_shelik+0x9c8>)
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	4a32      	ldr	r2, [pc, #200]	; (8002e64 <test_shelik+0x9c8>)
 8002d9c:	6113      	str	r3, [r2, #16]
 8002d9e:	e009      	b.n	8002db4 <test_shelik+0x918>
					}
					else{
						player1.health--;
 8002da0:	4b30      	ldr	r3, [pc, #192]	; (8002e64 <test_shelik+0x9c8>)
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	3b01      	subs	r3, #1
 8002da6:	4a2f      	ldr	r2, [pc, #188]	; (8002e64 <test_shelik+0x9c8>)
 8002da8:	6153      	str	r3, [r2, #20]
						player2.points++;
 8002daa:	4b2d      	ldr	r3, [pc, #180]	; (8002e60 <test_shelik+0x9c4>)
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	3301      	adds	r3, #1
 8002db0:	4a2b      	ldr	r2, [pc, #172]	; (8002e60 <test_shelik+0x9c4>)
 8002db2:	6113      	str	r3, [r2, #16]
					}
					bul[i].active = 0;
 8002db4:	4922      	ldr	r1, [pc, #136]	; (8002e40 <test_shelik+0x9a4>)
 8002db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	3310      	adds	r3, #16
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
					continue;
 8002dc8:	e02d      	b.n	8002e26 <test_shelik+0x98a>
				}

				else if(next_element == num_wall){
 8002dca:	4b27      	ldr	r3, [pc, #156]	; (8002e68 <test_shelik+0x9cc>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	69fa      	ldr	r2, [r7, #28]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d10a      	bne.n	8002dea <test_shelik+0x94e>
					bul[i].active = 0;
 8002dd4:	491a      	ldr	r1, [pc, #104]	; (8002e40 <test_shelik+0x9a4>)
 8002dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dd8:	4613      	mov	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	3310      	adds	r3, #16
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
					continue;
 8002de8:	e01d      	b.n	8002e26 <test_shelik+0x98a>
				}
				else if(next_element == 0){
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d11a      	bne.n	8002e26 <test_shelik+0x98a>
					lcd[bul[i].position_x][bul[i].position_y] = num_arrow;
 8002df0:	4b15      	ldr	r3, [pc, #84]	; (8002e48 <test_shelik+0x9ac>)
 8002df2:	681c      	ldr	r4, [r3, #0]
 8002df4:	4912      	ldr	r1, [pc, #72]	; (8002e40 <test_shelik+0x9a4>)
 8002df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df8:	4613      	mov	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	3304      	adds	r3, #4
 8002e04:	6819      	ldr	r1, [r3, #0]
 8002e06:	480e      	ldr	r0, [pc, #56]	; (8002e40 <test_shelik+0x9a4>)
 8002e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4403      	add	r3, r0
 8002e14:	3308      	adds	r3, #8
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	b2e4      	uxtb	r4, r4
 8002e1a:	480a      	ldr	r0, [pc, #40]	; (8002e44 <test_shelik+0x9a8>)
 8002e1c:	008a      	lsls	r2, r1, #2
 8002e1e:	4402      	add	r2, r0
 8002e20:	4413      	add	r3, r2
 8002e22:	4622      	mov	r2, r4
 8002e24:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<10;i++){
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	3301      	adds	r3, #1
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	2b09      	cmp	r3, #9
 8002e30:	f77f ab3b 	ble.w	80024aa <test_shelik+0xe>


			}
		}
	}
}
 8002e34:	bf00      	nop
 8002e36:	bf00      	nop
 8002e38:	372c      	adds	r7, #44	; 0x2c
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd90      	pop	{r4, r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000768 	.word	0x20000768
 8002e44:	20000718 	.word	0x20000718
 8002e48:	200000a4 	.word	0x200000a4
 8002e4c:	200000ac 	.word	0x200000ac
 8002e50:	20000094 	.word	0x20000094
 8002e54:	20000088 	.word	0x20000088
 8002e58:	20000090 	.word	0x20000090
 8002e5c:	2000008c 	.word	0x2000008c
 8002e60:	20000068 	.word	0x20000068
 8002e64:	20000048 	.word	0x20000048
 8002e68:	200000a8 	.word	0x200000a8

08002e6c <endgame>:
void endgame(){
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0

	}
	else{

	}
}
 8002e70:	bf00      	nop
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
	...

08002e7c <move>:


void move(int player){
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b094      	sub	sp, #80	; 0x50
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
	int dir;

	if (player == 1){
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	f040 8148 	bne.w	800311c <move+0x2a0>
		dir = player1.direction;
 8002e8c:	4b9f      	ldr	r3, [pc, #636]	; (800310c <move+0x290>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (dir == 1){
 8002e92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d14b      	bne.n	8002f30 <move+0xb4>
			int curr_col = player1.position_x;
 8002e98:	4b9c      	ldr	r3, [pc, #624]	; (800310c <move+0x290>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	613b      	str	r3, [r7, #16]
			int curr_row = player1.position_y;
 8002e9e:	4b9b      	ldr	r3, [pc, #620]	; (800310c <move+0x290>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	60fb      	str	r3, [r7, #12]
			if(curr_col - 1 >= 0 && lcd[curr_col - 1][curr_row] != num_obstacle && lcd[curr_col - 1][curr_row] != num_wall){
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	f340 8275 	ble.w	8003396 <move+0x51a>
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	4a97      	ldr	r2, [pc, #604]	; (8003110 <move+0x294>)
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	441a      	add	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	4413      	add	r3, r2
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4b95      	ldr	r3, [pc, #596]	; (8003114 <move+0x298>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	f000 8267 	beq.w	8003396 <move+0x51a>
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	4a90      	ldr	r2, [pc, #576]	; (8003110 <move+0x294>)
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	441a      	add	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4b8f      	ldr	r3, [pc, #572]	; (8003118 <move+0x29c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	f000 8259 	beq.w	8003396 <move+0x51a>
				collect(lcd[curr_col - 1][curr_row], 1); //TODO add prizes
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	4a89      	ldr	r2, [pc, #548]	; (8003110 <move+0x294>)
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	441a      	add	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff fa94 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 8002efc:	4a84      	ldr	r2, [pc, #528]	; (8003110 <move+0x294>)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	441a      	add	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4413      	add	r3, r2
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
				lcd[curr_col - 1][curr_row] = player1.direction;
 8002f0c:	4b7f      	ldr	r3, [pc, #508]	; (800310c <move+0x290>)
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	b2d1      	uxtb	r1, r2
 8002f16:	4a7e      	ldr	r2, [pc, #504]	; (8003110 <move+0x294>)
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	441a      	add	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4413      	add	r3, r2
 8002f20:	460a      	mov	r2, r1
 8002f22:	701a      	strb	r2, [r3, #0]
				player1.position_x = player1.position_x - 1;
 8002f24:	4b79      	ldr	r3, [pc, #484]	; (800310c <move+0x290>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	4a78      	ldr	r2, [pc, #480]	; (800310c <move+0x290>)
 8002f2c:	6053      	str	r3, [r2, #4]
				lcd[curr_col][curr_row + 1] = player2.direction;
				player2.position_y = player2.position_y + 1;
			}
		}
	}
}
 8002f2e:	e232      	b.n	8003396 <move+0x51a>
		}else if (dir == 2){
 8002f30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d14b      	bne.n	8002fce <move+0x152>
			int curr_col = player1.position_x;
 8002f36:	4b75      	ldr	r3, [pc, #468]	; (800310c <move+0x290>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	61bb      	str	r3, [r7, #24]
			int curr_row = player1.position_y;
 8002f3c:	4b73      	ldr	r3, [pc, #460]	; (800310c <move+0x290>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	617b      	str	r3, [r7, #20]
			if(curr_row - 1 >= 0 && lcd[curr_col][curr_row - 1] != num_obstacle && lcd[curr_col][curr_row - 1] != num_wall){
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f340 8226 	ble.w	8003396 <move+0x51a>
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	4970      	ldr	r1, [pc, #448]	; (8003110 <move+0x294>)
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	0092      	lsls	r2, r2, #2
 8002f54:	440a      	add	r2, r1
 8002f56:	4413      	add	r3, r2
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	4b6d      	ldr	r3, [pc, #436]	; (8003114 <move+0x298>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	f000 8218 	beq.w	8003396 <move+0x51a>
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	4969      	ldr	r1, [pc, #420]	; (8003110 <move+0x294>)
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	0092      	lsls	r2, r2, #2
 8002f70:	440a      	add	r2, r1
 8002f72:	4413      	add	r3, r2
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	4b67      	ldr	r3, [pc, #412]	; (8003118 <move+0x29c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	f000 820a 	beq.w	8003396 <move+0x51a>
				collect(lcd[curr_col][curr_row - 1], 1); //TODO add prizes
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	3b01      	subs	r3, #1
 8002f86:	4962      	ldr	r1, [pc, #392]	; (8003110 <move+0x294>)
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	0092      	lsls	r2, r2, #2
 8002f8c:	440a      	add	r2, r1
 8002f8e:	4413      	add	r3, r2
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2101      	movs	r1, #1
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff fa45 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 8002f9a:	4a5d      	ldr	r2, [pc, #372]	; (8003110 <move+0x294>)
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	441a      	add	r2, r3
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
				lcd[curr_col][curr_row - 1] = player1.direction;
 8002faa:	4b58      	ldr	r3, [pc, #352]	; (800310c <move+0x290>)
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b2d0      	uxtb	r0, r2
 8002fb4:	4956      	ldr	r1, [pc, #344]	; (8003110 <move+0x294>)
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	0092      	lsls	r2, r2, #2
 8002fba:	440a      	add	r2, r1
 8002fbc:	4413      	add	r3, r2
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	701a      	strb	r2, [r3, #0]
				player1.position_y = player1.position_y - 1;
 8002fc2:	4b52      	ldr	r3, [pc, #328]	; (800310c <move+0x290>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	4a50      	ldr	r2, [pc, #320]	; (800310c <move+0x290>)
 8002fca:	6093      	str	r3, [r2, #8]
}
 8002fcc:	e1e3      	b.n	8003396 <move+0x51a>
		}else if (dir == 3){
 8002fce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fd0:	2b03      	cmp	r3, #3
 8002fd2:	d14b      	bne.n	800306c <move+0x1f0>
			int curr_col = player1.position_x;
 8002fd4:	4b4d      	ldr	r3, [pc, #308]	; (800310c <move+0x290>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	623b      	str	r3, [r7, #32]
			int curr_row = player1.position_y;
 8002fda:	4b4c      	ldr	r3, [pc, #304]	; (800310c <move+0x290>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	61fb      	str	r3, [r7, #28]
			if(curr_col + 1 <= 19 && lcd[curr_col + 1][curr_row] != num_obstacle && lcd[curr_col + 1][curr_row] != num_wall){
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	2b12      	cmp	r3, #18
 8002fe4:	f300 81d7 	bgt.w	8003396 <move+0x51a>
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	3301      	adds	r3, #1
 8002fec:	4a48      	ldr	r2, [pc, #288]	; (8003110 <move+0x294>)
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	441a      	add	r2, r3
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	4b46      	ldr	r3, [pc, #280]	; (8003114 <move+0x298>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	f000 81c9 	beq.w	8003396 <move+0x51a>
 8003004:	6a3b      	ldr	r3, [r7, #32]
 8003006:	3301      	adds	r3, #1
 8003008:	4a41      	ldr	r2, [pc, #260]	; (8003110 <move+0x294>)
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	441a      	add	r2, r3
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	4413      	add	r3, r2
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	461a      	mov	r2, r3
 8003016:	4b40      	ldr	r3, [pc, #256]	; (8003118 <move+0x29c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	f000 81bb 	beq.w	8003396 <move+0x51a>
				collect(lcd[curr_col + 1][curr_row], 1); //TODO add prizes
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	3301      	adds	r3, #1
 8003024:	4a3a      	ldr	r2, [pc, #232]	; (8003110 <move+0x294>)
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	441a      	add	r2, r3
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	4413      	add	r3, r2
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2101      	movs	r1, #1
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff f9f6 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 8003038:	4a35      	ldr	r2, [pc, #212]	; (8003110 <move+0x294>)
 800303a:	6a3b      	ldr	r3, [r7, #32]
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	441a      	add	r2, r3
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	4413      	add	r3, r2
 8003044:	2200      	movs	r2, #0
 8003046:	701a      	strb	r2, [r3, #0]
				lcd[curr_col + 1][curr_row] = player1.direction;
 8003048:	4b30      	ldr	r3, [pc, #192]	; (800310c <move+0x290>)
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	3301      	adds	r3, #1
 8003050:	b2d1      	uxtb	r1, r2
 8003052:	4a2f      	ldr	r2, [pc, #188]	; (8003110 <move+0x294>)
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	441a      	add	r2, r3
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	4413      	add	r3, r2
 800305c:	460a      	mov	r2, r1
 800305e:	701a      	strb	r2, [r3, #0]
				player1.position_x = player1.position_x + 1;
 8003060:	4b2a      	ldr	r3, [pc, #168]	; (800310c <move+0x290>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	3301      	adds	r3, #1
 8003066:	4a29      	ldr	r2, [pc, #164]	; (800310c <move+0x290>)
 8003068:	6053      	str	r3, [r2, #4]
}
 800306a:	e194      	b.n	8003396 <move+0x51a>
		}else if (dir == 4){
 800306c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800306e:	2b04      	cmp	r3, #4
 8003070:	f040 8191 	bne.w	8003396 <move+0x51a>
			int curr_col = player1.position_x;
 8003074:	4b25      	ldr	r3, [pc, #148]	; (800310c <move+0x290>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	62bb      	str	r3, [r7, #40]	; 0x28
			int curr_row = player1.position_y;
 800307a:	4b24      	ldr	r3, [pc, #144]	; (800310c <move+0x290>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	627b      	str	r3, [r7, #36]	; 0x24
			if(curr_row + 1 <= 3 && lcd[curr_col][curr_row + 1] != num_obstacle && lcd[curr_col][curr_row + 1] != num_wall){
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	2b02      	cmp	r3, #2
 8003084:	f300 8187 	bgt.w	8003396 <move+0x51a>
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	3301      	adds	r3, #1
 800308c:	4920      	ldr	r1, [pc, #128]	; (8003110 <move+0x294>)
 800308e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003090:	0092      	lsls	r2, r2, #2
 8003092:	440a      	add	r2, r1
 8003094:	4413      	add	r3, r2
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	461a      	mov	r2, r3
 800309a:	4b1e      	ldr	r3, [pc, #120]	; (8003114 <move+0x298>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	429a      	cmp	r2, r3
 80030a0:	f000 8179 	beq.w	8003396 <move+0x51a>
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	3301      	adds	r3, #1
 80030a8:	4919      	ldr	r1, [pc, #100]	; (8003110 <move+0x294>)
 80030aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030ac:	0092      	lsls	r2, r2, #2
 80030ae:	440a      	add	r2, r1
 80030b0:	4413      	add	r3, r2
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	461a      	mov	r2, r3
 80030b6:	4b18      	ldr	r3, [pc, #96]	; (8003118 <move+0x29c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	f000 816b 	beq.w	8003396 <move+0x51a>
				collect(lcd[curr_col][curr_row + 1], 1); //TODO add prizes
 80030c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c2:	3301      	adds	r3, #1
 80030c4:	4912      	ldr	r1, [pc, #72]	; (8003110 <move+0x294>)
 80030c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030c8:	0092      	lsls	r2, r2, #2
 80030ca:	440a      	add	r2, r1
 80030cc:	4413      	add	r3, r2
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff f9a6 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 80030d8:	4a0d      	ldr	r2, [pc, #52]	; (8003110 <move+0x294>)
 80030da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	441a      	add	r2, r3
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	4413      	add	r3, r2
 80030e4:	2200      	movs	r2, #0
 80030e6:	701a      	strb	r2, [r3, #0]
				lcd[curr_col][curr_row + 1] = player1.direction;
 80030e8:	4b08      	ldr	r3, [pc, #32]	; (800310c <move+0x290>)
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ee:	3301      	adds	r3, #1
 80030f0:	b2d0      	uxtb	r0, r2
 80030f2:	4907      	ldr	r1, [pc, #28]	; (8003110 <move+0x294>)
 80030f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030f6:	0092      	lsls	r2, r2, #2
 80030f8:	440a      	add	r2, r1
 80030fa:	4413      	add	r3, r2
 80030fc:	4602      	mov	r2, r0
 80030fe:	701a      	strb	r2, [r3, #0]
				player1.position_y = player1.position_y + 1;
 8003100:	4b02      	ldr	r3, [pc, #8]	; (800310c <move+0x290>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	3301      	adds	r3, #1
 8003106:	4a01      	ldr	r2, [pc, #4]	; (800310c <move+0x290>)
 8003108:	6093      	str	r3, [r2, #8]
}
 800310a:	e144      	b.n	8003396 <move+0x51a>
 800310c:	20000048 	.word	0x20000048
 8003110:	20000718 	.word	0x20000718
 8003114:	200000ac 	.word	0x200000ac
 8003118:	200000a8 	.word	0x200000a8
	}else if (player == 2){
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b02      	cmp	r3, #2
 8003120:	f040 8139 	bne.w	8003396 <move+0x51a>
		dir = player2.direction;
 8003124:	4b9e      	ldr	r3, [pc, #632]	; (80033a0 <move+0x524>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (dir == 1){
 800312a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800312c:	2b01      	cmp	r3, #1
 800312e:	d14b      	bne.n	80031c8 <move+0x34c>
			int curr_col = player2.position_x;
 8003130:	4b9b      	ldr	r3, [pc, #620]	; (80033a0 <move+0x524>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	633b      	str	r3, [r7, #48]	; 0x30
			int curr_row = player2.position_y;
 8003136:	4b9a      	ldr	r3, [pc, #616]	; (80033a0 <move+0x524>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(curr_col - 1 >= 0 && lcd[curr_col - 1][curr_row] != num_obstacle && lcd[curr_col - 1][curr_row] != num_wall){
 800313c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313e:	2b00      	cmp	r3, #0
 8003140:	f340 8129 	ble.w	8003396 <move+0x51a>
 8003144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003146:	3b01      	subs	r3, #1
 8003148:	4a96      	ldr	r2, [pc, #600]	; (80033a4 <move+0x528>)
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	441a      	add	r2, r3
 800314e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003150:	4413      	add	r3, r2
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	461a      	mov	r2, r3
 8003156:	4b94      	ldr	r3, [pc, #592]	; (80033a8 <move+0x52c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	429a      	cmp	r2, r3
 800315c:	f000 811b 	beq.w	8003396 <move+0x51a>
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	3b01      	subs	r3, #1
 8003164:	4a8f      	ldr	r2, [pc, #572]	; (80033a4 <move+0x528>)
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	441a      	add	r2, r3
 800316a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800316c:	4413      	add	r3, r2
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	461a      	mov	r2, r3
 8003172:	4b8e      	ldr	r3, [pc, #568]	; (80033ac <move+0x530>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	429a      	cmp	r2, r3
 8003178:	f000 810d 	beq.w	8003396 <move+0x51a>
				collect(lcd[curr_col - 1][curr_row], 2); //TODO add prizes
 800317c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800317e:	3b01      	subs	r3, #1
 8003180:	4a88      	ldr	r2, [pc, #544]	; (80033a4 <move+0x528>)
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	441a      	add	r2, r3
 8003186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003188:	4413      	add	r3, r2
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	2102      	movs	r1, #2
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff f948 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 8003194:	4a83      	ldr	r2, [pc, #524]	; (80033a4 <move+0x528>)
 8003196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	441a      	add	r2, r3
 800319c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319e:	4413      	add	r3, r2
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
				lcd[curr_col - 1][curr_row] = player2.direction;
 80031a4:	4b7e      	ldr	r3, [pc, #504]	; (80033a0 <move+0x524>)
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b2d1      	uxtb	r1, r2
 80031ae:	4a7d      	ldr	r2, [pc, #500]	; (80033a4 <move+0x528>)
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	441a      	add	r2, r3
 80031b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031b6:	4413      	add	r3, r2
 80031b8:	460a      	mov	r2, r1
 80031ba:	701a      	strb	r2, [r3, #0]
				player2.position_x = player2.position_x - 1;
 80031bc:	4b78      	ldr	r3, [pc, #480]	; (80033a0 <move+0x524>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	3b01      	subs	r3, #1
 80031c2:	4a77      	ldr	r2, [pc, #476]	; (80033a0 <move+0x524>)
 80031c4:	6053      	str	r3, [r2, #4]
}
 80031c6:	e0e6      	b.n	8003396 <move+0x51a>
		}else if (dir == 2){
 80031c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d14b      	bne.n	8003266 <move+0x3ea>
			int curr_col = player2.position_x;
 80031ce:	4b74      	ldr	r3, [pc, #464]	; (80033a0 <move+0x524>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	63bb      	str	r3, [r7, #56]	; 0x38
			int curr_row = player2.position_y;
 80031d4:	4b72      	ldr	r3, [pc, #456]	; (80033a0 <move+0x524>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	637b      	str	r3, [r7, #52]	; 0x34
			if(curr_row - 1 >= 0 && lcd[curr_col][curr_row - 1] != num_obstacle && lcd[curr_col][curr_row - 1] != num_wall){
 80031da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f340 80da 	ble.w	8003396 <move+0x51a>
 80031e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031e4:	3b01      	subs	r3, #1
 80031e6:	496f      	ldr	r1, [pc, #444]	; (80033a4 <move+0x528>)
 80031e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031ea:	0092      	lsls	r2, r2, #2
 80031ec:	440a      	add	r2, r1
 80031ee:	4413      	add	r3, r2
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	461a      	mov	r2, r3
 80031f4:	4b6c      	ldr	r3, [pc, #432]	; (80033a8 <move+0x52c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	f000 80cc 	beq.w	8003396 <move+0x51a>
 80031fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003200:	3b01      	subs	r3, #1
 8003202:	4968      	ldr	r1, [pc, #416]	; (80033a4 <move+0x528>)
 8003204:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003206:	0092      	lsls	r2, r2, #2
 8003208:	440a      	add	r2, r1
 800320a:	4413      	add	r3, r2
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	461a      	mov	r2, r3
 8003210:	4b66      	ldr	r3, [pc, #408]	; (80033ac <move+0x530>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	429a      	cmp	r2, r3
 8003216:	f000 80be 	beq.w	8003396 <move+0x51a>
				collect(lcd[curr_col][curr_row - 1], 2); //TODO add prizes
 800321a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800321c:	3b01      	subs	r3, #1
 800321e:	4961      	ldr	r1, [pc, #388]	; (80033a4 <move+0x528>)
 8003220:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003222:	0092      	lsls	r2, r2, #2
 8003224:	440a      	add	r2, r1
 8003226:	4413      	add	r3, r2
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	2102      	movs	r1, #2
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff f8f9 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 8003232:	4a5c      	ldr	r2, [pc, #368]	; (80033a4 <move+0x528>)
 8003234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	441a      	add	r2, r3
 800323a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800323c:	4413      	add	r3, r2
 800323e:	2200      	movs	r2, #0
 8003240:	701a      	strb	r2, [r3, #0]
				lcd[curr_col][curr_row - 1] = player2.direction;
 8003242:	4b57      	ldr	r3, [pc, #348]	; (80033a0 <move+0x524>)
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003248:	3b01      	subs	r3, #1
 800324a:	b2d0      	uxtb	r0, r2
 800324c:	4955      	ldr	r1, [pc, #340]	; (80033a4 <move+0x528>)
 800324e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003250:	0092      	lsls	r2, r2, #2
 8003252:	440a      	add	r2, r1
 8003254:	4413      	add	r3, r2
 8003256:	4602      	mov	r2, r0
 8003258:	701a      	strb	r2, [r3, #0]
				player2.position_y = player2.position_y - 1;
 800325a:	4b51      	ldr	r3, [pc, #324]	; (80033a0 <move+0x524>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	3b01      	subs	r3, #1
 8003260:	4a4f      	ldr	r2, [pc, #316]	; (80033a0 <move+0x524>)
 8003262:	6093      	str	r3, [r2, #8]
}
 8003264:	e097      	b.n	8003396 <move+0x51a>
		}else if (dir == 3){
 8003266:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003268:	2b03      	cmp	r3, #3
 800326a:	d149      	bne.n	8003300 <move+0x484>
			int curr_col = player2.position_x;
 800326c:	4b4c      	ldr	r3, [pc, #304]	; (80033a0 <move+0x524>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	643b      	str	r3, [r7, #64]	; 0x40
			int curr_row = player2.position_y;
 8003272:	4b4b      	ldr	r3, [pc, #300]	; (80033a0 <move+0x524>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	63fb      	str	r3, [r7, #60]	; 0x3c
			if(curr_col + 1 <= 19 && lcd[curr_col + 1][curr_row] != num_obstacle && lcd[curr_col + 1][curr_row] != num_wall){
 8003278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800327a:	2b12      	cmp	r3, #18
 800327c:	f300 808b 	bgt.w	8003396 <move+0x51a>
 8003280:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003282:	3301      	adds	r3, #1
 8003284:	4a47      	ldr	r2, [pc, #284]	; (80033a4 <move+0x528>)
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	441a      	add	r2, r3
 800328a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800328c:	4413      	add	r3, r2
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	461a      	mov	r2, r3
 8003292:	4b45      	ldr	r3, [pc, #276]	; (80033a8 <move+0x52c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d07d      	beq.n	8003396 <move+0x51a>
 800329a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800329c:	3301      	adds	r3, #1
 800329e:	4a41      	ldr	r2, [pc, #260]	; (80033a4 <move+0x528>)
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	441a      	add	r2, r3
 80032a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032a6:	4413      	add	r3, r2
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	4b3f      	ldr	r3, [pc, #252]	; (80033ac <move+0x530>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d070      	beq.n	8003396 <move+0x51a>
				collect(lcd[curr_col + 1][curr_row], 2); //TODO add prizes
 80032b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032b6:	3301      	adds	r3, #1
 80032b8:	4a3a      	ldr	r2, [pc, #232]	; (80033a4 <move+0x528>)
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	441a      	add	r2, r3
 80032be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032c0:	4413      	add	r3, r2
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2102      	movs	r1, #2
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7ff f8ac 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 80032cc:	4a35      	ldr	r2, [pc, #212]	; (80033a4 <move+0x528>)
 80032ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	441a      	add	r2, r3
 80032d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032d6:	4413      	add	r3, r2
 80032d8:	2200      	movs	r2, #0
 80032da:	701a      	strb	r2, [r3, #0]
				lcd[curr_col + 1][curr_row] = player2.direction;
 80032dc:	4b30      	ldr	r3, [pc, #192]	; (80033a0 <move+0x524>)
 80032de:	68da      	ldr	r2, [r3, #12]
 80032e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032e2:	3301      	adds	r3, #1
 80032e4:	b2d1      	uxtb	r1, r2
 80032e6:	4a2f      	ldr	r2, [pc, #188]	; (80033a4 <move+0x528>)
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	441a      	add	r2, r3
 80032ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032ee:	4413      	add	r3, r2
 80032f0:	460a      	mov	r2, r1
 80032f2:	701a      	strb	r2, [r3, #0]
				player2.position_x = player2.position_x + 1;
 80032f4:	4b2a      	ldr	r3, [pc, #168]	; (80033a0 <move+0x524>)
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	3301      	adds	r3, #1
 80032fa:	4a29      	ldr	r2, [pc, #164]	; (80033a0 <move+0x524>)
 80032fc:	6053      	str	r3, [r2, #4]
}
 80032fe:	e04a      	b.n	8003396 <move+0x51a>
		}else if (dir == 4){
 8003300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003302:	2b04      	cmp	r3, #4
 8003304:	d147      	bne.n	8003396 <move+0x51a>
			int curr_col = player2.position_x;
 8003306:	4b26      	ldr	r3, [pc, #152]	; (80033a0 <move+0x524>)
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	64bb      	str	r3, [r7, #72]	; 0x48
			int curr_row = player2.position_y;
 800330c:	4b24      	ldr	r3, [pc, #144]	; (80033a0 <move+0x524>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	647b      	str	r3, [r7, #68]	; 0x44
			if(curr_row + 1 <= 3 && lcd[curr_col][curr_row + 1] != num_obstacle && lcd[curr_col][curr_row + 1] != num_wall){
 8003312:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003314:	2b02      	cmp	r3, #2
 8003316:	dc3e      	bgt.n	8003396 <move+0x51a>
 8003318:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800331a:	3301      	adds	r3, #1
 800331c:	4921      	ldr	r1, [pc, #132]	; (80033a4 <move+0x528>)
 800331e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003320:	0092      	lsls	r2, r2, #2
 8003322:	440a      	add	r2, r1
 8003324:	4413      	add	r3, r2
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	461a      	mov	r2, r3
 800332a:	4b1f      	ldr	r3, [pc, #124]	; (80033a8 <move+0x52c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	429a      	cmp	r2, r3
 8003330:	d031      	beq.n	8003396 <move+0x51a>
 8003332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003334:	3301      	adds	r3, #1
 8003336:	491b      	ldr	r1, [pc, #108]	; (80033a4 <move+0x528>)
 8003338:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800333a:	0092      	lsls	r2, r2, #2
 800333c:	440a      	add	r2, r1
 800333e:	4413      	add	r3, r2
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	461a      	mov	r2, r3
 8003344:	4b19      	ldr	r3, [pc, #100]	; (80033ac <move+0x530>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	429a      	cmp	r2, r3
 800334a:	d024      	beq.n	8003396 <move+0x51a>
				collect(lcd[curr_col][curr_row + 1], 2); //TODO add prizes
 800334c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800334e:	3301      	adds	r3, #1
 8003350:	4914      	ldr	r1, [pc, #80]	; (80033a4 <move+0x528>)
 8003352:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003354:	0092      	lsls	r2, r2, #2
 8003356:	440a      	add	r2, r1
 8003358:	4413      	add	r3, r2
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2102      	movs	r1, #2
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff f860 	bl	8002424 <collect>
				lcd[curr_col][curr_row] = 0;
 8003364:	4a0f      	ldr	r2, [pc, #60]	; (80033a4 <move+0x528>)
 8003366:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	441a      	add	r2, r3
 800336c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800336e:	4413      	add	r3, r2
 8003370:	2200      	movs	r2, #0
 8003372:	701a      	strb	r2, [r3, #0]
				lcd[curr_col][curr_row + 1] = player2.direction;
 8003374:	4b0a      	ldr	r3, [pc, #40]	; (80033a0 <move+0x524>)
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800337a:	3301      	adds	r3, #1
 800337c:	b2d0      	uxtb	r0, r2
 800337e:	4909      	ldr	r1, [pc, #36]	; (80033a4 <move+0x528>)
 8003380:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003382:	0092      	lsls	r2, r2, #2
 8003384:	440a      	add	r2, r1
 8003386:	4413      	add	r3, r2
 8003388:	4602      	mov	r2, r0
 800338a:	701a      	strb	r2, [r3, #0]
				player2.position_y = player2.position_y + 1;
 800338c:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <move+0x524>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	3301      	adds	r3, #1
 8003392:	4a03      	ldr	r2, [pc, #12]	; (80033a0 <move+0x524>)
 8003394:	6093      	str	r3, [r2, #8]
}
 8003396:	bf00      	nop
 8003398:	3750      	adds	r7, #80	; 0x50
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000068 	.word	0x20000068
 80033a4:	20000718 	.word	0x20000718
 80033a8:	200000ac 	.word	0x200000ac
 80033ac:	200000a8 	.word	0x200000a8

080033b0 <uart_rx_enable_it>:

char character;
char input[50];
int  index_arr = 0;

void uart_rx_enable_it(void) {
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3, &character, 1);
 80033b4:	2201      	movs	r2, #1
 80033b6:	4903      	ldr	r1, [pc, #12]	; (80033c4 <uart_rx_enable_it+0x14>)
 80033b8:	4803      	ldr	r0, [pc, #12]	; (80033c8 <uart_rx_enable_it+0x18>)
 80033ba:	f004 ff55 	bl	8008268 <HAL_UART_Receive_IT>
}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000834 	.word	0x20000834
 80033c8:	20000378 	.word	0x20000378

080033cc <HAL_UART_RxCpltCallback>:


int mute_flag = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b0cc      	sub	sp, #304	; 0x130
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80033d6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80033da:	6018      	str	r0, [r3, #0]
	char data[100];
    char prefix1[] = "[name1]:";
 80033dc:	4aa9      	ldr	r2, [pc, #676]	; (8003684 <HAL_UART_RxCpltCallback+0x2b8>)
 80033de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80033e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80033e4:	c303      	stmia	r3!, {r0, r1}
 80033e6:	701a      	strb	r2, [r3, #0]
    char prefix2[] = "[name2]:";
 80033e8:	4aa7      	ldr	r2, [pc, #668]	; (8003688 <HAL_UART_RxCpltCallback+0x2bc>)
 80033ea:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80033ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80033f0:	c303      	stmia	r3!, {r0, r1}
 80033f2:	701a      	strb	r2, [r3, #0]
    char prefix3[] = "[mute]:";
 80033f4:	4aa5      	ldr	r2, [pc, #660]	; (800368c <HAL_UART_RxCpltCallback+0x2c0>)
 80033f6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80033fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033fe:	e883 0003 	stmia.w	r3, {r0, r1}
    char prefix4[] = "[arrow]:";
 8003402:	4aa3      	ldr	r2, [pc, #652]	; (8003690 <HAL_UART_RxCpltCallback+0x2c4>)
 8003404:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003408:	ca07      	ldmia	r2, {r0, r1, r2}
 800340a:	c303      	stmia	r3!, {r0, r1}
 800340c:	701a      	strb	r2, [r3, #0]
    char prefix5[] = "[health]:";
 800340e:	4aa1      	ldr	r2, [pc, #644]	; (8003694 <HAL_UART_RxCpltCallback+0x2c8>)
 8003410:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003414:	ca07      	ldmia	r2, {r0, r1, r2}
 8003416:	c303      	stmia	r3!, {r0, r1}
 8003418:	801a      	strh	r2, [r3, #0]
    int temp;

    if (huart->Instance == USART3){
 800341a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800341e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a9c      	ldr	r2, [pc, #624]	; (8003698 <HAL_UART_RxCpltCallback+0x2cc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	f040 81b8 	bne.w	800379e <HAL_UART_RxCpltCallback+0x3d2>

    	if(character != 10){
 800342e:	4b9b      	ldr	r3, [pc, #620]	; (800369c <HAL_UART_RxCpltCallback+0x2d0>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b0a      	cmp	r3, #10
 8003434:	d009      	beq.n	800344a <HAL_UART_RxCpltCallback+0x7e>
    		input[index_arr++] = character;
 8003436:	4b9a      	ldr	r3, [pc, #616]	; (80036a0 <HAL_UART_RxCpltCallback+0x2d4>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	1c5a      	adds	r2, r3, #1
 800343c:	4998      	ldr	r1, [pc, #608]	; (80036a0 <HAL_UART_RxCpltCallback+0x2d4>)
 800343e:	600a      	str	r2, [r1, #0]
 8003440:	4a96      	ldr	r2, [pc, #600]	; (800369c <HAL_UART_RxCpltCallback+0x2d0>)
 8003442:	7811      	ldrb	r1, [r2, #0]
 8003444:	4a97      	ldr	r2, [pc, #604]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 8003446:	54d1      	strb	r1, [r2, r3]
 8003448:	e1a9      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
    	}else{
    		input[index_arr++] = '\0';
 800344a:	4b95      	ldr	r3, [pc, #596]	; (80036a0 <HAL_UART_RxCpltCallback+0x2d4>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	4993      	ldr	r1, [pc, #588]	; (80036a0 <HAL_UART_RxCpltCallback+0x2d4>)
 8003452:	600a      	str	r2, [r1, #0]
 8003454:	4a93      	ldr	r2, [pc, #588]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 8003456:	2100      	movs	r1, #0
 8003458:	54d1      	strb	r1, [r2, r3]
			index_arr = 0;
 800345a:	4b91      	ldr	r3, [pc, #580]	; (80036a0 <HAL_UART_RxCpltCallback+0x2d4>)
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
			int value;
//			HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
//			sprintf(timeStr, "%02d:%02d:%02d", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds);
			if (strncmp(input, prefix1, strlen(prefix1)) == 0){ //name1
 8003460:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003464:	4618      	mov	r0, r3
 8003466:	f7fc feb3 	bl	80001d0 <strlen>
 800346a:	4602      	mov	r2, r0
 800346c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003470:	4619      	mov	r1, r3
 8003472:	488c      	ldr	r0, [pc, #560]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 8003474:	f006 fa0f 	bl	8009896 <strncmp>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d126      	bne.n	80034cc <HAL_UART_RxCpltCallback+0x100>
				if (sscanf(input + strlen(prefix1), "%c", &player1.player_name) == 1) {
 800347e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003482:	4618      	mov	r0, r3
 8003484:	f7fc fea4 	bl	80001d0 <strlen>
 8003488:	4603      	mov	r3, r0
 800348a:	4a86      	ldr	r2, [pc, #536]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 800348c:	4413      	add	r3, r2
 800348e:	4a86      	ldr	r2, [pc, #536]	; (80036a8 <HAL_UART_RxCpltCallback+0x2dc>)
 8003490:	4986      	ldr	r1, [pc, #536]	; (80036ac <HAL_UART_RxCpltCallback+0x2e0>)
 8003492:	4618      	mov	r0, r3
 8003494:	f006 f98e 	bl	80097b4 <siscanf>
 8003498:	4603      	mov	r3, r0
 800349a:	2b01      	cmp	r3, #1
 800349c:	f040 817f 	bne.w	800379e <HAL_UART_RxCpltCallback+0x3d2>
					char data[100];
					int n = sprintf(data, "saved %c \n", player1.player_name);
 80034a0:	4b81      	ldr	r3, [pc, #516]	; (80036a8 <HAL_UART_RxCpltCallback+0x2dc>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	461a      	mov	r2, r3
 80034a6:	f107 0308 	add.w	r3, r7, #8
 80034aa:	4981      	ldr	r1, [pc, #516]	; (80036b0 <HAL_UART_RxCpltCallback+0x2e4>)
 80034ac:	4618      	mov	r0, r3
 80034ae:	f006 f961 	bl	8009774 <siprintf>
 80034b2:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
					HAL_UART_Transmit(&huart3, data, n, 1000);
 80034b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	f107 0108 	add.w	r1, r7, #8
 80034c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034c4:	487b      	ldr	r0, [pc, #492]	; (80036b4 <HAL_UART_RxCpltCallback+0x2e8>)
 80034c6:	f004 fe45 	bl	8008154 <HAL_UART_Transmit>
 80034ca:	e168      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
				}
			}else if (strncmp(input, prefix2, strlen(prefix2)) == 0){ //name2
 80034cc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7fc fe7d 	bl	80001d0 <strlen>
 80034d6:	4602      	mov	r2, r0
 80034d8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80034dc:	4619      	mov	r1, r3
 80034de:	4871      	ldr	r0, [pc, #452]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 80034e0:	f006 f9d9 	bl	8009896 <strncmp>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d126      	bne.n	8003538 <HAL_UART_RxCpltCallback+0x16c>
				if (sscanf(input + strlen(prefix2), "%c", &player2.player_name) == 1) {
 80034ea:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7fc fe6e 	bl	80001d0 <strlen>
 80034f4:	4603      	mov	r3, r0
 80034f6:	4a6b      	ldr	r2, [pc, #428]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 80034f8:	4413      	add	r3, r2
 80034fa:	4a6f      	ldr	r2, [pc, #444]	; (80036b8 <HAL_UART_RxCpltCallback+0x2ec>)
 80034fc:	496b      	ldr	r1, [pc, #428]	; (80036ac <HAL_UART_RxCpltCallback+0x2e0>)
 80034fe:	4618      	mov	r0, r3
 8003500:	f006 f958 	bl	80097b4 <siscanf>
 8003504:	4603      	mov	r3, r0
 8003506:	2b01      	cmp	r3, #1
 8003508:	f040 8149 	bne.w	800379e <HAL_UART_RxCpltCallback+0x3d2>
					char data[100];
					int n = sprintf(data, "saved %c \n", player2.player_name);
 800350c:	4b6a      	ldr	r3, [pc, #424]	; (80036b8 <HAL_UART_RxCpltCallback+0x2ec>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	f107 0308 	add.w	r3, r7, #8
 8003516:	4966      	ldr	r1, [pc, #408]	; (80036b0 <HAL_UART_RxCpltCallback+0x2e4>)
 8003518:	4618      	mov	r0, r3
 800351a:	f006 f92b 	bl	8009774 <siprintf>
 800351e:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
					HAL_UART_Transmit(&huart3, data, n, 1000);
 8003522:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003526:	b29a      	uxth	r2, r3
 8003528:	f107 0108 	add.w	r1, r7, #8
 800352c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003530:	4860      	ldr	r0, [pc, #384]	; (80036b4 <HAL_UART_RxCpltCallback+0x2e8>)
 8003532:	f004 fe0f 	bl	8008154 <HAL_UART_Transmit>
 8003536:	e132      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
				}
			}else if (strncmp(input, prefix3, strlen(prefix3)) == 0){ //name2
 8003538:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800353c:	4618      	mov	r0, r3
 800353e:	f7fc fe47 	bl	80001d0 <strlen>
 8003542:	4602      	mov	r2, r0
 8003544:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003548:	4619      	mov	r1, r3
 800354a:	4856      	ldr	r0, [pc, #344]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 800354c:	f006 f9a3 	bl	8009896 <strncmp>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d142      	bne.n	80035dc <HAL_UART_RxCpltCallback+0x210>
				if (sscanf(input + strlen(prefix3), "%d", &temp) == 1) {
 8003556:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800355a:	4618      	mov	r0, r3
 800355c:	f7fc fe38 	bl	80001d0 <strlen>
 8003560:	4603      	mov	r3, r0
 8003562:	4a50      	ldr	r2, [pc, #320]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 8003564:	4413      	add	r3, r2
 8003566:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800356a:	4954      	ldr	r1, [pc, #336]	; (80036bc <HAL_UART_RxCpltCallback+0x2f0>)
 800356c:	4618      	mov	r0, r3
 800356e:	f006 f921 	bl	80097b4 <siscanf>
 8003572:	4603      	mov	r3, r0
 8003574:	2b01      	cmp	r3, #1
 8003576:	f040 8112 	bne.w	800379e <HAL_UART_RxCpltCallback+0x3d2>
					if (temp >= 0 && temp <=1){
 800357a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800357c:	2b00      	cmp	r3, #0
 800357e:	db1a      	blt.n	80035b6 <HAL_UART_RxCpltCallback+0x1ea>
 8003580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003582:	2b01      	cmp	r3, #1
 8003584:	dc17      	bgt.n	80035b6 <HAL_UART_RxCpltCallback+0x1ea>
						mute_flag = temp;
 8003586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003588:	4a4d      	ldr	r2, [pc, #308]	; (80036c0 <HAL_UART_RxCpltCallback+0x2f4>)
 800358a:	6013      	str	r3, [r2, #0]
						char data[100];
						int n = sprintf(data, "mute: %d\n", mute_flag);
 800358c:	4b4c      	ldr	r3, [pc, #304]	; (80036c0 <HAL_UART_RxCpltCallback+0x2f4>)
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	f107 0308 	add.w	r3, r7, #8
 8003594:	494b      	ldr	r1, [pc, #300]	; (80036c4 <HAL_UART_RxCpltCallback+0x2f8>)
 8003596:	4618      	mov	r0, r3
 8003598:	f006 f8ec 	bl	8009774 <siprintf>
 800359c:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
						HAL_UART_Transmit(&huart3, data, n, 1000);
 80035a0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	f107 0108 	add.w	r1, r7, #8
 80035aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035ae:	4841      	ldr	r0, [pc, #260]	; (80036b4 <HAL_UART_RxCpltCallback+0x2e8>)
 80035b0:	f004 fdd0 	bl	8008154 <HAL_UART_Transmit>
					if (temp >= 0 && temp <=1){
 80035b4:	e0f3      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
					}else{
						char data[100];
						int n = sprintf(data, "Error mute flag\n");
 80035b6:	f107 0308 	add.w	r3, r7, #8
 80035ba:	4943      	ldr	r1, [pc, #268]	; (80036c8 <HAL_UART_RxCpltCallback+0x2fc>)
 80035bc:	4618      	mov	r0, r3
 80035be:	f006 f8d9 	bl	8009774 <siprintf>
 80035c2:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
						HAL_UART_Transmit(&huart3, data, n, 1000);
 80035c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	f107 0108 	add.w	r1, r7, #8
 80035d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035d4:	4837      	ldr	r0, [pc, #220]	; (80036b4 <HAL_UART_RxCpltCallback+0x2e8>)
 80035d6:	f004 fdbd 	bl	8008154 <HAL_UART_Transmit>
 80035da:	e0e0      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
					}
				}
			}else if (strncmp(input, prefix4, strlen(prefix4)) == 0){ //name2
 80035dc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fc fdf5 	bl	80001d0 <strlen>
 80035e6:	4602      	mov	r2, r0
 80035e8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80035ec:	4619      	mov	r1, r3
 80035ee:	482d      	ldr	r0, [pc, #180]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 80035f0:	f006 f951 	bl	8009896 <strncmp>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d16c      	bne.n	80036d4 <HAL_UART_RxCpltCallback+0x308>
				if (sscanf(input + strlen(prefix4), "%d", &temp) == 1) {
 80035fa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fc fde6 	bl	80001d0 <strlen>
 8003604:	4603      	mov	r3, r0
 8003606:	4a27      	ldr	r2, [pc, #156]	; (80036a4 <HAL_UART_RxCpltCallback+0x2d8>)
 8003608:	4413      	add	r3, r2
 800360a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800360e:	492b      	ldr	r1, [pc, #172]	; (80036bc <HAL_UART_RxCpltCallback+0x2f0>)
 8003610:	4618      	mov	r0, r3
 8003612:	f006 f8cf 	bl	80097b4 <siscanf>
 8003616:	4603      	mov	r3, r0
 8003618:	2b01      	cmp	r3, #1
 800361a:	f040 80c0 	bne.w	800379e <HAL_UART_RxCpltCallback+0x3d2>
					if (temp >= 1 && temp <= 9){
 800361e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003620:	2b00      	cmp	r3, #0
 8003622:	dd1c      	ble.n	800365e <HAL_UART_RxCpltCallback+0x292>
 8003624:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003626:	2b09      	cmp	r3, #9
 8003628:	dc19      	bgt.n	800365e <HAL_UART_RxCpltCallback+0x292>
						player1.arrow = temp;
 800362a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800362c:	4a1e      	ldr	r2, [pc, #120]	; (80036a8 <HAL_UART_RxCpltCallback+0x2dc>)
 800362e:	6193      	str	r3, [r2, #24]
						player2.arrow = temp;
 8003630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003632:	4a21      	ldr	r2, [pc, #132]	; (80036b8 <HAL_UART_RxCpltCallback+0x2ec>)
 8003634:	6193      	str	r3, [r2, #24]
						char data[100];
						int n = sprintf(data, "Arrow number is: %d\n", temp);
 8003636:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003638:	f107 0308 	add.w	r3, r7, #8
 800363c:	4923      	ldr	r1, [pc, #140]	; (80036cc <HAL_UART_RxCpltCallback+0x300>)
 800363e:	4618      	mov	r0, r3
 8003640:	f006 f898 	bl	8009774 <siprintf>
 8003644:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
						HAL_UART_Transmit(&huart3, data, n, 1000);
 8003648:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800364c:	b29a      	uxth	r2, r3
 800364e:	f107 0108 	add.w	r1, r7, #8
 8003652:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003656:	4817      	ldr	r0, [pc, #92]	; (80036b4 <HAL_UART_RxCpltCallback+0x2e8>)
 8003658:	f004 fd7c 	bl	8008154 <HAL_UART_Transmit>
					if (temp >= 1 && temp <= 9){
 800365c:	e09f      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
					}else{
						char data[100];
						int n = sprintf(data, "Error arrow number\n");
 800365e:	f107 0308 	add.w	r3, r7, #8
 8003662:	491b      	ldr	r1, [pc, #108]	; (80036d0 <HAL_UART_RxCpltCallback+0x304>)
 8003664:	4618      	mov	r0, r3
 8003666:	f006 f885 	bl	8009774 <siprintf>
 800366a:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
						HAL_UART_Transmit(&huart3, data, n, 1000);
 800366e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003672:	b29a      	uxth	r2, r3
 8003674:	f107 0108 	add.w	r1, r7, #8
 8003678:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800367c:	480d      	ldr	r0, [pc, #52]	; (80036b4 <HAL_UART_RxCpltCallback+0x2e8>)
 800367e:	f004 fd69 	bl	8008154 <HAL_UART_Transmit>
 8003682:	e08c      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
 8003684:	0800b610 	.word	0x0800b610
 8003688:	0800b61c 	.word	0x0800b61c
 800368c:	0800b628 	.word	0x0800b628
 8003690:	0800b630 	.word	0x0800b630
 8003694:	0800b63c 	.word	0x0800b63c
 8003698:	40004800 	.word	0x40004800
 800369c:	20000834 	.word	0x20000834
 80036a0:	2000086c 	.word	0x2000086c
 80036a4:	20000838 	.word	0x20000838
 80036a8:	20000048 	.word	0x20000048
 80036ac:	0800b56c 	.word	0x0800b56c
 80036b0:	0800b570 	.word	0x0800b570
 80036b4:	20000378 	.word	0x20000378
 80036b8:	20000068 	.word	0x20000068
 80036bc:	0800b57c 	.word	0x0800b57c
 80036c0:	20000870 	.word	0x20000870
 80036c4:	0800b580 	.word	0x0800b580
 80036c8:	0800b58c 	.word	0x0800b58c
 80036cc:	0800b5a0 	.word	0x0800b5a0
 80036d0:	0800b5b8 	.word	0x0800b5b8
					}
				}
			}else if (strncmp(input, prefix5, strlen(prefix5)) == 0){ //name2
 80036d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fc fd79 	bl	80001d0 <strlen>
 80036de:	4602      	mov	r2, r0
 80036e0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80036e4:	4619      	mov	r1, r3
 80036e6:	4831      	ldr	r0, [pc, #196]	; (80037ac <HAL_UART_RxCpltCallback+0x3e0>)
 80036e8:	f006 f8d5 	bl	8009896 <strncmp>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d143      	bne.n	800377a <HAL_UART_RxCpltCallback+0x3ae>
				if (sscanf(input + strlen(prefix5), "%d", &temp) == 1) {
 80036f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fc fd6a 	bl	80001d0 <strlen>
 80036fc:	4603      	mov	r3, r0
 80036fe:	4a2b      	ldr	r2, [pc, #172]	; (80037ac <HAL_UART_RxCpltCallback+0x3e0>)
 8003700:	4413      	add	r3, r2
 8003702:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8003706:	492a      	ldr	r1, [pc, #168]	; (80037b0 <HAL_UART_RxCpltCallback+0x3e4>)
 8003708:	4618      	mov	r0, r3
 800370a:	f006 f853 	bl	80097b4 <siscanf>
 800370e:	4603      	mov	r3, r0
 8003710:	2b01      	cmp	r3, #1
 8003712:	d144      	bne.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
					if (temp >= 1 && temp <= 9){
 8003714:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003716:	2b00      	cmp	r3, #0
 8003718:	dd1c      	ble.n	8003754 <HAL_UART_RxCpltCallback+0x388>
 800371a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800371c:	2b09      	cmp	r3, #9
 800371e:	dc19      	bgt.n	8003754 <HAL_UART_RxCpltCallback+0x388>
						player1.health = temp;
 8003720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003722:	4a24      	ldr	r2, [pc, #144]	; (80037b4 <HAL_UART_RxCpltCallback+0x3e8>)
 8003724:	6153      	str	r3, [r2, #20]
						player2.health = temp;
 8003726:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003728:	4a23      	ldr	r2, [pc, #140]	; (80037b8 <HAL_UART_RxCpltCallback+0x3ec>)
 800372a:	6153      	str	r3, [r2, #20]
						char data[100];
						int n = sprintf(data, "Health number is: %d\n", temp);
 800372c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800372e:	f107 0308 	add.w	r3, r7, #8
 8003732:	4922      	ldr	r1, [pc, #136]	; (80037bc <HAL_UART_RxCpltCallback+0x3f0>)
 8003734:	4618      	mov	r0, r3
 8003736:	f006 f81d 	bl	8009774 <siprintf>
 800373a:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
						HAL_UART_Transmit(&huart3, data, n, 1000);
 800373e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003742:	b29a      	uxth	r2, r3
 8003744:	f107 0108 	add.w	r1, r7, #8
 8003748:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800374c:	481c      	ldr	r0, [pc, #112]	; (80037c0 <HAL_UART_RxCpltCallback+0x3f4>)
 800374e:	f004 fd01 	bl	8008154 <HAL_UART_Transmit>
					if (temp >= 1 && temp <= 9){
 8003752:	e024      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
					}else{
						char data[100];
						int n = sprintf(data, "Error health number\n");
 8003754:	f107 0308 	add.w	r3, r7, #8
 8003758:	491a      	ldr	r1, [pc, #104]	; (80037c4 <HAL_UART_RxCpltCallback+0x3f8>)
 800375a:	4618      	mov	r0, r3
 800375c:	f006 f80a 	bl	8009774 <siprintf>
 8003760:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
						HAL_UART_Transmit(&huart3, data, n, 1000);
 8003764:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003768:	b29a      	uxth	r2, r3
 800376a:	f107 0108 	add.w	r1, r7, #8
 800376e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003772:	4813      	ldr	r0, [pc, #76]	; (80037c0 <HAL_UART_RxCpltCallback+0x3f4>)
 8003774:	f004 fcee 	bl	8008154 <HAL_UART_Transmit>
 8003778:	e011      	b.n	800379e <HAL_UART_RxCpltCallback+0x3d2>
					}
				}
			}else{
				int n = sprintf(data, "[ERR] Not valid\n");
 800377a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800377e:	4912      	ldr	r1, [pc, #72]	; (80037c8 <HAL_UART_RxCpltCallback+0x3fc>)
 8003780:	4618      	mov	r0, r3
 8003782:	f005 fff7 	bl	8009774 <siprintf>
 8003786:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
				HAL_UART_Transmit(&huart3, data, n, 1000);
 800378a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800378e:	b29a      	uxth	r2, r3
 8003790:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 8003794:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003798:	4809      	ldr	r0, [pc, #36]	; (80037c0 <HAL_UART_RxCpltCallback+0x3f4>)
 800379a:	f004 fcdb 	bl	8008154 <HAL_UART_Transmit>
//				HAL_UART_Transmit(&huart3, data, n, 1000);
//			}
//			}
		}
    	}
		uart_rx_enable_it();
 800379e:	f7ff fe07 	bl	80033b0 <uart_rx_enable_it>
}
 80037a2:	bf00      	nop
 80037a4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20000838 	.word	0x20000838
 80037b0:	0800b57c 	.word	0x0800b57c
 80037b4:	20000048 	.word	0x20000048
 80037b8:	20000068 	.word	0x20000068
 80037bc:	0800b5cc 	.word	0x0800b5cc
 80037c0:	20000378 	.word	0x20000378
 80037c4:	0800b5e4 	.word	0x0800b5e4
 80037c8:	0800b5fc 	.word	0x0800b5fc

080037cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037d2:	4b0f      	ldr	r3, [pc, #60]	; (8003810 <HAL_MspInit+0x44>)
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	4a0e      	ldr	r2, [pc, #56]	; (8003810 <HAL_MspInit+0x44>)
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	6193      	str	r3, [r2, #24]
 80037de:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <HAL_MspInit+0x44>)
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	607b      	str	r3, [r7, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037ea:	4b09      	ldr	r3, [pc, #36]	; (8003810 <HAL_MspInit+0x44>)
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	4a08      	ldr	r2, [pc, #32]	; (8003810 <HAL_MspInit+0x44>)
 80037f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f4:	61d3      	str	r3, [r2, #28]
 80037f6:	4b06      	ldr	r3, [pc, #24]	; (8003810 <HAL_MspInit+0x44>)
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003802:	2007      	movs	r0, #7
 8003804:	f000 fde4 	bl	80043d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003808:	bf00      	nop
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40021000 	.word	0x40021000

08003814 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b08a      	sub	sp, #40	; 0x28
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800381c:	f107 0314 	add.w	r3, r7, #20
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	605a      	str	r2, [r3, #4]
 8003826:	609a      	str	r2, [r3, #8]
 8003828:	60da      	str	r2, [r3, #12]
 800382a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a17      	ldr	r2, [pc, #92]	; (8003890 <HAL_I2C_MspInit+0x7c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d127      	bne.n	8003886 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003836:	4b17      	ldr	r3, [pc, #92]	; (8003894 <HAL_I2C_MspInit+0x80>)
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	4a16      	ldr	r2, [pc, #88]	; (8003894 <HAL_I2C_MspInit+0x80>)
 800383c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003840:	6153      	str	r3, [r2, #20]
 8003842:	4b14      	ldr	r3, [pc, #80]	; (8003894 <HAL_I2C_MspInit+0x80>)
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800384a:	613b      	str	r3, [r7, #16]
 800384c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800384e:	23c0      	movs	r3, #192	; 0xc0
 8003850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003852:	2312      	movs	r3, #18
 8003854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003856:	2301      	movs	r3, #1
 8003858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800385a:	2303      	movs	r3, #3
 800385c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800385e:	2304      	movs	r3, #4
 8003860:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003862:	f107 0314 	add.w	r3, r7, #20
 8003866:	4619      	mov	r1, r3
 8003868:	480b      	ldr	r0, [pc, #44]	; (8003898 <HAL_I2C_MspInit+0x84>)
 800386a:	f000 fe69 	bl	8004540 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800386e:	4b09      	ldr	r3, [pc, #36]	; (8003894 <HAL_I2C_MspInit+0x80>)
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	4a08      	ldr	r2, [pc, #32]	; (8003894 <HAL_I2C_MspInit+0x80>)
 8003874:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003878:	61d3      	str	r3, [r2, #28]
 800387a:	4b06      	ldr	r3, [pc, #24]	; (8003894 <HAL_I2C_MspInit+0x80>)
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003886:	bf00      	nop
 8003888:	3728      	adds	r7, #40	; 0x28
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40005400 	.word	0x40005400
 8003894:	40021000 	.word	0x40021000
 8003898:	48000400 	.word	0x48000400

0800389c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a0d      	ldr	r2, [pc, #52]	; (80038e0 <HAL_RTC_MspInit+0x44>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d111      	bne.n	80038d2 <HAL_RTC_MspInit+0x36>
 80038ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038b2:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	fa93 f3a3 	rbit	r3, r3
 80038ba:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80038bc:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80038be:	fab3 f383 	clz	r3, r3
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	461a      	mov	r2, r3
 80038c6:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <HAL_RTC_MspInit+0x48>)
 80038c8:	4413      	add	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	461a      	mov	r2, r3
 80038ce:	2301      	movs	r3, #1
 80038d0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80038d2:	bf00      	nop
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	40002800 	.word	0x40002800
 80038e4:	10908100 	.word	0x10908100

080038e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08a      	sub	sp, #40	; 0x28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f0:	f107 0314 	add.w	r3, r7, #20
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	609a      	str	r2, [r3, #8]
 80038fc:	60da      	str	r2, [r3, #12]
 80038fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a17      	ldr	r2, [pc, #92]	; (8003964 <HAL_SPI_MspInit+0x7c>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d128      	bne.n	800395c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800390a:	4b17      	ldr	r3, [pc, #92]	; (8003968 <HAL_SPI_MspInit+0x80>)
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	4a16      	ldr	r2, [pc, #88]	; (8003968 <HAL_SPI_MspInit+0x80>)
 8003910:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003914:	6193      	str	r3, [r2, #24]
 8003916:	4b14      	ldr	r3, [pc, #80]	; (8003968 <HAL_SPI_MspInit+0x80>)
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800391e:	613b      	str	r3, [r7, #16]
 8003920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003922:	4b11      	ldr	r3, [pc, #68]	; (8003968 <HAL_SPI_MspInit+0x80>)
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	4a10      	ldr	r2, [pc, #64]	; (8003968 <HAL_SPI_MspInit+0x80>)
 8003928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800392c:	6153      	str	r3, [r2, #20]
 800392e:	4b0e      	ldr	r3, [pc, #56]	; (8003968 <HAL_SPI_MspInit+0x80>)
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800393a:	23e0      	movs	r3, #224	; 0xe0
 800393c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800393e:	2302      	movs	r3, #2
 8003940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003942:	2300      	movs	r3, #0
 8003944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003946:	2303      	movs	r3, #3
 8003948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800394a:	2305      	movs	r3, #5
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394e:	f107 0314 	add.w	r3, r7, #20
 8003952:	4619      	mov	r1, r3
 8003954:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003958:	f000 fdf2 	bl	8004540 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800395c:	bf00      	nop
 800395e:	3728      	adds	r7, #40	; 0x28
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40013000 	.word	0x40013000
 8003968:	40021000 	.word	0x40021000

0800396c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800397c:	d114      	bne.n	80039a8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800397e:	4b22      	ldr	r3, [pc, #136]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	4a21      	ldr	r2, [pc, #132]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 8003984:	f043 0301 	orr.w	r3, r3, #1
 8003988:	61d3      	str	r3, [r2, #28]
 800398a:	4b1f      	ldr	r3, [pc, #124]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	617b      	str	r3, [r7, #20]
 8003994:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 8003996:	2202      	movs	r2, #2
 8003998:	2100      	movs	r1, #0
 800399a:	201c      	movs	r0, #28
 800399c:	f000 fd23 	bl	80043e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80039a0:	201c      	movs	r0, #28
 80039a2:	f000 fd3c 	bl	800441e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80039a6:	e02a      	b.n	80039fe <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a17      	ldr	r2, [pc, #92]	; (8003a0c <HAL_TIM_Base_MspInit+0xa0>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d10c      	bne.n	80039cc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80039b2:	4b15      	ldr	r3, [pc, #84]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	4a14      	ldr	r2, [pc, #80]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 80039b8:	f043 0302 	orr.w	r3, r3, #2
 80039bc:	61d3      	str	r3, [r2, #28]
 80039be:	4b12      	ldr	r3, [pc, #72]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	613b      	str	r3, [r7, #16]
 80039c8:	693b      	ldr	r3, [r7, #16]
}
 80039ca:	e018      	b.n	80039fe <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a0f      	ldr	r2, [pc, #60]	; (8003a10 <HAL_TIM_Base_MspInit+0xa4>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d113      	bne.n	80039fe <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80039d6:	4b0c      	ldr	r3, [pc, #48]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	4a0b      	ldr	r2, [pc, #44]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 80039dc:	f043 0304 	orr.w	r3, r3, #4
 80039e0:	61d3      	str	r3, [r2, #28]
 80039e2:	4b09      	ldr	r3, [pc, #36]	; (8003a08 <HAL_TIM_Base_MspInit+0x9c>)
 80039e4:	69db      	ldr	r3, [r3, #28]
 80039e6:	f003 0304 	and.w	r3, r3, #4
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 4);
 80039ee:	2204      	movs	r2, #4
 80039f0:	2100      	movs	r1, #0
 80039f2:	201e      	movs	r0, #30
 80039f4:	f000 fcf7 	bl	80043e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80039f8:	201e      	movs	r0, #30
 80039fa:	f000 fd10 	bl	800441e <HAL_NVIC_EnableIRQ>
}
 80039fe:	bf00      	nop
 8003a00:	3718      	adds	r7, #24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	40000400 	.word	0x40000400
 8003a10:	40000800 	.word	0x40000800

08003a14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1c:	f107 030c 	add.w	r3, r7, #12
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	60da      	str	r2, [r3, #12]
 8003a2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a11      	ldr	r2, [pc, #68]	; (8003a78 <HAL_TIM_MspPostInit+0x64>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d11b      	bne.n	8003a6e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a36:	4b11      	ldr	r3, [pc, #68]	; (8003a7c <HAL_TIM_MspPostInit+0x68>)
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	4a10      	ldr	r2, [pc, #64]	; (8003a7c <HAL_TIM_MspPostInit+0x68>)
 8003a3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a40:	6153      	str	r3, [r2, #20]
 8003a42:	4b0e      	ldr	r3, [pc, #56]	; (8003a7c <HAL_TIM_MspPostInit+0x68>)
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a4a:	60bb      	str	r3, [r7, #8]
 8003a4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PE2     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a4e:	2304      	movs	r3, #4
 8003a50:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a52:	2302      	movs	r3, #2
 8003a54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a5e:	2302      	movs	r3, #2
 8003a60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a62:	f107 030c 	add.w	r3, r7, #12
 8003a66:	4619      	mov	r1, r3
 8003a68:	4805      	ldr	r0, [pc, #20]	; (8003a80 <HAL_TIM_MspPostInit+0x6c>)
 8003a6a:	f000 fd69 	bl	8004540 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003a6e:	bf00      	nop
 8003a70:	3720      	adds	r7, #32
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	40000400 	.word	0x40000400
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	48001000 	.word	0x48001000

08003a84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	; 0x28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a8c:	f107 0314 	add.w	r3, r7, #20
 8003a90:	2200      	movs	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	605a      	str	r2, [r3, #4]
 8003a96:	609a      	str	r2, [r3, #8]
 8003a98:	60da      	str	r2, [r3, #12]
 8003a9a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a1b      	ldr	r2, [pc, #108]	; (8003b10 <HAL_UART_MspInit+0x8c>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d130      	bne.n	8003b08 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003aa6:	4b1b      	ldr	r3, [pc, #108]	; (8003b14 <HAL_UART_MspInit+0x90>)
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	4a1a      	ldr	r2, [pc, #104]	; (8003b14 <HAL_UART_MspInit+0x90>)
 8003aac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ab0:	61d3      	str	r3, [r2, #28]
 8003ab2:	4b18      	ldr	r3, [pc, #96]	; (8003b14 <HAL_UART_MspInit+0x90>)
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003aba:	613b      	str	r3, [r7, #16]
 8003abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003abe:	4b15      	ldr	r3, [pc, #84]	; (8003b14 <HAL_UART_MspInit+0x90>)
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	4a14      	ldr	r2, [pc, #80]	; (8003b14 <HAL_UART_MspInit+0x90>)
 8003ac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ac8:	6153      	str	r3, [r2, #20]
 8003aca:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <HAL_UART_MspInit+0x90>)
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003ad6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003adc:	2302      	movs	r3, #2
 8003ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003ae8:	2307      	movs	r3, #7
 8003aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aec:	f107 0314 	add.w	r3, r7, #20
 8003af0:	4619      	mov	r1, r3
 8003af2:	4809      	ldr	r0, [pc, #36]	; (8003b18 <HAL_UART_MspInit+0x94>)
 8003af4:	f000 fd24 	bl	8004540 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003af8:	2200      	movs	r2, #0
 8003afa:	2100      	movs	r1, #0
 8003afc:	2027      	movs	r0, #39	; 0x27
 8003afe:	f000 fc72 	bl	80043e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003b02:	2027      	movs	r0, #39	; 0x27
 8003b04:	f000 fc8b 	bl	800441e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003b08:	bf00      	nop
 8003b0a:	3728      	adds	r7, #40	; 0x28
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40004800 	.word	0x40004800
 8003b14:	40021000 	.word	0x40021000
 8003b18:	48000400 	.word	0x48000400

08003b1c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08a      	sub	sp, #40	; 0x28
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b24:	f107 0314 	add.w	r3, r7, #20
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	60da      	str	r2, [r3, #12]
 8003b32:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a18      	ldr	r2, [pc, #96]	; (8003b9c <HAL_PCD_MspInit+0x80>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d129      	bne.n	8003b92 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b3e:	4b18      	ldr	r3, [pc, #96]	; (8003ba0 <HAL_PCD_MspInit+0x84>)
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	4a17      	ldr	r2, [pc, #92]	; (8003ba0 <HAL_PCD_MspInit+0x84>)
 8003b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b48:	6153      	str	r3, [r2, #20]
 8003b4a:	4b15      	ldr	r3, [pc, #84]	; (8003ba0 <HAL_PCD_MspInit+0x84>)
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b52:	613b      	str	r3, [r7, #16]
 8003b54:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8003b56:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b60:	2300      	movs	r3, #0
 8003b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b64:	2303      	movs	r3, #3
 8003b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8003b68:	230e      	movs	r3, #14
 8003b6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6c:	f107 0314 	add.w	r3, r7, #20
 8003b70:	4619      	mov	r1, r3
 8003b72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b76:	f000 fce3 	bl	8004540 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003b7a:	4b09      	ldr	r3, [pc, #36]	; (8003ba0 <HAL_PCD_MspInit+0x84>)
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	4a08      	ldr	r2, [pc, #32]	; (8003ba0 <HAL_PCD_MspInit+0x84>)
 8003b80:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b84:	61d3      	str	r3, [r2, #28]
 8003b86:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <HAL_PCD_MspInit+0x84>)
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8003b92:	bf00      	nop
 8003b94:	3728      	adds	r7, #40	; 0x28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40005c00 	.word	0x40005c00
 8003ba0:	40021000 	.word	0x40021000

08003ba4 <PWM_Start>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void PWM_Start()
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(pwm_timer, pwm_channel);
 8003ba8:	4b04      	ldr	r3, [pc, #16]	; (8003bbc <PWM_Start+0x18>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a04      	ldr	r2, [pc, #16]	; (8003bc0 <PWM_Start+0x1c>)
 8003bae:	6812      	ldr	r2, [r2, #0]
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f003 f996 	bl	8006ee4 <HAL_TIM_PWM_Start>
}
 8003bb8:	bf00      	nop
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	20000104 	.word	0x20000104
 8003bc0:	2000087c 	.word	0x2000087c

08003bc4 <PWM_Change_Tone>:

void PWM_Change_Tone(uint16_t pwm_freq, uint16_t volume) // pwm_freq (1 - 20000), volume (0 - 1000)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b088      	sub	sp, #32
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	4603      	mov	r3, r0
 8003bcc:	460a      	mov	r2, r1
 8003bce:	80fb      	strh	r3, [r7, #6]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	80bb      	strh	r3, [r7, #4]
    if (pwm_freq == 0 || pwm_freq > 20000)
 8003bd4:	88fb      	ldrh	r3, [r7, #6]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d004      	beq.n	8003be4 <PWM_Change_Tone+0x20>
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d937      	bls.n	8003c54 <PWM_Change_Tone+0x90>
    {
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, 0);
 8003be4:	4b52      	ldr	r3, [pc, #328]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d105      	bne.n	8003bf8 <PWM_Change_Tone+0x34>
 8003bec:	4b51      	ldr	r3, [pc, #324]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	635a      	str	r2, [r3, #52]	; 0x34
 8003bf6:	e097      	b.n	8003d28 <PWM_Change_Tone+0x164>
 8003bf8:	4b4d      	ldr	r3, [pc, #308]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d105      	bne.n	8003c0c <PWM_Change_Tone+0x48>
 8003c00:	4b4c      	ldr	r3, [pc, #304]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	2300      	movs	r3, #0
 8003c08:	6393      	str	r3, [r2, #56]	; 0x38
 8003c0a:	e08d      	b.n	8003d28 <PWM_Change_Tone+0x164>
 8003c0c:	4b48      	ldr	r3, [pc, #288]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d105      	bne.n	8003c20 <PWM_Change_Tone+0x5c>
 8003c14:	4b47      	ldr	r3, [pc, #284]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	63d3      	str	r3, [r2, #60]	; 0x3c
 8003c1e:	e083      	b.n	8003d28 <PWM_Change_Tone+0x164>
 8003c20:	4b43      	ldr	r3, [pc, #268]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2b0c      	cmp	r3, #12
 8003c26:	d105      	bne.n	8003c34 <PWM_Change_Tone+0x70>
 8003c28:	4b42      	ldr	r3, [pc, #264]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	2300      	movs	r3, #0
 8003c30:	6413      	str	r3, [r2, #64]	; 0x40
 8003c32:	e079      	b.n	8003d28 <PWM_Change_Tone+0x164>
 8003c34:	4b3e      	ldr	r3, [pc, #248]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b10      	cmp	r3, #16
 8003c3a:	d105      	bne.n	8003c48 <PWM_Change_Tone+0x84>
 8003c3c:	4b3d      	ldr	r3, [pc, #244]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	2300      	movs	r3, #0
 8003c44:	6593      	str	r3, [r2, #88]	; 0x58
 8003c46:	e06f      	b.n	8003d28 <PWM_Change_Tone+0x164>
 8003c48:	4b3a      	ldr	r3, [pc, #232]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	65d3      	str	r3, [r2, #92]	; 0x5c
 8003c52:	e069      	b.n	8003d28 <PWM_Change_Tone+0x164>
    }
    else
    {
        const uint32_t internal_clock_freq = HAL_RCC_GetSysClockFreq();
 8003c54:	f002 fa02 	bl	800605c <HAL_RCC_GetSysClockFreq>
 8003c58:	61f8      	str	r0, [r7, #28]
        const uint16_t prescaler = 1 + internal_clock_freq / pwm_freq / 60000;
 8003c5a:	88fb      	ldrh	r3, [r7, #6]
 8003c5c:	69fa      	ldr	r2, [r7, #28]
 8003c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c62:	4a35      	ldr	r2, [pc, #212]	; (8003d38 <PWM_Change_Tone+0x174>)
 8003c64:	fba2 2303 	umull	r2, r3, r2, r3
 8003c68:	0b9b      	lsrs	r3, r3, #14
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	837b      	strh	r3, [r7, #26]
        const uint32_t timer_clock = internal_clock_freq / prescaler;
 8003c70:	8b7b      	ldrh	r3, [r7, #26]
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c78:	617b      	str	r3, [r7, #20]
        const uint32_t period_cycles = timer_clock / pwm_freq;
 8003c7a:	88fb      	ldrh	r3, [r7, #6]
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c82:	613b      	str	r3, [r7, #16]
        const uint32_t pulse_width = volume * period_cycles / 1000 / 2;
 8003c84:	88bb      	ldrh	r3, [r7, #4]
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	fb02 f303 	mul.w	r3, r2, r3
 8003c8c:	4a2b      	ldr	r2, [pc, #172]	; (8003d3c <PWM_Change_Tone+0x178>)
 8003c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c92:	09db      	lsrs	r3, r3, #7
 8003c94:	60fb      	str	r3, [r7, #12]

        pwm_timer->Instance->PSC = prescaler - 1;
 8003c96:	8b7b      	ldrh	r3, [r7, #26]
 8003c98:	1e5a      	subs	r2, r3, #1
 8003c9a:	4b26      	ldr	r3, [pc, #152]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	629a      	str	r2, [r3, #40]	; 0x28
        pwm_timer->Instance->ARR = period_cycles - 1;
 8003ca2:	4b24      	ldr	r3, [pc, #144]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	3a01      	subs	r2, #1
 8003cac:	62da      	str	r2, [r3, #44]	; 0x2c
        pwm_timer->Instance->EGR = TIM_EGR_UG;
 8003cae:	4b21      	ldr	r3, [pc, #132]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8003cb8:	4b1d      	ldr	r3, [pc, #116]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d105      	bne.n	8003ccc <PWM_Change_Tone+0x108>
 8003cc0:	4b1c      	ldr	r3, [pc, #112]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	635a      	str	r2, [r3, #52]	; 0x34
    }
}
 8003cca:	e02d      	b.n	8003d28 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8003ccc:	4b18      	ldr	r3, [pc, #96]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2b04      	cmp	r3, #4
 8003cd2:	d105      	bne.n	8003ce0 <PWM_Change_Tone+0x11c>
 8003cd4:	4b17      	ldr	r3, [pc, #92]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003cde:	e023      	b.n	8003d28 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8003ce0:	4b13      	ldr	r3, [pc, #76]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	d105      	bne.n	8003cf4 <PWM_Change_Tone+0x130>
 8003ce8:	4b12      	ldr	r3, [pc, #72]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8003cf2:	e019      	b.n	8003d28 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8003cf4:	4b0e      	ldr	r3, [pc, #56]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2b0c      	cmp	r3, #12
 8003cfa:	d105      	bne.n	8003d08 <PWM_Change_Tone+0x144>
 8003cfc:	4b0d      	ldr	r3, [pc, #52]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003d06:	e00f      	b.n	8003d28 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8003d08:	4b09      	ldr	r3, [pc, #36]	; (8003d30 <PWM_Change_Tone+0x16c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b10      	cmp	r3, #16
 8003d0e:	d105      	bne.n	8003d1c <PWM_Change_Tone+0x158>
 8003d10:	4b08      	ldr	r3, [pc, #32]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6593      	str	r3, [r2, #88]	; 0x58
}
 8003d1a:	e005      	b.n	8003d28 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8003d1c:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <PWM_Change_Tone+0x170>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8003d26:	e7ff      	b.n	8003d28 <PWM_Change_Tone+0x164>
 8003d28:	bf00      	nop
 8003d2a:	3720      	adds	r7, #32
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	2000087c 	.word	0x2000087c
 8003d34:	20000104 	.word	0x20000104
 8003d38:	45e7b273 	.word	0x45e7b273
 8003d3c:	10624dd3 	.word	0x10624dd3

08003d40 <Change_Melody>:
//void Change_Melody(const Tone *melody, uint16_t tone_count)

void Change_Melody(const Tone *melody, uint16_t tone_count)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	807b      	strh	r3, [r7, #2]

    melody_ptr = melody;
 8003d4c:	4a07      	ldr	r2, [pc, #28]	; (8003d6c <Change_Melody+0x2c>)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6013      	str	r3, [r2, #0]
    melody_tone_count = tone_count;
 8003d52:	4a07      	ldr	r2, [pc, #28]	; (8003d70 <Change_Melody+0x30>)
 8003d54:	887b      	ldrh	r3, [r7, #2]
 8003d56:	8013      	strh	r3, [r2, #0]
    current_tone_number = 0;
 8003d58:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <Change_Melody+0x34>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	801a      	strh	r2, [r3, #0]
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	20000880 	.word	0x20000880
 8003d70:	20000884 	.word	0x20000884
 8003d74:	20000886 	.word	0x20000886

08003d78 <Update_Melody>:
extern pageflag;


void Update_Melody()
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
    if ((HAL_GetTick() > current_tone_end) && (current_tone_number < melody_tone_count) && pageflag == 0)
 8003d7e:	f000 fa27 	bl	80041d0 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4b1f      	ldr	r3, [pc, #124]	; (8003e04 <Update_Melody+0x8c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d936      	bls.n	8003dfa <Update_Melody+0x82>
 8003d8c:	4b1e      	ldr	r3, [pc, #120]	; (8003e08 <Update_Melody+0x90>)
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	4b1e      	ldr	r3, [pc, #120]	; (8003e0c <Update_Melody+0x94>)
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d22e      	bcs.n	8003dfa <Update_Melody+0x82>
 8003d9c:	4b1c      	ldr	r3, [pc, #112]	; (8003e10 <Update_Melody+0x98>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d12a      	bne.n	8003dfa <Update_Melody+0x82>
    {
        const Tone active_tone = *(melody_ptr + current_tone_number);
 8003da4:	4b1b      	ldr	r3, [pc, #108]	; (8003e14 <Update_Melody+0x9c>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	4b17      	ldr	r3, [pc, #92]	; (8003e08 <Update_Melody+0x90>)
 8003daa:	881b      	ldrh	r3, [r3, #0]
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	441a      	add	r2, r3
 8003db2:	1d3b      	adds	r3, r7, #4
 8003db4:	6810      	ldr	r0, [r2, #0]
 8003db6:	6018      	str	r0, [r3, #0]
        PWM_Change_Tone(active_tone.frequency, volume);
 8003db8:	88bb      	ldrh	r3, [r7, #4]
 8003dba:	4a17      	ldr	r2, [pc, #92]	; (8003e18 <Update_Melody+0xa0>)
 8003dbc:	8812      	ldrh	r2, [r2, #0]
 8003dbe:	b292      	uxth	r2, r2
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff fefe 	bl	8003bc4 <PWM_Change_Tone>
        current_tone_end = HAL_GetTick() + active_tone.duration;
 8003dc8:	f000 fa02 	bl	80041d0 <HAL_GetTick>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	88fa      	ldrh	r2, [r7, #6]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	4a0c      	ldr	r2, [pc, #48]	; (8003e04 <Update_Melody+0x8c>)
 8003dd4:	6013      	str	r3, [r2, #0]
        current_tone_number++;
 8003dd6:	4b0c      	ldr	r3, [pc, #48]	; (8003e08 <Update_Melody+0x90>)
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	3301      	adds	r3, #1
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	4b09      	ldr	r3, [pc, #36]	; (8003e08 <Update_Melody+0x90>)
 8003de2:	801a      	strh	r2, [r3, #0]
        if(current_tone_number == melody_tone_count){
 8003de4:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <Update_Melody+0x90>)
 8003de6:	881b      	ldrh	r3, [r3, #0]
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	4b08      	ldr	r3, [pc, #32]	; (8003e0c <Update_Melody+0x94>)
 8003dec:	881b      	ldrh	r3, [r3, #0]
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d102      	bne.n	8003dfa <Update_Melody+0x82>
        	current_tone_number = 0;
 8003df4:	4b04      	ldr	r3, [pc, #16]	; (8003e08 <Update_Melody+0x90>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	801a      	strh	r2, [r3, #0]
        }
    }
}
 8003dfa:	bf00      	nop
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	20000888 	.word	0x20000888
 8003e08:	20000886 	.word	0x20000886
 8003e0c:	20000884 	.word	0x20000884
 8003e10:	200006ec 	.word	0x200006ec
 8003e14:	20000880 	.word	0x20000880
 8003e18:	20000108 	.word	0x20000108

08003e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e20:	e7fe      	b.n	8003e20 <NMI_Handler+0x4>

08003e22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e22:	b480      	push	{r7}
 8003e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e26:	e7fe      	b.n	8003e26 <HardFault_Handler+0x4>

08003e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e2c:	e7fe      	b.n	8003e2c <MemManage_Handler+0x4>

08003e2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e32:	e7fe      	b.n	8003e32 <BusFault_Handler+0x4>

08003e34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e38:	e7fe      	b.n	8003e38 <UsageFault_Handler+0x4>

08003e3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e3e:	bf00      	nop
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e4c:	bf00      	nop
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e56:	b480      	push	{r7}
 8003e58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e5a:	bf00      	nop
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e68:	f000 f99e 	bl	80041a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
 Update_Melody();
 8003e6c:	f7ff ff84 	bl	8003d78 <Update_Melody>
  /* USER CODE END SysTick_IRQn 1 */
}
 8003e70:	bf00      	nop
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003e78:	2001      	movs	r0, #1
 8003e7a:	f000 fd25 	bl	80048c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  if (HAL_GetTick() > last_button_press + 200)
 8003e7e:	f000 f9a7 	bl	80041d0 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	4b08      	ldr	r3, [pc, #32]	; (8003ea8 <EXTI0_IRQHandler+0x34>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	33c8      	adds	r3, #200	; 0xc8
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d909      	bls.n	8003ea2 <EXTI0_IRQHandler+0x2e>
  {
      last_button_press = HAL_GetTick();
 8003e8e:	f000 f99f 	bl	80041d0 <HAL_GetTick>
 8003e92:	4603      	mov	r3, r0
 8003e94:	4a04      	ldr	r2, [pc, #16]	; (8003ea8 <EXTI0_IRQHandler+0x34>)
 8003e96:	6013      	str	r3, [r2, #0]

      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_9);
 8003e98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e9c:	4803      	ldr	r0, [pc, #12]	; (8003eac <EXTI0_IRQHandler+0x38>)
 8003e9e:	f000 fcf9 	bl	8004894 <HAL_GPIO_TogglePin>
  }
  /* USER CODE END EXTI0_IRQn 1 */
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	2000088c 	.word	0x2000088c
 8003eac:	48001000 	.word	0x48001000

08003eb0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003eb4:	2002      	movs	r0, #2
 8003eb6:	f000 fd07 	bl	80048c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003eba:	bf00      	nop
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <EXTI2_TSC_IRQHandler>:

/**
  * @brief This function handles EXTI line2 and Touch Sense controller.
  */
void EXTI2_TSC_IRQHandler(void)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_TSC_IRQn 0 */

  /* USER CODE END EXTI2_TSC_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003ec2:	2004      	movs	r0, #4
 8003ec4:	f000 fd00 	bl	80048c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_TSC_IRQn 1 */

  /* USER CODE END EXTI2_TSC_IRQn 1 */
}
 8003ec8:	bf00      	nop
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003ed0:	2008      	movs	r0, #8
 8003ed2:	f000 fcf9 	bl	80048c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003ed6:	bf00      	nop
 8003ed8:	bd80      	pop	{r7, pc}
	...

08003edc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003ee0:	4802      	ldr	r0, [pc, #8]	; (8003eec <TIM2_IRQHandler+0x10>)
 8003ee2:	f003 f8ff 	bl	80070e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003ee6:	bf00      	nop
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	20000294 	.word	0x20000294

08003ef0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003ef4:	4802      	ldr	r0, [pc, #8]	; (8003f00 <TIM4_IRQHandler+0x10>)
 8003ef6:	f003 f8f5 	bl	80070e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003efa:	bf00      	nop
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	2000032c 	.word	0x2000032c

08003f04 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003f08:	4802      	ldr	r0, [pc, #8]	; (8003f14 <USART3_IRQHandler+0x10>)
 8003f0a:	f004 f9f1 	bl	80082f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003f0e:	bf00      	nop
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	20000378 	.word	0x20000378

08003f18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return 1;
 8003f1c:	2301      	movs	r3, #1
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <_kill>:

int _kill(int pid, int sig)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f32:	f005 fbaf 	bl	8009694 <__errno>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2216      	movs	r2, #22
 8003f3a:	601a      	str	r2, [r3, #0]
  return -1;
 8003f3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <_exit>:

void _exit (int status)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f50:	f04f 31ff 	mov.w	r1, #4294967295
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f7ff ffe7 	bl	8003f28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f5a:	e7fe      	b.n	8003f5a <_exit+0x12>

08003f5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f68:	2300      	movs	r3, #0
 8003f6a:	617b      	str	r3, [r7, #20]
 8003f6c:	e00a      	b.n	8003f84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f6e:	f3af 8000 	nop.w
 8003f72:	4601      	mov	r1, r0
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	1c5a      	adds	r2, r3, #1
 8003f78:	60ba      	str	r2, [r7, #8]
 8003f7a:	b2ca      	uxtb	r2, r1
 8003f7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	3301      	adds	r3, #1
 8003f82:	617b      	str	r3, [r7, #20]
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	dbf0      	blt.n	8003f6e <_read+0x12>
  }

  return len;
 8003f8c:	687b      	ldr	r3, [r7, #4]
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3718      	adds	r7, #24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b086      	sub	sp, #24
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	60f8      	str	r0, [r7, #12]
 8003f9e:	60b9      	str	r1, [r7, #8]
 8003fa0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	617b      	str	r3, [r7, #20]
 8003fa6:	e009      	b.n	8003fbc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	60ba      	str	r2, [r7, #8]
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	dbf1      	blt.n	8003fa8 <_write+0x12>
  }
  return len;
 8003fc4:	687b      	ldr	r3, [r7, #4]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3718      	adds	r7, #24
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <_close>:

int _close(int file)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003fd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr

08003fe6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
 8003fee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ff6:	605a      	str	r2, [r3, #4]
  return 0;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <_isatty>:

int _isatty(int file)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800400e:	2301      	movs	r3, #1
}
 8004010:	4618      	mov	r0, r3
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3714      	adds	r7, #20
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
	...

08004038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004040:	4a14      	ldr	r2, [pc, #80]	; (8004094 <_sbrk+0x5c>)
 8004042:	4b15      	ldr	r3, [pc, #84]	; (8004098 <_sbrk+0x60>)
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800404c:	4b13      	ldr	r3, [pc, #76]	; (800409c <_sbrk+0x64>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d102      	bne.n	800405a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004054:	4b11      	ldr	r3, [pc, #68]	; (800409c <_sbrk+0x64>)
 8004056:	4a12      	ldr	r2, [pc, #72]	; (80040a0 <_sbrk+0x68>)
 8004058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800405a:	4b10      	ldr	r3, [pc, #64]	; (800409c <_sbrk+0x64>)
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4413      	add	r3, r2
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	429a      	cmp	r2, r3
 8004066:	d207      	bcs.n	8004078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004068:	f005 fb14 	bl	8009694 <__errno>
 800406c:	4603      	mov	r3, r0
 800406e:	220c      	movs	r2, #12
 8004070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004072:	f04f 33ff 	mov.w	r3, #4294967295
 8004076:	e009      	b.n	800408c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004078:	4b08      	ldr	r3, [pc, #32]	; (800409c <_sbrk+0x64>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800407e:	4b07      	ldr	r3, [pc, #28]	; (800409c <_sbrk+0x64>)
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4413      	add	r3, r2
 8004086:	4a05      	ldr	r2, [pc, #20]	; (800409c <_sbrk+0x64>)
 8004088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800408a:	68fb      	ldr	r3, [r7, #12]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	2000a000 	.word	0x2000a000
 8004098:	00000400 	.word	0x00000400
 800409c:	20000890 	.word	0x20000890
 80040a0:	200008a8 	.word	0x200008a8

080040a4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040a4:	b480      	push	{r7}
 80040a6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040a8:	4b06      	ldr	r3, [pc, #24]	; (80040c4 <SystemInit+0x20>)
 80040aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ae:	4a05      	ldr	r2, [pc, #20]	; (80040c4 <SystemInit+0x20>)
 80040b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040b8:	bf00      	nop
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	e000ed00 	.word	0xe000ed00

080040c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80040c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004100 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80040cc:	f7ff ffea 	bl	80040a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040d0:	480c      	ldr	r0, [pc, #48]	; (8004104 <LoopForever+0x6>)
  ldr r1, =_edata
 80040d2:	490d      	ldr	r1, [pc, #52]	; (8004108 <LoopForever+0xa>)
  ldr r2, =_sidata
 80040d4:	4a0d      	ldr	r2, [pc, #52]	; (800410c <LoopForever+0xe>)
  movs r3, #0
 80040d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040d8:	e002      	b.n	80040e0 <LoopCopyDataInit>

080040da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040de:	3304      	adds	r3, #4

080040e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040e4:	d3f9      	bcc.n	80040da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040e6:	4a0a      	ldr	r2, [pc, #40]	; (8004110 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040e8:	4c0a      	ldr	r4, [pc, #40]	; (8004114 <LoopForever+0x16>)
  movs r3, #0
 80040ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040ec:	e001      	b.n	80040f2 <LoopFillZerobss>

080040ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040f0:	3204      	adds	r2, #4

080040f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040f4:	d3fb      	bcc.n	80040ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80040f6:	f005 fad3 	bl	80096a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80040fa:	f7fc fc9d 	bl	8000a38 <main>

080040fe <LoopForever>:

LoopForever:
    b LoopForever
 80040fe:	e7fe      	b.n	80040fe <LoopForever>
    ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004100:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8004104:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004108:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 800410c:	0800ba2c 	.word	0x0800ba2c
  ldr r2, =_sbss
 8004110:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8004114:	200008a8 	.word	0x200008a8

08004118 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004118:	e7fe      	b.n	8004118 <ADC1_2_IRQHandler>
	...

0800411c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004120:	4b08      	ldr	r3, [pc, #32]	; (8004144 <HAL_Init+0x28>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a07      	ldr	r2, [pc, #28]	; (8004144 <HAL_Init+0x28>)
 8004126:	f043 0310 	orr.w	r3, r3, #16
 800412a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800412c:	2003      	movs	r0, #3
 800412e:	f000 f94f 	bl	80043d0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004132:	2000      	movs	r0, #0
 8004134:	f000 f808 	bl	8004148 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004138:	f7ff fb48 	bl	80037cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	40022000 	.word	0x40022000

08004148 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004150:	4b12      	ldr	r3, [pc, #72]	; (800419c <HAL_InitTick+0x54>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <HAL_InitTick+0x58>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	4619      	mov	r1, r3
 800415a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800415e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004162:	fbb2 f3f3 	udiv	r3, r2, r3
 8004166:	4618      	mov	r0, r3
 8004168:	f000 f967 	bl	800443a <HAL_SYSTICK_Config>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e00e      	b.n	8004194 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b0f      	cmp	r3, #15
 800417a:	d80a      	bhi.n	8004192 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800417c:	2200      	movs	r2, #0
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	f04f 30ff 	mov.w	r0, #4294967295
 8004184:	f000 f92f 	bl	80043e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004188:	4a06      	ldr	r2, [pc, #24]	; (80041a4 <HAL_InitTick+0x5c>)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	e000      	b.n	8004194 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
}
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	2000010c 	.word	0x2000010c
 80041a0:	20000114 	.word	0x20000114
 80041a4:	20000110 	.word	0x20000110

080041a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041ac:	4b06      	ldr	r3, [pc, #24]	; (80041c8 <HAL_IncTick+0x20>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	461a      	mov	r2, r3
 80041b2:	4b06      	ldr	r3, [pc, #24]	; (80041cc <HAL_IncTick+0x24>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4413      	add	r3, r2
 80041b8:	4a04      	ldr	r2, [pc, #16]	; (80041cc <HAL_IncTick+0x24>)
 80041ba:	6013      	str	r3, [r2, #0]
}
 80041bc:	bf00      	nop
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000114 	.word	0x20000114
 80041cc:	20000894 	.word	0x20000894

080041d0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  return uwTick;  
 80041d4:	4b03      	ldr	r3, [pc, #12]	; (80041e4 <HAL_GetTick+0x14>)
 80041d6:	681b      	ldr	r3, [r3, #0]
}
 80041d8:	4618      	mov	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	20000894 	.word	0x20000894

080041e8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041f0:	f7ff ffee 	bl	80041d0 <HAL_GetTick>
 80041f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d005      	beq.n	800420e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004202:	4b0a      	ldr	r3, [pc, #40]	; (800422c <HAL_Delay+0x44>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4413      	add	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800420e:	bf00      	nop
 8004210:	f7ff ffde 	bl	80041d0 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	429a      	cmp	r2, r3
 800421e:	d8f7      	bhi.n	8004210 <HAL_Delay+0x28>
  {
  }
}
 8004220:	bf00      	nop
 8004222:	bf00      	nop
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	20000114 	.word	0x20000114

08004230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004240:	4b0c      	ldr	r3, [pc, #48]	; (8004274 <__NVIC_SetPriorityGrouping+0x44>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800424c:	4013      	ands	r3, r2
 800424e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004258:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800425c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004262:	4a04      	ldr	r2, [pc, #16]	; (8004274 <__NVIC_SetPriorityGrouping+0x44>)
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	60d3      	str	r3, [r2, #12]
}
 8004268:	bf00      	nop
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr
 8004274:	e000ed00 	.word	0xe000ed00

08004278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800427c:	4b04      	ldr	r3, [pc, #16]	; (8004290 <__NVIC_GetPriorityGrouping+0x18>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	0a1b      	lsrs	r3, r3, #8
 8004282:	f003 0307 	and.w	r3, r3, #7
}
 8004286:	4618      	mov	r0, r3
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	e000ed00 	.word	0xe000ed00

08004294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	4603      	mov	r3, r0
 800429c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800429e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	db0b      	blt.n	80042be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042a6:	79fb      	ldrb	r3, [r7, #7]
 80042a8:	f003 021f 	and.w	r2, r3, #31
 80042ac:	4907      	ldr	r1, [pc, #28]	; (80042cc <__NVIC_EnableIRQ+0x38>)
 80042ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	2001      	movs	r0, #1
 80042b6:	fa00 f202 	lsl.w	r2, r0, r2
 80042ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	e000e100 	.word	0xe000e100

080042d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	6039      	str	r1, [r7, #0]
 80042da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	db0a      	blt.n	80042fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	490c      	ldr	r1, [pc, #48]	; (800431c <__NVIC_SetPriority+0x4c>)
 80042ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ee:	0112      	lsls	r2, r2, #4
 80042f0:	b2d2      	uxtb	r2, r2
 80042f2:	440b      	add	r3, r1
 80042f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042f8:	e00a      	b.n	8004310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	4908      	ldr	r1, [pc, #32]	; (8004320 <__NVIC_SetPriority+0x50>)
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	f003 030f 	and.w	r3, r3, #15
 8004306:	3b04      	subs	r3, #4
 8004308:	0112      	lsls	r2, r2, #4
 800430a:	b2d2      	uxtb	r2, r2
 800430c:	440b      	add	r3, r1
 800430e:	761a      	strb	r2, [r3, #24]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	e000e100 	.word	0xe000e100
 8004320:	e000ed00 	.word	0xe000ed00

08004324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004324:	b480      	push	{r7}
 8004326:	b089      	sub	sp, #36	; 0x24
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	f1c3 0307 	rsb	r3, r3, #7
 800433e:	2b04      	cmp	r3, #4
 8004340:	bf28      	it	cs
 8004342:	2304      	movcs	r3, #4
 8004344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	3304      	adds	r3, #4
 800434a:	2b06      	cmp	r3, #6
 800434c:	d902      	bls.n	8004354 <NVIC_EncodePriority+0x30>
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	3b03      	subs	r3, #3
 8004352:	e000      	b.n	8004356 <NVIC_EncodePriority+0x32>
 8004354:	2300      	movs	r3, #0
 8004356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004358:	f04f 32ff 	mov.w	r2, #4294967295
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43da      	mvns	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	401a      	ands	r2, r3
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800436c:	f04f 31ff 	mov.w	r1, #4294967295
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	fa01 f303 	lsl.w	r3, r1, r3
 8004376:	43d9      	mvns	r1, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800437c:	4313      	orrs	r3, r2
         );
}
 800437e:	4618      	mov	r0, r3
 8004380:	3724      	adds	r7, #36	; 0x24
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
	...

0800438c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b082      	sub	sp, #8
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3b01      	subs	r3, #1
 8004398:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800439c:	d301      	bcc.n	80043a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800439e:	2301      	movs	r3, #1
 80043a0:	e00f      	b.n	80043c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043a2:	4a0a      	ldr	r2, [pc, #40]	; (80043cc <SysTick_Config+0x40>)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043aa:	210f      	movs	r1, #15
 80043ac:	f04f 30ff 	mov.w	r0, #4294967295
 80043b0:	f7ff ff8e 	bl	80042d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043b4:	4b05      	ldr	r3, [pc, #20]	; (80043cc <SysTick_Config+0x40>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ba:	4b04      	ldr	r3, [pc, #16]	; (80043cc <SysTick_Config+0x40>)
 80043bc:	2207      	movs	r2, #7
 80043be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3708      	adds	r7, #8
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	e000e010 	.word	0xe000e010

080043d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f7ff ff29 	bl	8004230 <__NVIC_SetPriorityGrouping>
}
 80043de:	bf00      	nop
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b086      	sub	sp, #24
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	4603      	mov	r3, r0
 80043ee:	60b9      	str	r1, [r7, #8]
 80043f0:	607a      	str	r2, [r7, #4]
 80043f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043f8:	f7ff ff3e 	bl	8004278 <__NVIC_GetPriorityGrouping>
 80043fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	6978      	ldr	r0, [r7, #20]
 8004404:	f7ff ff8e 	bl	8004324 <NVIC_EncodePriority>
 8004408:	4602      	mov	r2, r0
 800440a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800440e:	4611      	mov	r1, r2
 8004410:	4618      	mov	r0, r3
 8004412:	f7ff ff5d 	bl	80042d0 <__NVIC_SetPriority>
}
 8004416:	bf00      	nop
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b082      	sub	sp, #8
 8004422:	af00      	add	r7, sp, #0
 8004424:	4603      	mov	r3, r0
 8004426:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff ff31 	bl	8004294 <__NVIC_EnableIRQ>
}
 8004432:	bf00      	nop
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b082      	sub	sp, #8
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7ff ffa2 	bl	800438c <SysTick_Config>
 8004448:	4603      	mov	r3, r0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004452:	b480      	push	{r7}
 8004454:	b083      	sub	sp, #12
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004460:	2b02      	cmp	r3, #2
 8004462:	d008      	beq.n	8004476 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2204      	movs	r2, #4
 8004468:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e020      	b.n	80044b8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 020e 	bic.w	r2, r2, #14
 8004484:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0201 	bic.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800449e:	2101      	movs	r1, #1
 80044a0:	fa01 f202 	lsl.w	r2, r1, r2
 80044a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044cc:	2300      	movs	r3, #0
 80044ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d005      	beq.n	80044e6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2204      	movs	r2, #4
 80044de:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	73fb      	strb	r3, [r7, #15]
 80044e4:	e027      	b.n	8004536 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 020e 	bic.w	r2, r2, #14
 80044f4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0201 	bic.w	r2, r2, #1
 8004504:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450e:	2101      	movs	r1, #1
 8004510:	fa01 f202 	lsl.w	r2, r1, r2
 8004514:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	4798      	blx	r3
    } 
  }
  return status;
 8004536:	7bfb      	ldrb	r3, [r7, #15]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004540:	b480      	push	{r7}
 8004542:	b087      	sub	sp, #28
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800454a:	2300      	movs	r3, #0
 800454c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800454e:	e154      	b.n	80047fa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	2101      	movs	r1, #1
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	fa01 f303 	lsl.w	r3, r1, r3
 800455c:	4013      	ands	r3, r2
 800455e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2b00      	cmp	r3, #0
 8004564:	f000 8146 	beq.w	80047f4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f003 0303 	and.w	r3, r3, #3
 8004570:	2b01      	cmp	r3, #1
 8004572:	d005      	beq.n	8004580 <HAL_GPIO_Init+0x40>
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 0303 	and.w	r3, r3, #3
 800457c:	2b02      	cmp	r3, #2
 800457e:	d130      	bne.n	80045e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	2203      	movs	r2, #3
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	43db      	mvns	r3, r3
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	4013      	ands	r3, r2
 8004596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	68da      	ldr	r2, [r3, #12]
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045b6:	2201      	movs	r2, #1
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4013      	ands	r3, r2
 80045c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	091b      	lsrs	r3, r3, #4
 80045cc:	f003 0201 	and.w	r2, r3, #1
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	2b03      	cmp	r3, #3
 80045ec:	d017      	beq.n	800461e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	2203      	movs	r2, #3
 80045fa:	fa02 f303 	lsl.w	r3, r2, r3
 80045fe:	43db      	mvns	r3, r3
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	4013      	ands	r3, r2
 8004604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	689a      	ldr	r2, [r3, #8]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	005b      	lsls	r3, r3, #1
 800460e:	fa02 f303 	lsl.w	r3, r2, r3
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f003 0303 	and.w	r3, r3, #3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d123      	bne.n	8004672 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	08da      	lsrs	r2, r3, #3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3208      	adds	r2, #8
 8004632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004636:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	f003 0307 	and.w	r3, r3, #7
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	220f      	movs	r2, #15
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43db      	mvns	r3, r3
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4013      	ands	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	691a      	ldr	r2, [r3, #16]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f003 0307 	and.w	r3, r3, #7
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	08da      	lsrs	r2, r3, #3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3208      	adds	r2, #8
 800466c:	6939      	ldr	r1, [r7, #16]
 800466e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	005b      	lsls	r3, r3, #1
 800467c:	2203      	movs	r2, #3
 800467e:	fa02 f303 	lsl.w	r3, r2, r3
 8004682:	43db      	mvns	r3, r3
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4013      	ands	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f003 0203 	and.w	r2, r3, #3
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	005b      	lsls	r3, r3, #1
 8004696:	fa02 f303 	lsl.w	r3, r2, r3
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	4313      	orrs	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	f000 80a0 	beq.w	80047f4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046b4:	4b58      	ldr	r3, [pc, #352]	; (8004818 <HAL_GPIO_Init+0x2d8>)
 80046b6:	699b      	ldr	r3, [r3, #24]
 80046b8:	4a57      	ldr	r2, [pc, #348]	; (8004818 <HAL_GPIO_Init+0x2d8>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	6193      	str	r3, [r2, #24]
 80046c0:	4b55      	ldr	r3, [pc, #340]	; (8004818 <HAL_GPIO_Init+0x2d8>)
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	60bb      	str	r3, [r7, #8]
 80046ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046cc:	4a53      	ldr	r2, [pc, #332]	; (800481c <HAL_GPIO_Init+0x2dc>)
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	089b      	lsrs	r3, r3, #2
 80046d2:	3302      	adds	r3, #2
 80046d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f003 0303 	and.w	r3, r3, #3
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	220f      	movs	r2, #15
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	43db      	mvns	r3, r3
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4013      	ands	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80046f6:	d019      	beq.n	800472c <HAL_GPIO_Init+0x1ec>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a49      	ldr	r2, [pc, #292]	; (8004820 <HAL_GPIO_Init+0x2e0>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d013      	beq.n	8004728 <HAL_GPIO_Init+0x1e8>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a48      	ldr	r2, [pc, #288]	; (8004824 <HAL_GPIO_Init+0x2e4>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d00d      	beq.n	8004724 <HAL_GPIO_Init+0x1e4>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a47      	ldr	r2, [pc, #284]	; (8004828 <HAL_GPIO_Init+0x2e8>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d007      	beq.n	8004720 <HAL_GPIO_Init+0x1e0>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a46      	ldr	r2, [pc, #280]	; (800482c <HAL_GPIO_Init+0x2ec>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d101      	bne.n	800471c <HAL_GPIO_Init+0x1dc>
 8004718:	2304      	movs	r3, #4
 800471a:	e008      	b.n	800472e <HAL_GPIO_Init+0x1ee>
 800471c:	2305      	movs	r3, #5
 800471e:	e006      	b.n	800472e <HAL_GPIO_Init+0x1ee>
 8004720:	2303      	movs	r3, #3
 8004722:	e004      	b.n	800472e <HAL_GPIO_Init+0x1ee>
 8004724:	2302      	movs	r3, #2
 8004726:	e002      	b.n	800472e <HAL_GPIO_Init+0x1ee>
 8004728:	2301      	movs	r3, #1
 800472a:	e000      	b.n	800472e <HAL_GPIO_Init+0x1ee>
 800472c:	2300      	movs	r3, #0
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	f002 0203 	and.w	r2, r2, #3
 8004734:	0092      	lsls	r2, r2, #2
 8004736:	4093      	lsls	r3, r2
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4313      	orrs	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800473e:	4937      	ldr	r1, [pc, #220]	; (800481c <HAL_GPIO_Init+0x2dc>)
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	089b      	lsrs	r3, r3, #2
 8004744:	3302      	adds	r3, #2
 8004746:	693a      	ldr	r2, [r7, #16]
 8004748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800474c:	4b38      	ldr	r3, [pc, #224]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	43db      	mvns	r3, r3
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	4013      	ands	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	4313      	orrs	r3, r2
 800476e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004770:	4a2f      	ldr	r2, [pc, #188]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004776:	4b2e      	ldr	r3, [pc, #184]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	43db      	mvns	r3, r3
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	4013      	ands	r3, r2
 8004784:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4313      	orrs	r3, r2
 8004798:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800479a:	4a25      	ldr	r2, [pc, #148]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047a0:	4b23      	ldr	r3, [pc, #140]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	43db      	mvns	r3, r3
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4013      	ands	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d003      	beq.n	80047c4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80047c4:	4a1a      	ldr	r2, [pc, #104]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047ca:	4b19      	ldr	r3, [pc, #100]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	43db      	mvns	r3, r3
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	4013      	ands	r3, r2
 80047d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80047ee:	4a10      	ldr	r2, [pc, #64]	; (8004830 <HAL_GPIO_Init+0x2f0>)
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	3301      	adds	r3, #1
 80047f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	fa22 f303 	lsr.w	r3, r2, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	f47f aea3 	bne.w	8004550 <HAL_GPIO_Init+0x10>
  }
}
 800480a:	bf00      	nop
 800480c:	bf00      	nop
 800480e:	371c      	adds	r7, #28
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	40021000 	.word	0x40021000
 800481c:	40010000 	.word	0x40010000
 8004820:	48000400 	.word	0x48000400
 8004824:	48000800 	.word	0x48000800
 8004828:	48000c00 	.word	0x48000c00
 800482c:	48001000 	.word	0x48001000
 8004830:	40010400 	.word	0x40010400

08004834 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	460b      	mov	r3, r1
 800483e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	691a      	ldr	r2, [r3, #16]
 8004844:	887b      	ldrh	r3, [r7, #2]
 8004846:	4013      	ands	r3, r2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d002      	beq.n	8004852 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800484c:	2301      	movs	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
 8004850:	e001      	b.n	8004856 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004852:	2300      	movs	r3, #0
 8004854:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004856:	7bfb      	ldrb	r3, [r7, #15]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	460b      	mov	r3, r1
 800486e:	807b      	strh	r3, [r7, #2]
 8004870:	4613      	mov	r3, r2
 8004872:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004874:	787b      	ldrb	r3, [r7, #1]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d003      	beq.n	8004882 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800487a:	887a      	ldrh	r2, [r7, #2]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004880:	e002      	b.n	8004888 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004882:	887a      	ldrh	r2, [r7, #2]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004894:	b480      	push	{r7}
 8004896:	b085      	sub	sp, #20
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	460b      	mov	r3, r1
 800489e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80048a6:	887a      	ldrh	r2, [r7, #2]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4013      	ands	r3, r2
 80048ac:	041a      	lsls	r2, r3, #16
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	43d9      	mvns	r1, r3
 80048b2:	887b      	ldrh	r3, [r7, #2]
 80048b4:	400b      	ands	r3, r1
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	619a      	str	r2, [r3, #24]
}
 80048bc:	bf00      	nop
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	4603      	mov	r3, r0
 80048d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048d2:	4b08      	ldr	r3, [pc, #32]	; (80048f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048d4:	695a      	ldr	r2, [r3, #20]
 80048d6:	88fb      	ldrh	r3, [r7, #6]
 80048d8:	4013      	ands	r3, r2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d006      	beq.n	80048ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048de:	4a05      	ldr	r2, [pc, #20]	; (80048f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048e0:	88fb      	ldrh	r3, [r7, #6]
 80048e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048e4:	88fb      	ldrh	r3, [r7, #6]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7fc fcde 	bl	80012a8 <HAL_GPIO_EXTI_Callback>
  }
}
 80048ec:	bf00      	nop
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40010400 	.word	0x40010400

080048f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e081      	b.n	8004a0e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d106      	bne.n	8004924 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7fe ff78 	bl	8003814 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2224      	movs	r2, #36	; 0x24
 8004928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0201 	bic.w	r2, r2, #1
 800493a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004948:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004958:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d107      	bne.n	8004972 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800496e:	609a      	str	r2, [r3, #8]
 8004970:	e006      	b.n	8004980 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800497e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	2b02      	cmp	r3, #2
 8004986:	d104      	bne.n	8004992 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004990:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	6812      	ldr	r2, [r2, #0]
 800499c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	430a      	orrs	r2, r1
 80049ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69d9      	ldr	r1, [r3, #28]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1a      	ldr	r2, [r3, #32]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0201 	orr.w	r2, r2, #1
 80049ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3708      	adds	r7, #8
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a16:	b480      	push	{r7}
 8004a18:	b083      	sub	sp, #12
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
 8004a1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b20      	cmp	r3, #32
 8004a2a:	d138      	bne.n	8004a9e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a36:	2302      	movs	r3, #2
 8004a38:	e032      	b.n	8004aa0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2224      	movs	r2, #36	; 0x24
 8004a46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0201 	bic.w	r2, r2, #1
 8004a58:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a68:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6819      	ldr	r1, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f042 0201 	orr.w	r2, r2, #1
 8004a88:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e000      	b.n	8004aa0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a9e:	2302      	movs	r3, #2
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b20      	cmp	r3, #32
 8004ac0:	d139      	bne.n	8004b36 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d101      	bne.n	8004ad0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004acc:	2302      	movs	r3, #2
 8004ace:	e033      	b.n	8004b38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2224      	movs	r2, #36	; 0x24
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004afe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	021b      	lsls	r3, r3, #8
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f042 0201 	orr.w	r2, r2, #1
 8004b20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2220      	movs	r2, #32
 8004b26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	e000      	b.n	8004b38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b36:	2302      	movs	r3, #2
  }
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3714      	adds	r7, #20
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b46:	b08b      	sub	sp, #44	; 0x2c
 8004b48:	af06      	add	r7, sp, #24
 8004b4a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e0c4      	b.n	8004ce0 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d106      	bne.n	8004b70 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7fe ffd6 	bl	8003b1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2203      	movs	r2, #3
 8004b74:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f004 fd4d 	bl	800961c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b82:	2300      	movs	r3, #0
 8004b84:	73fb      	strb	r3, [r7, #15]
 8004b86:	e040      	b.n	8004c0a <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
 8004b8a:	6879      	ldr	r1, [r7, #4]
 8004b8c:	1c5a      	adds	r2, r3, #1
 8004b8e:	4613      	mov	r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	4413      	add	r3, r2
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	440b      	add	r3, r1
 8004b98:	3301      	adds	r3, #1
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ba0:	6879      	ldr	r1, [r7, #4]
 8004ba2:	1c5a      	adds	r2, r3, #1
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	440b      	add	r3, r1
 8004bae:	7bfa      	ldrb	r2, [r7, #15]
 8004bb0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	6879      	ldr	r1, [r7, #4]
 8004bb6:	1c5a      	adds	r2, r3, #1
 8004bb8:	4613      	mov	r3, r2
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	4413      	add	r3, r2
 8004bbe:	00db      	lsls	r3, r3, #3
 8004bc0:	440b      	add	r3, r1
 8004bc2:	3303      	adds	r3, #3
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004bc8:	7bfa      	ldrb	r2, [r7, #15]
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	4413      	add	r3, r2
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	440b      	add	r3, r1
 8004bd6:	3338      	adds	r3, #56	; 0x38
 8004bd8:	2200      	movs	r2, #0
 8004bda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004bdc:	7bfa      	ldrb	r2, [r7, #15]
 8004bde:	6879      	ldr	r1, [r7, #4]
 8004be0:	4613      	mov	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4413      	add	r3, r2
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	440b      	add	r3, r1
 8004bea:	333c      	adds	r3, #60	; 0x3c
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004bf0:	7bfa      	ldrb	r2, [r7, #15]
 8004bf2:	6879      	ldr	r1, [r7, #4]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	440b      	add	r3, r1
 8004bfe:	3340      	adds	r3, #64	; 0x40
 8004c00:	2200      	movs	r2, #0
 8004c02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
 8004c06:	3301      	adds	r3, #1
 8004c08:	73fb      	strb	r3, [r7, #15]
 8004c0a:	7bfa      	ldrb	r2, [r7, #15]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d3b9      	bcc.n	8004b88 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c14:	2300      	movs	r3, #0
 8004c16:	73fb      	strb	r3, [r7, #15]
 8004c18:	e044      	b.n	8004ca4 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004c1a:	7bfa      	ldrb	r2, [r7, #15]
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	00db      	lsls	r3, r3, #3
 8004c26:	440b      	add	r3, r1
 8004c28:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004c30:	7bfa      	ldrb	r2, [r7, #15]
 8004c32:	6879      	ldr	r1, [r7, #4]
 8004c34:	4613      	mov	r3, r2
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	4413      	add	r3, r2
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	440b      	add	r3, r1
 8004c3e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004c42:	7bfa      	ldrb	r2, [r7, #15]
 8004c44:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004c46:	7bfa      	ldrb	r2, [r7, #15]
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	440b      	add	r3, r1
 8004c54:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004c58:	2200      	movs	r2, #0
 8004c5a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004c5c:	7bfa      	ldrb	r2, [r7, #15]
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	4613      	mov	r3, r2
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	4413      	add	r3, r2
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	440b      	add	r3, r1
 8004c6a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004c6e:	2200      	movs	r2, #0
 8004c70:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004c72:	7bfa      	ldrb	r2, [r7, #15]
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	4613      	mov	r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	4413      	add	r3, r2
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	440b      	add	r3, r1
 8004c80:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004c84:	2200      	movs	r2, #0
 8004c86:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c88:	7bfa      	ldrb	r2, [r7, #15]
 8004c8a:	6879      	ldr	r1, [r7, #4]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	00db      	lsls	r3, r3, #3
 8004c94:	440b      	add	r3, r1
 8004c96:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	73fb      	strb	r3, [r7, #15]
 8004ca4:	7bfa      	ldrb	r2, [r7, #15]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d3b5      	bcc.n	8004c1a <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	603b      	str	r3, [r7, #0]
 8004cb4:	687e      	ldr	r6, [r7, #4]
 8004cb6:	466d      	mov	r5, sp
 8004cb8:	f106 0410 	add.w	r4, r6, #16
 8004cbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	602b      	str	r3, [r5, #0]
 8004cc4:	1d33      	adds	r3, r6, #4
 8004cc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cc8:	6838      	ldr	r0, [r7, #0]
 8004cca:	f004 fcc2 	bl	8009652 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cf4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cf8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004cfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d102      	bne.n	8004d0e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	f001 b823 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f000 817d 	beq.w	800501e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004d24:	4bbc      	ldr	r3, [pc, #752]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f003 030c 	and.w	r3, r3, #12
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d00c      	beq.n	8004d4a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d30:	4bb9      	ldr	r3, [pc, #740]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d15c      	bne.n	8004df6 <HAL_RCC_OscConfig+0x10e>
 8004d3c:	4bb6      	ldr	r3, [pc, #728]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d48:	d155      	bne.n	8004df6 <HAL_RCC_OscConfig+0x10e>
 8004d4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d4e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d52:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004d56:	fa93 f3a3 	rbit	r3, r3
 8004d5a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8004d5e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d62:	fab3 f383 	clz	r3, r3
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	095b      	lsrs	r3, r3, #5
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	f043 0301 	orr.w	r3, r3, #1
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d102      	bne.n	8004d7c <HAL_RCC_OscConfig+0x94>
 8004d76:	4ba8      	ldr	r3, [pc, #672]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	e015      	b.n	8004da8 <HAL_RCC_OscConfig+0xc0>
 8004d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d80:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d84:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004d88:	fa93 f3a3 	rbit	r3, r3
 8004d8c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004d90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d94:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004d98:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004d9c:	fa93 f3a3 	rbit	r3, r3
 8004da0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004da4:	4b9c      	ldr	r3, [pc, #624]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004dac:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004db0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004db4:	fa92 f2a2 	rbit	r2, r2
 8004db8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004dbc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004dc0:	fab2 f282 	clz	r2, r2
 8004dc4:	b2d2      	uxtb	r2, r2
 8004dc6:	f042 0220 	orr.w	r2, r2, #32
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	f002 021f 	and.w	r2, r2, #31
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 811f 	beq.w	800501c <HAL_RCC_OscConfig+0x334>
 8004dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004de2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f040 8116 	bne.w	800501c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	f000 bfaf 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004df6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dfa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e06:	d106      	bne.n	8004e16 <HAL_RCC_OscConfig+0x12e>
 8004e08:	4b83      	ldr	r3, [pc, #524]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a82      	ldr	r2, [pc, #520]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	e036      	b.n	8004e84 <HAL_RCC_OscConfig+0x19c>
 8004e16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e1a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10c      	bne.n	8004e40 <HAL_RCC_OscConfig+0x158>
 8004e26:	4b7c      	ldr	r3, [pc, #496]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a7b      	ldr	r2, [pc, #492]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e30:	6013      	str	r3, [r2, #0]
 8004e32:	4b79      	ldr	r3, [pc, #484]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a78      	ldr	r2, [pc, #480]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	e021      	b.n	8004e84 <HAL_RCC_OscConfig+0x19c>
 8004e40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e44:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e50:	d10c      	bne.n	8004e6c <HAL_RCC_OscConfig+0x184>
 8004e52:	4b71      	ldr	r3, [pc, #452]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a70      	ldr	r2, [pc, #448]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	4b6e      	ldr	r3, [pc, #440]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a6d      	ldr	r2, [pc, #436]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	e00b      	b.n	8004e84 <HAL_RCC_OscConfig+0x19c>
 8004e6c:	4b6a      	ldr	r3, [pc, #424]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a69      	ldr	r2, [pc, #420]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e76:	6013      	str	r3, [r2, #0]
 8004e78:	4b67      	ldr	r3, [pc, #412]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a66      	ldr	r2, [pc, #408]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e82:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e84:	4b64      	ldr	r3, [pc, #400]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e88:	f023 020f 	bic.w	r2, r3, #15
 8004e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	495f      	ldr	r1, [pc, #380]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d059      	beq.n	8004f62 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eae:	f7ff f98f 	bl	80041d0 <HAL_GetTick>
 8004eb2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eb6:	e00a      	b.n	8004ece <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004eb8:	f7ff f98a 	bl	80041d0 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b64      	cmp	r3, #100	; 0x64
 8004ec6:	d902      	bls.n	8004ece <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	f000 bf43 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
 8004ece:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ed2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004eda:	fa93 f3a3 	rbit	r3, r3
 8004ede:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004ee2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ee6:	fab3 f383 	clz	r3, r3
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	095b      	lsrs	r3, r3, #5
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	f043 0301 	orr.w	r3, r3, #1
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d102      	bne.n	8004f00 <HAL_RCC_OscConfig+0x218>
 8004efa:	4b47      	ldr	r3, [pc, #284]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	e015      	b.n	8004f2c <HAL_RCC_OscConfig+0x244>
 8004f00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f04:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f08:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004f0c:	fa93 f3a3 	rbit	r3, r3
 8004f10:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004f14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f18:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004f1c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004f20:	fa93 f3a3 	rbit	r3, r3
 8004f24:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004f28:	4b3b      	ldr	r3, [pc, #236]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f30:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004f34:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004f38:	fa92 f2a2 	rbit	r2, r2
 8004f3c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004f40:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004f44:	fab2 f282 	clz	r2, r2
 8004f48:	b2d2      	uxtb	r2, r2
 8004f4a:	f042 0220 	orr.w	r2, r2, #32
 8004f4e:	b2d2      	uxtb	r2, r2
 8004f50:	f002 021f 	and.w	r2, r2, #31
 8004f54:	2101      	movs	r1, #1
 8004f56:	fa01 f202 	lsl.w	r2, r1, r2
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0ab      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x1d0>
 8004f60:	e05d      	b.n	800501e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f62:	f7ff f935 	bl	80041d0 <HAL_GetTick>
 8004f66:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f6a:	e00a      	b.n	8004f82 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f6c:	f7ff f930 	bl	80041d0 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	2b64      	cmp	r3, #100	; 0x64
 8004f7a:	d902      	bls.n	8004f82 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	f000 bee9 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
 8004f82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f86:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004f8e:	fa93 f3a3 	rbit	r3, r3
 8004f92:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004f96:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f9a:	fab3 f383 	clz	r3, r3
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	095b      	lsrs	r3, r3, #5
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	f043 0301 	orr.w	r3, r3, #1
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d102      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x2cc>
 8004fae:	4b1a      	ldr	r3, [pc, #104]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	e015      	b.n	8004fe0 <HAL_RCC_OscConfig+0x2f8>
 8004fb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fb8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fbc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004fc0:	fa93 f3a3 	rbit	r3, r3
 8004fc4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004fc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fcc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004fd0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004fd4:	fa93 f3a3 	rbit	r3, r3
 8004fd8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004fdc:	4b0e      	ldr	r3, [pc, #56]	; (8005018 <HAL_RCC_OscConfig+0x330>)
 8004fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004fe4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004fe8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004fec:	fa92 f2a2 	rbit	r2, r2
 8004ff0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004ff4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004ff8:	fab2 f282 	clz	r2, r2
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	f042 0220 	orr.w	r2, r2, #32
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	f002 021f 	and.w	r2, r2, #31
 8005008:	2101      	movs	r1, #1
 800500a:	fa01 f202 	lsl.w	r2, r1, r2
 800500e:	4013      	ands	r3, r2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1ab      	bne.n	8004f6c <HAL_RCC_OscConfig+0x284>
 8005014:	e003      	b.n	800501e <HAL_RCC_OscConfig+0x336>
 8005016:	bf00      	nop
 8005018:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800501c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800501e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005022:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 817d 	beq.w	800532e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005034:	4ba6      	ldr	r3, [pc, #664]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f003 030c 	and.w	r3, r3, #12
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00b      	beq.n	8005058 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005040:	4ba3      	ldr	r3, [pc, #652]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f003 030c 	and.w	r3, r3, #12
 8005048:	2b08      	cmp	r3, #8
 800504a:	d172      	bne.n	8005132 <HAL_RCC_OscConfig+0x44a>
 800504c:	4ba0      	ldr	r3, [pc, #640]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d16c      	bne.n	8005132 <HAL_RCC_OscConfig+0x44a>
 8005058:	2302      	movs	r3, #2
 800505a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005062:	fa93 f3a3 	rbit	r3, r3
 8005066:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800506a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800506e:	fab3 f383 	clz	r3, r3
 8005072:	b2db      	uxtb	r3, r3
 8005074:	095b      	lsrs	r3, r3, #5
 8005076:	b2db      	uxtb	r3, r3
 8005078:	f043 0301 	orr.w	r3, r3, #1
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b01      	cmp	r3, #1
 8005080:	d102      	bne.n	8005088 <HAL_RCC_OscConfig+0x3a0>
 8005082:	4b93      	ldr	r3, [pc, #588]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	e013      	b.n	80050b0 <HAL_RCC_OscConfig+0x3c8>
 8005088:	2302      	movs	r3, #2
 800508a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800508e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005092:	fa93 f3a3 	rbit	r3, r3
 8005096:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800509a:	2302      	movs	r3, #2
 800509c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80050a0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80050a4:	fa93 f3a3 	rbit	r3, r3
 80050a8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80050ac:	4b88      	ldr	r3, [pc, #544]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	2202      	movs	r2, #2
 80050b2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80050b6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80050ba:	fa92 f2a2 	rbit	r2, r2
 80050be:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80050c2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80050c6:	fab2 f282 	clz	r2, r2
 80050ca:	b2d2      	uxtb	r2, r2
 80050cc:	f042 0220 	orr.w	r2, r2, #32
 80050d0:	b2d2      	uxtb	r2, r2
 80050d2:	f002 021f 	and.w	r2, r2, #31
 80050d6:	2101      	movs	r1, #1
 80050d8:	fa01 f202 	lsl.w	r2, r1, r2
 80050dc:	4013      	ands	r3, r2
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00a      	beq.n	80050f8 <HAL_RCC_OscConfig+0x410>
 80050e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d002      	beq.n	80050f8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	f000 be2e 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f8:	4b75      	ldr	r3, [pc, #468]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005104:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	21f8      	movs	r1, #248	; 0xf8
 800510e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005112:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005116:	fa91 f1a1 	rbit	r1, r1
 800511a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800511e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005122:	fab1 f181 	clz	r1, r1
 8005126:	b2c9      	uxtb	r1, r1
 8005128:	408b      	lsls	r3, r1
 800512a:	4969      	ldr	r1, [pc, #420]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 800512c:	4313      	orrs	r3, r2
 800512e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005130:	e0fd      	b.n	800532e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005132:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005136:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	2b00      	cmp	r3, #0
 8005140:	f000 8088 	beq.w	8005254 <HAL_RCC_OscConfig+0x56c>
 8005144:	2301      	movs	r3, #1
 8005146:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800514a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800514e:	fa93 f3a3 	rbit	r3, r3
 8005152:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005156:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800515a:	fab3 f383 	clz	r3, r3
 800515e:	b2db      	uxtb	r3, r3
 8005160:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005164:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	461a      	mov	r2, r3
 800516c:	2301      	movs	r3, #1
 800516e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005170:	f7ff f82e 	bl	80041d0 <HAL_GetTick>
 8005174:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005178:	e00a      	b.n	8005190 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800517a:	f7ff f829 	bl	80041d0 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d902      	bls.n	8005190 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	f000 bde2 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
 8005190:	2302      	movs	r3, #2
 8005192:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005196:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800519a:	fa93 f3a3 	rbit	r3, r3
 800519e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80051a2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051a6:	fab3 f383 	clz	r3, r3
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	095b      	lsrs	r3, r3, #5
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	f043 0301 	orr.w	r3, r3, #1
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d102      	bne.n	80051c0 <HAL_RCC_OscConfig+0x4d8>
 80051ba:	4b45      	ldr	r3, [pc, #276]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	e013      	b.n	80051e8 <HAL_RCC_OscConfig+0x500>
 80051c0:	2302      	movs	r3, #2
 80051c2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80051ca:	fa93 f3a3 	rbit	r3, r3
 80051ce:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80051d2:	2302      	movs	r3, #2
 80051d4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80051d8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80051dc:	fa93 f3a3 	rbit	r3, r3
 80051e0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80051e4:	4b3a      	ldr	r3, [pc, #232]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 80051e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e8:	2202      	movs	r2, #2
 80051ea:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80051ee:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80051f2:	fa92 f2a2 	rbit	r2, r2
 80051f6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80051fa:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80051fe:	fab2 f282 	clz	r2, r2
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	f042 0220 	orr.w	r2, r2, #32
 8005208:	b2d2      	uxtb	r2, r2
 800520a:	f002 021f 	and.w	r2, r2, #31
 800520e:	2101      	movs	r1, #1
 8005210:	fa01 f202 	lsl.w	r2, r1, r2
 8005214:	4013      	ands	r3, r2
 8005216:	2b00      	cmp	r3, #0
 8005218:	d0af      	beq.n	800517a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800521a:	4b2d      	ldr	r3, [pc, #180]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005222:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005226:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	21f8      	movs	r1, #248	; 0xf8
 8005230:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005234:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005238:	fa91 f1a1 	rbit	r1, r1
 800523c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005240:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005244:	fab1 f181 	clz	r1, r1
 8005248:	b2c9      	uxtb	r1, r1
 800524a:	408b      	lsls	r3, r1
 800524c:	4920      	ldr	r1, [pc, #128]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 800524e:	4313      	orrs	r3, r2
 8005250:	600b      	str	r3, [r1, #0]
 8005252:	e06c      	b.n	800532e <HAL_RCC_OscConfig+0x646>
 8005254:	2301      	movs	r3, #1
 8005256:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800525e:	fa93 f3a3 	rbit	r3, r3
 8005262:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005266:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800526a:	fab3 f383 	clz	r3, r3
 800526e:	b2db      	uxtb	r3, r3
 8005270:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005274:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	461a      	mov	r2, r3
 800527c:	2300      	movs	r3, #0
 800527e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005280:	f7fe ffa6 	bl	80041d0 <HAL_GetTick>
 8005284:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005288:	e00a      	b.n	80052a0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800528a:	f7fe ffa1 	bl	80041d0 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	2b02      	cmp	r3, #2
 8005298:	d902      	bls.n	80052a0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	f000 bd5a 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
 80052a0:	2302      	movs	r3, #2
 80052a2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80052aa:	fa93 f3a3 	rbit	r3, r3
 80052ae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80052b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052b6:	fab3 f383 	clz	r3, r3
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	095b      	lsrs	r3, r3, #5
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	f043 0301 	orr.w	r3, r3, #1
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d104      	bne.n	80052d4 <HAL_RCC_OscConfig+0x5ec>
 80052ca:	4b01      	ldr	r3, [pc, #4]	; (80052d0 <HAL_RCC_OscConfig+0x5e8>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	e015      	b.n	80052fc <HAL_RCC_OscConfig+0x614>
 80052d0:	40021000 	.word	0x40021000
 80052d4:	2302      	movs	r3, #2
 80052d6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80052de:	fa93 f3a3 	rbit	r3, r3
 80052e2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80052e6:	2302      	movs	r3, #2
 80052e8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80052ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80052f0:	fa93 f3a3 	rbit	r3, r3
 80052f4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80052f8:	4bc8      	ldr	r3, [pc, #800]	; (800561c <HAL_RCC_OscConfig+0x934>)
 80052fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fc:	2202      	movs	r2, #2
 80052fe:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005302:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005306:	fa92 f2a2 	rbit	r2, r2
 800530a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800530e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005312:	fab2 f282 	clz	r2, r2
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	f042 0220 	orr.w	r2, r2, #32
 800531c:	b2d2      	uxtb	r2, r2
 800531e:	f002 021f 	and.w	r2, r2, #31
 8005322:	2101      	movs	r1, #1
 8005324:	fa01 f202 	lsl.w	r2, r1, r2
 8005328:	4013      	ands	r3, r2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1ad      	bne.n	800528a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800532e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005332:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0308 	and.w	r3, r3, #8
 800533e:	2b00      	cmp	r3, #0
 8005340:	f000 8110 	beq.w	8005564 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005348:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d079      	beq.n	8005448 <HAL_RCC_OscConfig+0x760>
 8005354:	2301      	movs	r3, #1
 8005356:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800535a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800535e:	fa93 f3a3 	rbit	r3, r3
 8005362:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005366:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800536a:	fab3 f383 	clz	r3, r3
 800536e:	b2db      	uxtb	r3, r3
 8005370:	461a      	mov	r2, r3
 8005372:	4bab      	ldr	r3, [pc, #684]	; (8005620 <HAL_RCC_OscConfig+0x938>)
 8005374:	4413      	add	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	461a      	mov	r2, r3
 800537a:	2301      	movs	r3, #1
 800537c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800537e:	f7fe ff27 	bl	80041d0 <HAL_GetTick>
 8005382:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005386:	e00a      	b.n	800539e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005388:	f7fe ff22 	bl	80041d0 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d902      	bls.n	800539e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	f000 bcdb 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
 800539e:	2302      	movs	r3, #2
 80053a0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80053a8:	fa93 f3a3 	rbit	r3, r3
 80053ac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80053b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80053b8:	2202      	movs	r2, #2
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	fa93 f2a3 	rbit	r2, r3
 80053ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053dc:	2202      	movs	r2, #2
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	fa93 f2a3 	rbit	r2, r3
 80053ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80053f6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053f8:	4b88      	ldr	r3, [pc, #544]	; (800561c <HAL_RCC_OscConfig+0x934>)
 80053fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005400:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005404:	2102      	movs	r1, #2
 8005406:	6019      	str	r1, [r3, #0]
 8005408:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	fa93 f1a3 	rbit	r1, r3
 8005416:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800541a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800541e:	6019      	str	r1, [r3, #0]
  return result;
 8005420:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005424:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	fab3 f383 	clz	r3, r3
 800542e:	b2db      	uxtb	r3, r3
 8005430:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005434:	b2db      	uxtb	r3, r3
 8005436:	f003 031f 	and.w	r3, r3, #31
 800543a:	2101      	movs	r1, #1
 800543c:	fa01 f303 	lsl.w	r3, r1, r3
 8005440:	4013      	ands	r3, r2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d0a0      	beq.n	8005388 <HAL_RCC_OscConfig+0x6a0>
 8005446:	e08d      	b.n	8005564 <HAL_RCC_OscConfig+0x87c>
 8005448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800544c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005450:	2201      	movs	r2, #1
 8005452:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005458:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	fa93 f2a3 	rbit	r2, r3
 8005462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005466:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800546a:	601a      	str	r2, [r3, #0]
  return result;
 800546c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005470:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005474:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005476:	fab3 f383 	clz	r3, r3
 800547a:	b2db      	uxtb	r3, r3
 800547c:	461a      	mov	r2, r3
 800547e:	4b68      	ldr	r3, [pc, #416]	; (8005620 <HAL_RCC_OscConfig+0x938>)
 8005480:	4413      	add	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	461a      	mov	r2, r3
 8005486:	2300      	movs	r3, #0
 8005488:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800548a:	f7fe fea1 	bl	80041d0 <HAL_GetTick>
 800548e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005492:	e00a      	b.n	80054aa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005494:	f7fe fe9c 	bl	80041d0 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800549e:	1ad3      	subs	r3, r2, r3
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d902      	bls.n	80054aa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80054a4:	2303      	movs	r3, #3
 80054a6:	f000 bc55 	b.w	8005d54 <HAL_RCC_OscConfig+0x106c>
 80054aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ae:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80054b2:	2202      	movs	r2, #2
 80054b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ba:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	fa93 f2a3 	rbit	r2, r3
 80054c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054c8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80054cc:	601a      	str	r2, [r3, #0]
 80054ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80054d6:	2202      	movs	r2, #2
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054de:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	fa93 f2a3 	rbit	r2, r3
 80054e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80054fa:	2202      	movs	r2, #2
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005502:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	fa93 f2a3 	rbit	r2, r3
 800550c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005510:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005514:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005516:	4b41      	ldr	r3, [pc, #260]	; (800561c <HAL_RCC_OscConfig+0x934>)
 8005518:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800551a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800551e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005522:	2102      	movs	r1, #2
 8005524:	6019      	str	r1, [r3, #0]
 8005526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800552a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	fa93 f1a3 	rbit	r1, r3
 8005534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005538:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800553c:	6019      	str	r1, [r3, #0]
  return result;
 800553e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005542:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	fab3 f383 	clz	r3, r3
 800554c:	b2db      	uxtb	r3, r3
 800554e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005552:	b2db      	uxtb	r3, r3
 8005554:	f003 031f 	and.w	r3, r3, #31
 8005558:	2101      	movs	r1, #1
 800555a:	fa01 f303 	lsl.w	r3, r1, r3
 800555e:	4013      	ands	r3, r2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d197      	bne.n	8005494 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005564:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005568:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 81a1 	beq.w	80058bc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800557a:	2300      	movs	r3, #0
 800557c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005580:	4b26      	ldr	r3, [pc, #152]	; (800561c <HAL_RCC_OscConfig+0x934>)
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d116      	bne.n	80055ba <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800558c:	4b23      	ldr	r3, [pc, #140]	; (800561c <HAL_RCC_OscConfig+0x934>)
 800558e:	69db      	ldr	r3, [r3, #28]
 8005590:	4a22      	ldr	r2, [pc, #136]	; (800561c <HAL_RCC_OscConfig+0x934>)
 8005592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005596:	61d3      	str	r3, [r2, #28]
 8005598:	4b20      	ldr	r3, [pc, #128]	; (800561c <HAL_RCC_OscConfig+0x934>)
 800559a:	69db      	ldr	r3, [r3, #28]
 800559c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80055a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ae:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80055b2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80055b4:	2301      	movs	r3, #1
 80055b6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ba:	4b1a      	ldr	r3, [pc, #104]	; (8005624 <HAL_RCC_OscConfig+0x93c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d11a      	bne.n	80055fc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055c6:	4b17      	ldr	r3, [pc, #92]	; (8005624 <HAL_RCC_OscConfig+0x93c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a16      	ldr	r2, [pc, #88]	; (8005624 <HAL_RCC_OscConfig+0x93c>)
 80055cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055d2:	f7fe fdfd 	bl	80041d0 <HAL_GetTick>
 80055d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055da:	e009      	b.n	80055f0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055dc:	f7fe fdf8 	bl	80041d0 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b64      	cmp	r3, #100	; 0x64
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e3b1      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055f0:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <HAL_RCC_OscConfig+0x93c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0ef      	beq.n	80055dc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005600:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d10d      	bne.n	8005628 <HAL_RCC_OscConfig+0x940>
 800560c:	4b03      	ldr	r3, [pc, #12]	; (800561c <HAL_RCC_OscConfig+0x934>)
 800560e:	6a1b      	ldr	r3, [r3, #32]
 8005610:	4a02      	ldr	r2, [pc, #8]	; (800561c <HAL_RCC_OscConfig+0x934>)
 8005612:	f043 0301 	orr.w	r3, r3, #1
 8005616:	6213      	str	r3, [r2, #32]
 8005618:	e03c      	b.n	8005694 <HAL_RCC_OscConfig+0x9ac>
 800561a:	bf00      	nop
 800561c:	40021000 	.word	0x40021000
 8005620:	10908120 	.word	0x10908120
 8005624:	40007000 	.word	0x40007000
 8005628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800562c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10c      	bne.n	8005652 <HAL_RCC_OscConfig+0x96a>
 8005638:	4bc1      	ldr	r3, [pc, #772]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	4ac0      	ldr	r2, [pc, #768]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800563e:	f023 0301 	bic.w	r3, r3, #1
 8005642:	6213      	str	r3, [r2, #32]
 8005644:	4bbe      	ldr	r3, [pc, #760]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005646:	6a1b      	ldr	r3, [r3, #32]
 8005648:	4abd      	ldr	r2, [pc, #756]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800564a:	f023 0304 	bic.w	r3, r3, #4
 800564e:	6213      	str	r3, [r2, #32]
 8005650:	e020      	b.n	8005694 <HAL_RCC_OscConfig+0x9ac>
 8005652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005656:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	2b05      	cmp	r3, #5
 8005660:	d10c      	bne.n	800567c <HAL_RCC_OscConfig+0x994>
 8005662:	4bb7      	ldr	r3, [pc, #732]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	4ab6      	ldr	r2, [pc, #728]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005668:	f043 0304 	orr.w	r3, r3, #4
 800566c:	6213      	str	r3, [r2, #32]
 800566e:	4bb4      	ldr	r3, [pc, #720]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	4ab3      	ldr	r2, [pc, #716]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005674:	f043 0301 	orr.w	r3, r3, #1
 8005678:	6213      	str	r3, [r2, #32]
 800567a:	e00b      	b.n	8005694 <HAL_RCC_OscConfig+0x9ac>
 800567c:	4bb0      	ldr	r3, [pc, #704]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	4aaf      	ldr	r2, [pc, #700]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005682:	f023 0301 	bic.w	r3, r3, #1
 8005686:	6213      	str	r3, [r2, #32]
 8005688:	4bad      	ldr	r3, [pc, #692]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	4aac      	ldr	r2, [pc, #688]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800568e:	f023 0304 	bic.w	r3, r3, #4
 8005692:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005698:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 8081 	beq.w	80057a8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056a6:	f7fe fd93 	bl	80041d0 <HAL_GetTick>
 80056aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ae:	e00b      	b.n	80056c8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056b0:	f7fe fd8e 	bl	80041d0 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d901      	bls.n	80056c8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e345      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
 80056c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056cc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80056d0:	2202      	movs	r2, #2
 80056d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	fa93 f2a3 	rbit	r2, r3
 80056e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80056f4:	2202      	movs	r2, #2
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056fc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	fa93 f2a3 	rbit	r2, r3
 8005706:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800570a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800570e:	601a      	str	r2, [r3, #0]
  return result;
 8005710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005714:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005718:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800571a:	fab3 f383 	clz	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	b2db      	uxtb	r3, r3
 8005724:	f043 0302 	orr.w	r3, r3, #2
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	d102      	bne.n	8005734 <HAL_RCC_OscConfig+0xa4c>
 800572e:	4b84      	ldr	r3, [pc, #528]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	e013      	b.n	800575c <HAL_RCC_OscConfig+0xa74>
 8005734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005738:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800573c:	2202      	movs	r2, #2
 800573e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005744:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	fa93 f2a3 	rbit	r2, r3
 800574e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005752:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	4b79      	ldr	r3, [pc, #484]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005760:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005764:	2102      	movs	r1, #2
 8005766:	6011      	str	r1, [r2, #0]
 8005768:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800576c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005770:	6812      	ldr	r2, [r2, #0]
 8005772:	fa92 f1a2 	rbit	r1, r2
 8005776:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800577a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800577e:	6011      	str	r1, [r2, #0]
  return result;
 8005780:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005784:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005788:	6812      	ldr	r2, [r2, #0]
 800578a:	fab2 f282 	clz	r2, r2
 800578e:	b2d2      	uxtb	r2, r2
 8005790:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005794:	b2d2      	uxtb	r2, r2
 8005796:	f002 021f 	and.w	r2, r2, #31
 800579a:	2101      	movs	r1, #1
 800579c:	fa01 f202 	lsl.w	r2, r1, r2
 80057a0:	4013      	ands	r3, r2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d084      	beq.n	80056b0 <HAL_RCC_OscConfig+0x9c8>
 80057a6:	e07f      	b.n	80058a8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057a8:	f7fe fd12 	bl	80041d0 <HAL_GetTick>
 80057ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057b0:	e00b      	b.n	80057ca <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057b2:	f7fe fd0d 	bl	80041d0 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e2c4      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
 80057ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ce:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80057d2:	2202      	movs	r2, #2
 80057d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057da:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	fa93 f2a3 	rbit	r2, r3
 80057e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057e8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057f2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80057f6:	2202      	movs	r2, #2
 80057f8:	601a      	str	r2, [r3, #0]
 80057fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057fe:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	fa93 f2a3 	rbit	r2, r3
 8005808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800580c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005810:	601a      	str	r2, [r3, #0]
  return result;
 8005812:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005816:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800581a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800581c:	fab3 f383 	clz	r3, r3
 8005820:	b2db      	uxtb	r3, r3
 8005822:	095b      	lsrs	r3, r3, #5
 8005824:	b2db      	uxtb	r3, r3
 8005826:	f043 0302 	orr.w	r3, r3, #2
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d102      	bne.n	8005836 <HAL_RCC_OscConfig+0xb4e>
 8005830:	4b43      	ldr	r3, [pc, #268]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	e013      	b.n	800585e <HAL_RCC_OscConfig+0xb76>
 8005836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800583a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800583e:	2202      	movs	r2, #2
 8005840:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005846:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	fa93 f2a3 	rbit	r2, r3
 8005850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005854:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005858:	601a      	str	r2, [r3, #0]
 800585a:	4b39      	ldr	r3, [pc, #228]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 800585c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005862:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005866:	2102      	movs	r1, #2
 8005868:	6011      	str	r1, [r2, #0]
 800586a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800586e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005872:	6812      	ldr	r2, [r2, #0]
 8005874:	fa92 f1a2 	rbit	r1, r2
 8005878:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800587c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005880:	6011      	str	r1, [r2, #0]
  return result;
 8005882:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005886:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800588a:	6812      	ldr	r2, [r2, #0]
 800588c:	fab2 f282 	clz	r2, r2
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005896:	b2d2      	uxtb	r2, r2
 8005898:	f002 021f 	and.w	r2, r2, #31
 800589c:	2101      	movs	r1, #1
 800589e:	fa01 f202 	lsl.w	r2, r1, r2
 80058a2:	4013      	ands	r3, r2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d184      	bne.n	80057b2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80058a8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d105      	bne.n	80058bc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058b0:	4b23      	ldr	r3, [pc, #140]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 80058b2:	69db      	ldr	r3, [r3, #28]
 80058b4:	4a22      	ldr	r2, [pc, #136]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 80058b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058ba:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058c0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	69db      	ldr	r3, [r3, #28]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f000 8242 	beq.w	8005d52 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058ce:	4b1c      	ldr	r3, [pc, #112]	; (8005940 <HAL_RCC_OscConfig+0xc58>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f003 030c 	and.w	r3, r3, #12
 80058d6:	2b08      	cmp	r3, #8
 80058d8:	f000 8213 	beq.w	8005d02 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	f040 8162 	bne.w	8005bb2 <HAL_RCC_OscConfig+0xeca>
 80058ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80058f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005900:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	fa93 f2a3 	rbit	r2, r3
 800590a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800590e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005912:	601a      	str	r2, [r3, #0]
  return result;
 8005914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005918:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800591c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800591e:	fab3 f383 	clz	r3, r3
 8005922:	b2db      	uxtb	r3, r3
 8005924:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005928:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	461a      	mov	r2, r3
 8005930:	2300      	movs	r3, #0
 8005932:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005934:	f7fe fc4c 	bl	80041d0 <HAL_GetTick>
 8005938:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800593c:	e00c      	b.n	8005958 <HAL_RCC_OscConfig+0xc70>
 800593e:	bf00      	nop
 8005940:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005944:	f7fe fc44 	bl	80041d0 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	2b02      	cmp	r3, #2
 8005952:	d901      	bls.n	8005958 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e1fd      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
 8005958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800595c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005960:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005964:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800596a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	fa93 f2a3 	rbit	r2, r3
 8005974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005978:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800597c:	601a      	str	r2, [r3, #0]
  return result;
 800597e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005982:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005986:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005988:	fab3 f383 	clz	r3, r3
 800598c:	b2db      	uxtb	r3, r3
 800598e:	095b      	lsrs	r3, r3, #5
 8005990:	b2db      	uxtb	r3, r3
 8005992:	f043 0301 	orr.w	r3, r3, #1
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b01      	cmp	r3, #1
 800599a:	d102      	bne.n	80059a2 <HAL_RCC_OscConfig+0xcba>
 800599c:	4bb0      	ldr	r3, [pc, #704]	; (8005c60 <HAL_RCC_OscConfig+0xf78>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	e027      	b.n	80059f2 <HAL_RCC_OscConfig+0xd0a>
 80059a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80059aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	fa93 f2a3 	rbit	r2, r3
 80059be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059c2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059cc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80059d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059da:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	fa93 f2a3 	rbit	r2, r3
 80059e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059e8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80059ec:	601a      	str	r2, [r3, #0]
 80059ee:	4b9c      	ldr	r3, [pc, #624]	; (8005c60 <HAL_RCC_OscConfig+0xf78>)
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059f6:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80059fa:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80059fe:	6011      	str	r1, [r2, #0]
 8005a00:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a04:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005a08:	6812      	ldr	r2, [r2, #0]
 8005a0a:	fa92 f1a2 	rbit	r1, r2
 8005a0e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a12:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005a16:	6011      	str	r1, [r2, #0]
  return result;
 8005a18:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a1c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005a20:	6812      	ldr	r2, [r2, #0]
 8005a22:	fab2 f282 	clz	r2, r2
 8005a26:	b2d2      	uxtb	r2, r2
 8005a28:	f042 0220 	orr.w	r2, r2, #32
 8005a2c:	b2d2      	uxtb	r2, r2
 8005a2e:	f002 021f 	and.w	r2, r2, #31
 8005a32:	2101      	movs	r1, #1
 8005a34:	fa01 f202 	lsl.w	r2, r1, r2
 8005a38:	4013      	ands	r3, r2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d182      	bne.n	8005944 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a3e:	4b88      	ldr	r3, [pc, #544]	; (8005c60 <HAL_RCC_OscConfig+0xf78>)
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005a46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	430b      	orrs	r3, r1
 8005a60:	497f      	ldr	r1, [pc, #508]	; (8005c60 <HAL_RCC_OscConfig+0xf78>)
 8005a62:	4313      	orrs	r3, r2
 8005a64:	604b      	str	r3, [r1, #4]
 8005a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a6a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005a6e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005a72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a78:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	fa93 f2a3 	rbit	r2, r3
 8005a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a86:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005a8a:	601a      	str	r2, [r3, #0]
  return result;
 8005a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a90:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005a94:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a96:	fab3 f383 	clz	r3, r3
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005aa0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aac:	f7fe fb90 	bl	80041d0 <HAL_GetTick>
 8005ab0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ab4:	e009      	b.n	8005aca <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ab6:	f7fe fb8b 	bl	80041d0 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e144      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
 8005aca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ace:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005ad2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ad6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005adc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	fa93 f2a3 	rbit	r2, r3
 8005ae6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aea:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005aee:	601a      	str	r2, [r3, #0]
  return result;
 8005af0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005af4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005af8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005afa:	fab3 f383 	clz	r3, r3
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	095b      	lsrs	r3, r3, #5
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	f043 0301 	orr.w	r3, r3, #1
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d102      	bne.n	8005b14 <HAL_RCC_OscConfig+0xe2c>
 8005b0e:	4b54      	ldr	r3, [pc, #336]	; (8005c60 <HAL_RCC_OscConfig+0xf78>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	e027      	b.n	8005b64 <HAL_RCC_OscConfig+0xe7c>
 8005b14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b18:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005b1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b26:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	fa93 f2a3 	rbit	r2, r3
 8005b30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b34:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b3e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005b42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b4c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	fa93 f2a3 	rbit	r2, r3
 8005b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b5a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	4b3f      	ldr	r3, [pc, #252]	; (8005c60 <HAL_RCC_OscConfig+0xf78>)
 8005b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b64:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b68:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005b6c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005b70:	6011      	str	r1, [r2, #0]
 8005b72:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b76:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005b7a:	6812      	ldr	r2, [r2, #0]
 8005b7c:	fa92 f1a2 	rbit	r1, r2
 8005b80:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b84:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005b88:	6011      	str	r1, [r2, #0]
  return result;
 8005b8a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b8e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005b92:	6812      	ldr	r2, [r2, #0]
 8005b94:	fab2 f282 	clz	r2, r2
 8005b98:	b2d2      	uxtb	r2, r2
 8005b9a:	f042 0220 	orr.w	r2, r2, #32
 8005b9e:	b2d2      	uxtb	r2, r2
 8005ba0:	f002 021f 	and.w	r2, r2, #31
 8005ba4:	2101      	movs	r1, #1
 8005ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d082      	beq.n	8005ab6 <HAL_RCC_OscConfig+0xdce>
 8005bb0:	e0cf      	b.n	8005d52 <HAL_RCC_OscConfig+0x106a>
 8005bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bb6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005bba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bc4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	fa93 f2a3 	rbit	r2, r3
 8005bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bd2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005bd6:	601a      	str	r2, [r3, #0]
  return result;
 8005bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bdc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005be0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005be2:	fab3 f383 	clz	r3, r3
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005bec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf8:	f7fe faea 	bl	80041d0 <HAL_GetTick>
 8005bfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c00:	e009      	b.n	8005c16 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c02:	f7fe fae5 	bl	80041d0 <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e09e      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
 8005c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c1a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005c1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c28:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	fa93 f2a3 	rbit	r2, r3
 8005c32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c36:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005c3a:	601a      	str	r2, [r3, #0]
  return result;
 8005c3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c40:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005c44:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c46:	fab3 f383 	clz	r3, r3
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	095b      	lsrs	r3, r3, #5
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	f043 0301 	orr.w	r3, r3, #1
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d104      	bne.n	8005c64 <HAL_RCC_OscConfig+0xf7c>
 8005c5a:	4b01      	ldr	r3, [pc, #4]	; (8005c60 <HAL_RCC_OscConfig+0xf78>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	e029      	b.n	8005cb4 <HAL_RCC_OscConfig+0xfcc>
 8005c60:	40021000 	.word	0x40021000
 8005c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c68:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005c6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c76:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	fa93 f2a3 	rbit	r2, r3
 8005c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c84:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005c88:	601a      	str	r2, [r3, #0]
 8005c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c8e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005c92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c96:	601a      	str	r2, [r3, #0]
 8005c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c9c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	fa93 f2a3 	rbit	r2, r3
 8005ca6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005caa:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005cae:	601a      	str	r2, [r3, #0]
 8005cb0:	4b2b      	ldr	r3, [pc, #172]	; (8005d60 <HAL_RCC_OscConfig+0x1078>)
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005cb8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005cbc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005cc0:	6011      	str	r1, [r2, #0]
 8005cc2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005cc6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005cca:	6812      	ldr	r2, [r2, #0]
 8005ccc:	fa92 f1a2 	rbit	r1, r2
 8005cd0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005cd4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005cd8:	6011      	str	r1, [r2, #0]
  return result;
 8005cda:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005cde:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005ce2:	6812      	ldr	r2, [r2, #0]
 8005ce4:	fab2 f282 	clz	r2, r2
 8005ce8:	b2d2      	uxtb	r2, r2
 8005cea:	f042 0220 	orr.w	r2, r2, #32
 8005cee:	b2d2      	uxtb	r2, r2
 8005cf0:	f002 021f 	and.w	r2, r2, #31
 8005cf4:	2101      	movs	r1, #1
 8005cf6:	fa01 f202 	lsl.w	r2, r1, r2
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d180      	bne.n	8005c02 <HAL_RCC_OscConfig+0xf1a>
 8005d00:	e027      	b.n	8005d52 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d101      	bne.n	8005d16 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e01e      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005d16:	4b12      	ldr	r3, [pc, #72]	; (8005d60 <HAL_RCC_OscConfig+0x1078>)
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005d1e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005d22:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005d26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d10b      	bne.n	8005d4e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005d36:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005d3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005d3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d001      	beq.n	8005d52 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	40021000 	.word	0x40021000

08005d64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b09e      	sub	sp, #120	; 0x78
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d101      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e162      	b.n	8006042 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d7c:	4b90      	ldr	r3, [pc, #576]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0307 	and.w	r3, r3, #7
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d910      	bls.n	8005dac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d8a:	4b8d      	ldr	r3, [pc, #564]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f023 0207 	bic.w	r2, r3, #7
 8005d92:	498b      	ldr	r1, [pc, #556]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d9a:	4b89      	ldr	r3, [pc, #548]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0307 	and.w	r3, r3, #7
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d001      	beq.n	8005dac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e14a      	b.n	8006042 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0302 	and.w	r3, r3, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d008      	beq.n	8005dca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005db8:	4b82      	ldr	r3, [pc, #520]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	497f      	ldr	r1, [pc, #508]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 80dc 	beq.w	8005f90 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d13c      	bne.n	8005e5a <HAL_RCC_ClockConfig+0xf6>
 8005de0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005de4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005de8:	fa93 f3a3 	rbit	r3, r3
 8005dec:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005dee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005df0:	fab3 f383 	clz	r3, r3
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	095b      	lsrs	r3, r3, #5
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	f043 0301 	orr.w	r3, r3, #1
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d102      	bne.n	8005e0a <HAL_RCC_ClockConfig+0xa6>
 8005e04:	4b6f      	ldr	r3, [pc, #444]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	e00f      	b.n	8005e2a <HAL_RCC_ClockConfig+0xc6>
 8005e0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e0e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e12:	fa93 f3a3 	rbit	r3, r3
 8005e16:	667b      	str	r3, [r7, #100]	; 0x64
 8005e18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e1c:	663b      	str	r3, [r7, #96]	; 0x60
 8005e1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e20:	fa93 f3a3 	rbit	r3, r3
 8005e24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e26:	4b67      	ldr	r3, [pc, #412]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005e2e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005e30:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e32:	fa92 f2a2 	rbit	r2, r2
 8005e36:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005e38:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005e3a:	fab2 f282 	clz	r2, r2
 8005e3e:	b2d2      	uxtb	r2, r2
 8005e40:	f042 0220 	orr.w	r2, r2, #32
 8005e44:	b2d2      	uxtb	r2, r2
 8005e46:	f002 021f 	and.w	r2, r2, #31
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8005e50:	4013      	ands	r3, r2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d17b      	bne.n	8005f4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e0f3      	b.n	8006042 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d13c      	bne.n	8005edc <HAL_RCC_ClockConfig+0x178>
 8005e62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e66:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e6a:	fa93 f3a3 	rbit	r3, r3
 8005e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005e70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e72:	fab3 f383 	clz	r3, r3
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	095b      	lsrs	r3, r3, #5
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	f043 0301 	orr.w	r3, r3, #1
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d102      	bne.n	8005e8c <HAL_RCC_ClockConfig+0x128>
 8005e86:	4b4f      	ldr	r3, [pc, #316]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	e00f      	b.n	8005eac <HAL_RCC_ClockConfig+0x148>
 8005e8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e90:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e94:	fa93 f3a3 	rbit	r3, r3
 8005e98:	647b      	str	r3, [r7, #68]	; 0x44
 8005e9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e9e:	643b      	str	r3, [r7, #64]	; 0x40
 8005ea0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ea2:	fa93 f3a3 	rbit	r3, r3
 8005ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ea8:	4b46      	ldr	r3, [pc, #280]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005eb0:	63ba      	str	r2, [r7, #56]	; 0x38
 8005eb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005eb4:	fa92 f2a2 	rbit	r2, r2
 8005eb8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005eba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ebc:	fab2 f282 	clz	r2, r2
 8005ec0:	b2d2      	uxtb	r2, r2
 8005ec2:	f042 0220 	orr.w	r2, r2, #32
 8005ec6:	b2d2      	uxtb	r2, r2
 8005ec8:	f002 021f 	and.w	r2, r2, #31
 8005ecc:	2101      	movs	r1, #1
 8005ece:	fa01 f202 	lsl.w	r2, r1, r2
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d13a      	bne.n	8005f4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e0b2      	b.n	8006042 <HAL_RCC_ClockConfig+0x2de>
 8005edc:	2302      	movs	r3, #2
 8005ede:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee2:	fa93 f3a3 	rbit	r3, r3
 8005ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eea:	fab3 f383 	clz	r3, r3
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	095b      	lsrs	r3, r3, #5
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	f043 0301 	orr.w	r3, r3, #1
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d102      	bne.n	8005f04 <HAL_RCC_ClockConfig+0x1a0>
 8005efe:	4b31      	ldr	r3, [pc, #196]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	e00d      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1bc>
 8005f04:	2302      	movs	r3, #2
 8005f06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0a:	fa93 f3a3 	rbit	r3, r3
 8005f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f10:	2302      	movs	r3, #2
 8005f12:	623b      	str	r3, [r7, #32]
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	fa93 f3a3 	rbit	r3, r3
 8005f1a:	61fb      	str	r3, [r7, #28]
 8005f1c:	4b29      	ldr	r3, [pc, #164]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	2202      	movs	r2, #2
 8005f22:	61ba      	str	r2, [r7, #24]
 8005f24:	69ba      	ldr	r2, [r7, #24]
 8005f26:	fa92 f2a2 	rbit	r2, r2
 8005f2a:	617a      	str	r2, [r7, #20]
  return result;
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	fab2 f282 	clz	r2, r2
 8005f32:	b2d2      	uxtb	r2, r2
 8005f34:	f042 0220 	orr.w	r2, r2, #32
 8005f38:	b2d2      	uxtb	r2, r2
 8005f3a:	f002 021f 	and.w	r2, r2, #31
 8005f3e:	2101      	movs	r1, #1
 8005f40:	fa01 f202 	lsl.w	r2, r1, r2
 8005f44:	4013      	ands	r3, r2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d101      	bne.n	8005f4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e079      	b.n	8006042 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f4e:	4b1d      	ldr	r3, [pc, #116]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f023 0203 	bic.w	r2, r3, #3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	491a      	ldr	r1, [pc, #104]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f60:	f7fe f936 	bl	80041d0 <HAL_GetTick>
 8005f64:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f66:	e00a      	b.n	8005f7e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f68:	f7fe f932 	bl	80041d0 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e061      	b.n	8006042 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f7e:	4b11      	ldr	r3, [pc, #68]	; (8005fc4 <HAL_RCC_ClockConfig+0x260>)
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f003 020c 	and.w	r2, r3, #12
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d1eb      	bne.n	8005f68 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f90:	4b0b      	ldr	r3, [pc, #44]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0307 	and.w	r3, r3, #7
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d214      	bcs.n	8005fc8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f9e:	4b08      	ldr	r3, [pc, #32]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f023 0207 	bic.w	r2, r3, #7
 8005fa6:	4906      	ldr	r1, [pc, #24]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fae:	4b04      	ldr	r3, [pc, #16]	; (8005fc0 <HAL_RCC_ClockConfig+0x25c>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0307 	and.w	r3, r3, #7
 8005fb6:	683a      	ldr	r2, [r7, #0]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d005      	beq.n	8005fc8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e040      	b.n	8006042 <HAL_RCC_ClockConfig+0x2de>
 8005fc0:	40022000 	.word	0x40022000
 8005fc4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fd4:	4b1d      	ldr	r3, [pc, #116]	; (800604c <HAL_RCC_ClockConfig+0x2e8>)
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	491a      	ldr	r1, [pc, #104]	; (800604c <HAL_RCC_ClockConfig+0x2e8>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0308 	and.w	r3, r3, #8
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d009      	beq.n	8006006 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ff2:	4b16      	ldr	r3, [pc, #88]	; (800604c <HAL_RCC_ClockConfig+0x2e8>)
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4912      	ldr	r1, [pc, #72]	; (800604c <HAL_RCC_ClockConfig+0x2e8>)
 8006002:	4313      	orrs	r3, r2
 8006004:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006006:	f000 f829 	bl	800605c <HAL_RCC_GetSysClockFreq>
 800600a:	4601      	mov	r1, r0
 800600c:	4b0f      	ldr	r3, [pc, #60]	; (800604c <HAL_RCC_ClockConfig+0x2e8>)
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006014:	22f0      	movs	r2, #240	; 0xf0
 8006016:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	fa92 f2a2 	rbit	r2, r2
 800601e:	60fa      	str	r2, [r7, #12]
  return result;
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	fab2 f282 	clz	r2, r2
 8006026:	b2d2      	uxtb	r2, r2
 8006028:	40d3      	lsrs	r3, r2
 800602a:	4a09      	ldr	r2, [pc, #36]	; (8006050 <HAL_RCC_ClockConfig+0x2ec>)
 800602c:	5cd3      	ldrb	r3, [r2, r3]
 800602e:	fa21 f303 	lsr.w	r3, r1, r3
 8006032:	4a08      	ldr	r2, [pc, #32]	; (8006054 <HAL_RCC_ClockConfig+0x2f0>)
 8006034:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006036:	4b08      	ldr	r3, [pc, #32]	; (8006058 <HAL_RCC_ClockConfig+0x2f4>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4618      	mov	r0, r3
 800603c:	f7fe f884 	bl	8004148 <HAL_InitTick>
  
  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3778      	adds	r7, #120	; 0x78
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	40021000 	.word	0x40021000
 8006050:	0800b788 	.word	0x0800b788
 8006054:	2000010c 	.word	0x2000010c
 8006058:	20000110 	.word	0x20000110

0800605c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800605c:	b480      	push	{r7}
 800605e:	b08b      	sub	sp, #44	; 0x2c
 8006060:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006062:	2300      	movs	r3, #0
 8006064:	61fb      	str	r3, [r7, #28]
 8006066:	2300      	movs	r3, #0
 8006068:	61bb      	str	r3, [r7, #24]
 800606a:	2300      	movs	r3, #0
 800606c:	627b      	str	r3, [r7, #36]	; 0x24
 800606e:	2300      	movs	r3, #0
 8006070:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006072:	2300      	movs	r3, #0
 8006074:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006076:	4b29      	ldr	r3, [pc, #164]	; (800611c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	f003 030c 	and.w	r3, r3, #12
 8006082:	2b04      	cmp	r3, #4
 8006084:	d002      	beq.n	800608c <HAL_RCC_GetSysClockFreq+0x30>
 8006086:	2b08      	cmp	r3, #8
 8006088:	d003      	beq.n	8006092 <HAL_RCC_GetSysClockFreq+0x36>
 800608a:	e03c      	b.n	8006106 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800608c:	4b24      	ldr	r3, [pc, #144]	; (8006120 <HAL_RCC_GetSysClockFreq+0xc4>)
 800608e:	623b      	str	r3, [r7, #32]
      break;
 8006090:	e03c      	b.n	800610c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006098:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800609c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	fa92 f2a2 	rbit	r2, r2
 80060a4:	607a      	str	r2, [r7, #4]
  return result;
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	fab2 f282 	clz	r2, r2
 80060ac:	b2d2      	uxtb	r2, r2
 80060ae:	40d3      	lsrs	r3, r2
 80060b0:	4a1c      	ldr	r2, [pc, #112]	; (8006124 <HAL_RCC_GetSysClockFreq+0xc8>)
 80060b2:	5cd3      	ldrb	r3, [r2, r3]
 80060b4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80060b6:	4b19      	ldr	r3, [pc, #100]	; (800611c <HAL_RCC_GetSysClockFreq+0xc0>)
 80060b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ba:	f003 030f 	and.w	r3, r3, #15
 80060be:	220f      	movs	r2, #15
 80060c0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	fa92 f2a2 	rbit	r2, r2
 80060c8:	60fa      	str	r2, [r7, #12]
  return result;
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	fab2 f282 	clz	r2, r2
 80060d0:	b2d2      	uxtb	r2, r2
 80060d2:	40d3      	lsrs	r3, r2
 80060d4:	4a14      	ldr	r2, [pc, #80]	; (8006128 <HAL_RCC_GetSysClockFreq+0xcc>)
 80060d6:	5cd3      	ldrb	r3, [r2, r3]
 80060d8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d008      	beq.n	80060f6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80060e4:	4a0e      	ldr	r2, [pc, #56]	; (8006120 <HAL_RCC_GetSysClockFreq+0xc4>)
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	fb02 f303 	mul.w	r3, r2, r3
 80060f2:	627b      	str	r3, [r7, #36]	; 0x24
 80060f4:	e004      	b.n	8006100 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	4a0c      	ldr	r2, [pc, #48]	; (800612c <HAL_RCC_GetSysClockFreq+0xd0>)
 80060fa:	fb02 f303 	mul.w	r3, r2, r3
 80060fe:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006102:	623b      	str	r3, [r7, #32]
      break;
 8006104:	e002      	b.n	800610c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006106:	4b06      	ldr	r3, [pc, #24]	; (8006120 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006108:	623b      	str	r3, [r7, #32]
      break;
 800610a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800610c:	6a3b      	ldr	r3, [r7, #32]
}
 800610e:	4618      	mov	r0, r3
 8006110:	372c      	adds	r7, #44	; 0x2c
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	40021000 	.word	0x40021000
 8006120:	007a1200 	.word	0x007a1200
 8006124:	0800b7a0 	.word	0x0800b7a0
 8006128:	0800b7b0 	.word	0x0800b7b0
 800612c:	003d0900 	.word	0x003d0900

08006130 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006134:	4b03      	ldr	r3, [pc, #12]	; (8006144 <HAL_RCC_GetHCLKFreq+0x14>)
 8006136:	681b      	ldr	r3, [r3, #0]
}
 8006138:	4618      	mov	r0, r3
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	2000010c 	.word	0x2000010c

08006148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800614e:	f7ff ffef 	bl	8006130 <HAL_RCC_GetHCLKFreq>
 8006152:	4601      	mov	r1, r0
 8006154:	4b0b      	ldr	r3, [pc, #44]	; (8006184 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800615c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006160:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	fa92 f2a2 	rbit	r2, r2
 8006168:	603a      	str	r2, [r7, #0]
  return result;
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	fab2 f282 	clz	r2, r2
 8006170:	b2d2      	uxtb	r2, r2
 8006172:	40d3      	lsrs	r3, r2
 8006174:	4a04      	ldr	r2, [pc, #16]	; (8006188 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006176:	5cd3      	ldrb	r3, [r2, r3]
 8006178:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800617c:	4618      	mov	r0, r3
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	40021000 	.word	0x40021000
 8006188:	0800b798 	.word	0x0800b798

0800618c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006192:	f7ff ffcd 	bl	8006130 <HAL_RCC_GetHCLKFreq>
 8006196:	4601      	mov	r1, r0
 8006198:	4b0b      	ldr	r3, [pc, #44]	; (80061c8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80061a0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80061a4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	fa92 f2a2 	rbit	r2, r2
 80061ac:	603a      	str	r2, [r7, #0]
  return result;
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	fab2 f282 	clz	r2, r2
 80061b4:	b2d2      	uxtb	r2, r2
 80061b6:	40d3      	lsrs	r3, r2
 80061b8:	4a04      	ldr	r2, [pc, #16]	; (80061cc <HAL_RCC_GetPCLK2Freq+0x40>)
 80061ba:	5cd3      	ldrb	r3, [r2, r3]
 80061bc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80061c0:	4618      	mov	r0, r3
 80061c2:	3708      	adds	r7, #8
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	40021000 	.word	0x40021000
 80061cc:	0800b798 	.word	0x0800b798

080061d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b092      	sub	sp, #72	; 0x48
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80061d8:	2300      	movs	r3, #0
 80061da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80061dc:	2300      	movs	r3, #0
 80061de:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80061e0:	2300      	movs	r3, #0
 80061e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 80d4 	beq.w	800639c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061f4:	4b4e      	ldr	r3, [pc, #312]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d10e      	bne.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006200:	4b4b      	ldr	r3, [pc, #300]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	4a4a      	ldr	r2, [pc, #296]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800620a:	61d3      	str	r3, [r2, #28]
 800620c:	4b48      	ldr	r3, [pc, #288]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800620e:	69db      	ldr	r3, [r3, #28]
 8006210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006214:	60bb      	str	r3, [r7, #8]
 8006216:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006218:	2301      	movs	r3, #1
 800621a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800621e:	4b45      	ldr	r3, [pc, #276]	; (8006334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006226:	2b00      	cmp	r3, #0
 8006228:	d118      	bne.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800622a:	4b42      	ldr	r3, [pc, #264]	; (8006334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a41      	ldr	r2, [pc, #260]	; (8006334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006234:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006236:	f7fd ffcb 	bl	80041d0 <HAL_GetTick>
 800623a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800623c:	e008      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800623e:	f7fd ffc7 	bl	80041d0 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b64      	cmp	r3, #100	; 0x64
 800624a:	d901      	bls.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e169      	b.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006250:	4b38      	ldr	r3, [pc, #224]	; (8006334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0f0      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800625c:	4b34      	ldr	r3, [pc, #208]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006264:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 8084 	beq.w	8006376 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006276:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006278:	429a      	cmp	r2, r3
 800627a:	d07c      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800627c:	4b2c      	ldr	r3, [pc, #176]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006284:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006286:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800628a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800628c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800628e:	fa93 f3a3 	rbit	r3, r3
 8006292:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006296:	fab3 f383 	clz	r3, r3
 800629a:	b2db      	uxtb	r3, r3
 800629c:	461a      	mov	r2, r3
 800629e:	4b26      	ldr	r3, [pc, #152]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80062a0:	4413      	add	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	461a      	mov	r2, r3
 80062a6:	2301      	movs	r3, #1
 80062a8:	6013      	str	r3, [r2, #0]
 80062aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80062ae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062b2:	fa93 f3a3 	rbit	r3, r3
 80062b6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80062b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80062ba:	fab3 f383 	clz	r3, r3
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	461a      	mov	r2, r3
 80062c2:	4b1d      	ldr	r3, [pc, #116]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80062c4:	4413      	add	r3, r2
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	461a      	mov	r2, r3
 80062ca:	2300      	movs	r3, #0
 80062cc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80062ce:	4a18      	ldr	r2, [pc, #96]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80062d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d04b      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062de:	f7fd ff77 	bl	80041d0 <HAL_GetTick>
 80062e2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062e4:	e00a      	b.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062e6:	f7fd ff73 	bl	80041d0 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d901      	bls.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80062f8:	2303      	movs	r3, #3
 80062fa:	e113      	b.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80062fc:	2302      	movs	r3, #2
 80062fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006302:	fa93 f3a3 	rbit	r3, r3
 8006306:	627b      	str	r3, [r7, #36]	; 0x24
 8006308:	2302      	movs	r3, #2
 800630a:	623b      	str	r3, [r7, #32]
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	fa93 f3a3 	rbit	r3, r3
 8006312:	61fb      	str	r3, [r7, #28]
  return result;
 8006314:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006316:	fab3 f383 	clz	r3, r3
 800631a:	b2db      	uxtb	r3, r3
 800631c:	095b      	lsrs	r3, r3, #5
 800631e:	b2db      	uxtb	r3, r3
 8006320:	f043 0302 	orr.w	r3, r3, #2
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b02      	cmp	r3, #2
 8006328:	d108      	bne.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800632a:	4b01      	ldr	r3, [pc, #4]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	e00d      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006330:	40021000 	.word	0x40021000
 8006334:	40007000 	.word	0x40007000
 8006338:	10908100 	.word	0x10908100
 800633c:	2302      	movs	r3, #2
 800633e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	fa93 f3a3 	rbit	r3, r3
 8006346:	617b      	str	r3, [r7, #20]
 8006348:	4b78      	ldr	r3, [pc, #480]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800634a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634c:	2202      	movs	r2, #2
 800634e:	613a      	str	r2, [r7, #16]
 8006350:	693a      	ldr	r2, [r7, #16]
 8006352:	fa92 f2a2 	rbit	r2, r2
 8006356:	60fa      	str	r2, [r7, #12]
  return result;
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	fab2 f282 	clz	r2, r2
 800635e:	b2d2      	uxtb	r2, r2
 8006360:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006364:	b2d2      	uxtb	r2, r2
 8006366:	f002 021f 	and.w	r2, r2, #31
 800636a:	2101      	movs	r1, #1
 800636c:	fa01 f202 	lsl.w	r2, r1, r2
 8006370:	4013      	ands	r3, r2
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0b7      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006376:	4b6d      	ldr	r3, [pc, #436]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	496a      	ldr	r1, [pc, #424]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006384:	4313      	orrs	r3, r2
 8006386:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006388:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800638c:	2b01      	cmp	r3, #1
 800638e:	d105      	bne.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006390:	4b66      	ldr	r3, [pc, #408]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006392:	69db      	ldr	r3, [r3, #28]
 8006394:	4a65      	ldr	r2, [pc, #404]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006396:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800639a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d008      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80063a8:	4b60      	ldr	r3, [pc, #384]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ac:	f023 0203 	bic.w	r2, r3, #3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	495d      	ldr	r1, [pc, #372]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063b6:	4313      	orrs	r3, r2
 80063b8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d008      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80063c6:	4b59      	ldr	r3, [pc, #356]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	4956      	ldr	r1, [pc, #344]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0304 	and.w	r3, r3, #4
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d008      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063e4:	4b51      	ldr	r3, [pc, #324]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	494e      	ldr	r1, [pc, #312]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0320 	and.w	r3, r3, #32
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d008      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006402:	4b4a      	ldr	r3, [pc, #296]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006406:	f023 0210 	bic.w	r2, r3, #16
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	4947      	ldr	r1, [pc, #284]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006410:	4313      	orrs	r3, r2
 8006412:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d008      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006420:	4b42      	ldr	r3, [pc, #264]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642c:	493f      	ldr	r1, [pc, #252]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800642e:	4313      	orrs	r3, r2
 8006430:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800643a:	2b00      	cmp	r3, #0
 800643c:	d008      	beq.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800643e:	4b3b      	ldr	r3, [pc, #236]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006442:	f023 0220 	bic.w	r2, r3, #32
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	4938      	ldr	r1, [pc, #224]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800644c:	4313      	orrs	r3, r2
 800644e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0308 	and.w	r3, r3, #8
 8006458:	2b00      	cmp	r3, #0
 800645a:	d008      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800645c:	4b33      	ldr	r3, [pc, #204]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800645e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006460:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	695b      	ldr	r3, [r3, #20]
 8006468:	4930      	ldr	r1, [pc, #192]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800646a:	4313      	orrs	r3, r2
 800646c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 0310 	and.w	r3, r3, #16
 8006476:	2b00      	cmp	r3, #0
 8006478:	d008      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800647a:	4b2c      	ldr	r3, [pc, #176]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800647c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	4929      	ldr	r1, [pc, #164]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006488:	4313      	orrs	r3, r2
 800648a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006494:	2b00      	cmp	r3, #0
 8006496:	d008      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006498:	4b24      	ldr	r3, [pc, #144]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a4:	4921      	ldr	r1, [pc, #132]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d008      	beq.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80064b6:	4b1d      	ldr	r3, [pc, #116]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ba:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	491a      	ldr	r1, [pc, #104]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064c4:	4313      	orrs	r3, r2
 80064c6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d008      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80064d4:	4b15      	ldr	r3, [pc, #84]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d8:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e0:	4912      	ldr	r1, [pc, #72]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d008      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80064f2:	4b0e      	ldr	r3, [pc, #56]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064fe:	490b      	ldr	r1, [pc, #44]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006500:	4313      	orrs	r3, r2
 8006502:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d008      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006510:	4b06      	ldr	r3, [pc, #24]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006514:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800651c:	4903      	ldr	r1, [pc, #12]	; (800652c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800651e:	4313      	orrs	r3, r2
 8006520:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3748      	adds	r7, #72	; 0x48
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	40021000 	.word	0x40021000

08006530 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e073      	b.n	800662e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	7f5b      	ldrb	r3, [r3, #29]
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b00      	cmp	r3, #0
 800654e:	d105      	bne.n	800655c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f7fd f9a0 	bl	800389c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68db      	ldr	r3, [r3, #12]
 8006568:	f003 0310 	and.w	r3, r3, #16
 800656c:	2b10      	cmp	r3, #16
 800656e:	d055      	beq.n	800661c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	22ca      	movs	r2, #202	; 0xca
 8006576:	625a      	str	r2, [r3, #36]	; 0x24
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2253      	movs	r2, #83	; 0x53
 800657e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 fa49 	bl	8006a18 <RTC_EnterInitMode>
 8006586:	4603      	mov	r3, r0
 8006588:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800658a:	7bfb      	ldrb	r3, [r7, #15]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d12c      	bne.n	80065ea <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	6812      	ldr	r2, [r2, #0]
 800659a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800659e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065a2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6899      	ldr	r1, [r3, #8]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685a      	ldr	r2, [r3, #4]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	431a      	orrs	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	695b      	ldr	r3, [r3, #20]
 80065b8:	431a      	orrs	r2, r3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	68d2      	ldr	r2, [r2, #12]
 80065ca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6919      	ldr	r1, [r3, #16]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	041a      	lsls	r2, r3, #16
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	430a      	orrs	r2, r1
 80065de:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fa50 	bl	8006a86 <RTC_ExitInitMode>
 80065e6:	4603      	mov	r3, r0
 80065e8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80065ea:	7bfb      	ldrb	r3, [r7, #15]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d110      	bne.n	8006612 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80065fe:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	699a      	ldr	r2, [r3, #24]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	430a      	orrs	r2, r1
 8006610:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	22ff      	movs	r2, #255	; 0xff
 8006618:	625a      	str	r2, [r3, #36]	; 0x24
 800661a:	e001      	b.n	8006620 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800661c:	2300      	movs	r3, #0
 800661e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006620:	7bfb      	ldrb	r3, [r7, #15]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d102      	bne.n	800662c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800662c:	7bfb      	ldrb	r3, [r7, #15]
}
 800662e:	4618      	mov	r0, r3
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}

08006636 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006636:	b590      	push	{r4, r7, lr}
 8006638:	b087      	sub	sp, #28
 800663a:	af00      	add	r7, sp, #0
 800663c:	60f8      	str	r0, [r7, #12]
 800663e:	60b9      	str	r1, [r7, #8]
 8006640:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	7f1b      	ldrb	r3, [r3, #28]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d101      	bne.n	8006652 <HAL_RTC_SetTime+0x1c>
 800664e:	2302      	movs	r3, #2
 8006650:	e087      	b.n	8006762 <HAL_RTC_SetTime+0x12c>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2201      	movs	r2, #1
 8006656:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2202      	movs	r2, #2
 800665c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d126      	bne.n	80066b2 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666e:	2b00      	cmp	r3, #0
 8006670:	d102      	bne.n	8006678 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2200      	movs	r2, #0
 8006676:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	4618      	mov	r0, r3
 800667e:	f000 fa27 	bl	8006ad0 <RTC_ByteToBcd2>
 8006682:	4603      	mov	r3, r0
 8006684:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	785b      	ldrb	r3, [r3, #1]
 800668a:	4618      	mov	r0, r3
 800668c:	f000 fa20 	bl	8006ad0 <RTC_ByteToBcd2>
 8006690:	4603      	mov	r3, r0
 8006692:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006694:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	789b      	ldrb	r3, [r3, #2]
 800669a:	4618      	mov	r0, r3
 800669c:	f000 fa18 	bl	8006ad0 <RTC_ByteToBcd2>
 80066a0:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80066a2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	78db      	ldrb	r3, [r3, #3]
 80066aa:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80066ac:	4313      	orrs	r3, r2
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	e018      	b.n	80066e4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d102      	bne.n	80066c6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	2200      	movs	r2, #0
 80066c4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	785b      	ldrb	r3, [r3, #1]
 80066d0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066d2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80066d8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	78db      	ldrb	r3, [r3, #3]
 80066de:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066e0:	4313      	orrs	r3, r2
 80066e2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	22ca      	movs	r2, #202	; 0xca
 80066ea:	625a      	str	r2, [r3, #36]	; 0x24
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2253      	movs	r2, #83	; 0x53
 80066f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 f98f 	bl	8006a18 <RTC_EnterInitMode>
 80066fa:	4603      	mov	r3, r0
 80066fc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80066fe:	7cfb      	ldrb	r3, [r7, #19]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d120      	bne.n	8006746 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800670e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006712:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	689a      	ldr	r2, [r3, #8]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006722:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6899      	ldr	r1, [r3, #8]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	431a      	orrs	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	430a      	orrs	r2, r1
 800673a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f000 f9a2 	bl	8006a86 <RTC_ExitInitMode>
 8006742:	4603      	mov	r3, r0
 8006744:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006746:	7cfb      	ldrb	r3, [r7, #19]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d102      	bne.n	8006752 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2201      	movs	r2, #1
 8006750:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	22ff      	movs	r2, #255	; 0xff
 8006758:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	771a      	strb	r2, [r3, #28]

  return status;
 8006760:	7cfb      	ldrb	r3, [r7, #19]
}
 8006762:	4618      	mov	r0, r3
 8006764:	371c      	adds	r7, #28
 8006766:	46bd      	mov	sp, r7
 8006768:	bd90      	pop	{r4, r7, pc}

0800676a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b086      	sub	sp, #24
 800676e:	af00      	add	r7, sp, #0
 8006770:	60f8      	str	r0, [r7, #12]
 8006772:	60b9      	str	r1, [r7, #8]
 8006774:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006776:	2300      	movs	r3, #0
 8006778:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800679c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80067a0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	0c1b      	lsrs	r3, r3, #16
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	0a1b      	lsrs	r3, r3, #8
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067ca:	b2da      	uxtb	r2, r3
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	0d9b      	lsrs	r3, r3, #22
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	b2da      	uxtb	r2, r3
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d11a      	bne.n	800681c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f000 f98e 	bl	8006b0c <RTC_Bcd2ToByte>
 80067f0:	4603      	mov	r3, r0
 80067f2:	461a      	mov	r2, r3
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	785b      	ldrb	r3, [r3, #1]
 80067fc:	4618      	mov	r0, r3
 80067fe:	f000 f985 	bl	8006b0c <RTC_Bcd2ToByte>
 8006802:	4603      	mov	r3, r0
 8006804:	461a      	mov	r2, r3
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	789b      	ldrb	r3, [r3, #2]
 800680e:	4618      	mov	r0, r3
 8006810:	f000 f97c 	bl	8006b0c <RTC_Bcd2ToByte>
 8006814:	4603      	mov	r3, r0
 8006816:	461a      	mov	r2, r3
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006826:	b590      	push	{r4, r7, lr}
 8006828:	b087      	sub	sp, #28
 800682a:	af00      	add	r7, sp, #0
 800682c:	60f8      	str	r0, [r7, #12]
 800682e:	60b9      	str	r1, [r7, #8]
 8006830:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006832:	2300      	movs	r3, #0
 8006834:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	7f1b      	ldrb	r3, [r3, #28]
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_RTC_SetDate+0x1c>
 800683e:	2302      	movs	r3, #2
 8006840:	e071      	b.n	8006926 <HAL_RTC_SetDate+0x100>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2202      	movs	r2, #2
 800684c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10e      	bne.n	8006872 <HAL_RTC_SetDate+0x4c>
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	785b      	ldrb	r3, [r3, #1]
 8006858:	f003 0310 	and.w	r3, r3, #16
 800685c:	2b00      	cmp	r3, #0
 800685e:	d008      	beq.n	8006872 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	785b      	ldrb	r3, [r3, #1]
 8006864:	f023 0310 	bic.w	r3, r3, #16
 8006868:	b2db      	uxtb	r3, r3
 800686a:	330a      	adds	r3, #10
 800686c:	b2da      	uxtb	r2, r3
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d11c      	bne.n	80068b2 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	78db      	ldrb	r3, [r3, #3]
 800687c:	4618      	mov	r0, r3
 800687e:	f000 f927 	bl	8006ad0 <RTC_ByteToBcd2>
 8006882:	4603      	mov	r3, r0
 8006884:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	785b      	ldrb	r3, [r3, #1]
 800688a:	4618      	mov	r0, r3
 800688c:	f000 f920 	bl	8006ad0 <RTC_ByteToBcd2>
 8006890:	4603      	mov	r3, r0
 8006892:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006894:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	789b      	ldrb	r3, [r3, #2]
 800689a:	4618      	mov	r0, r3
 800689c:	f000 f918 	bl	8006ad0 <RTC_ByteToBcd2>
 80068a0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80068a2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80068ac:	4313      	orrs	r3, r2
 80068ae:	617b      	str	r3, [r7, #20]
 80068b0:	e00e      	b.n	80068d0 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	78db      	ldrb	r3, [r3, #3]
 80068b6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	785b      	ldrb	r3, [r3, #1]
 80068bc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80068be:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80068c4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80068cc:	4313      	orrs	r3, r2
 80068ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	22ca      	movs	r2, #202	; 0xca
 80068d6:	625a      	str	r2, [r3, #36]	; 0x24
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2253      	movs	r2, #83	; 0x53
 80068de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 f899 	bl	8006a18 <RTC_EnterInitMode>
 80068e6:	4603      	mov	r3, r0
 80068e8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80068ea:	7cfb      	ldrb	r3, [r7, #19]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d10c      	bne.n	800690a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80068fa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80068fe:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f000 f8c0 	bl	8006a86 <RTC_ExitInitMode>
 8006906:	4603      	mov	r3, r0
 8006908:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800690a:	7cfb      	ldrb	r3, [r7, #19]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d102      	bne.n	8006916 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2201      	movs	r2, #1
 8006914:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	22ff      	movs	r2, #255	; 0xff
 800691c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	771a      	strb	r2, [r3, #28]

  return status;
 8006924:	7cfb      	ldrb	r3, [r7, #19]
}
 8006926:	4618      	mov	r0, r3
 8006928:	371c      	adds	r7, #28
 800692a:	46bd      	mov	sp, r7
 800692c:	bd90      	pop	{r4, r7, pc}

0800692e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800692e:	b580      	push	{r7, lr}
 8006930:	b086      	sub	sp, #24
 8006932:	af00      	add	r7, sp, #0
 8006934:	60f8      	str	r0, [r7, #12]
 8006936:	60b9      	str	r1, [r7, #8]
 8006938:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800693a:	2300      	movs	r3, #0
 800693c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006948:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800694c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	0c1b      	lsrs	r3, r3, #16
 8006952:	b2da      	uxtb	r2, r3
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	0a1b      	lsrs	r3, r3, #8
 800695c:	b2db      	uxtb	r3, r3
 800695e:	f003 031f 	and.w	r3, r3, #31
 8006962:	b2da      	uxtb	r2, r3
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	b2db      	uxtb	r3, r3
 800696c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006970:	b2da      	uxtb	r2, r3
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	0b5b      	lsrs	r3, r3, #13
 800697a:	b2db      	uxtb	r3, r3
 800697c:	f003 0307 	and.w	r3, r3, #7
 8006980:	b2da      	uxtb	r2, r3
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d11a      	bne.n	80069c2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	78db      	ldrb	r3, [r3, #3]
 8006990:	4618      	mov	r0, r3
 8006992:	f000 f8bb 	bl	8006b0c <RTC_Bcd2ToByte>
 8006996:	4603      	mov	r3, r0
 8006998:	461a      	mov	r2, r3
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	785b      	ldrb	r3, [r3, #1]
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 f8b2 	bl	8006b0c <RTC_Bcd2ToByte>
 80069a8:	4603      	mov	r3, r0
 80069aa:	461a      	mov	r2, r3
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	789b      	ldrb	r3, [r3, #2]
 80069b4:	4618      	mov	r0, r3
 80069b6:	f000 f8a9 	bl	8006b0c <RTC_Bcd2ToByte>
 80069ba:	4603      	mov	r3, r0
 80069bc:	461a      	mov	r2, r3
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3718      	adds	r7, #24
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a0d      	ldr	r2, [pc, #52]	; (8006a14 <HAL_RTC_WaitForSynchro+0x48>)
 80069de:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80069e0:	f7fd fbf6 	bl	80041d0 <HAL_GetTick>
 80069e4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80069e6:	e009      	b.n	80069fc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80069e8:	f7fd fbf2 	bl	80041d0 <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80069f6:	d901      	bls.n	80069fc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e007      	b.n	8006a0c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	f003 0320 	and.w	r3, r3, #32
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0ee      	beq.n	80069e8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3710      	adds	r7, #16
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	0001ff5f 	.word	0x0001ff5f

08006a18 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006a20:	2300      	movs	r3, #0
 8006a22:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006a24:	2300      	movs	r3, #0
 8006a26:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d122      	bne.n	8006a7c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68da      	ldr	r2, [r3, #12]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a44:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006a46:	f7fd fbc3 	bl	80041d0 <HAL_GetTick>
 8006a4a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006a4c:	e00c      	b.n	8006a68 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006a4e:	f7fd fbbf 	bl	80041d0 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a5c:	d904      	bls.n	8006a68 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2204      	movs	r2, #4
 8006a62:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d102      	bne.n	8006a7c <RTC_EnterInitMode+0x64>
 8006a76:	7bfb      	ldrb	r3, [r7, #15]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d1e8      	bne.n	8006a4e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}

08006a86 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006a86:	b580      	push	{r7, lr}
 8006a88:	b084      	sub	sp, #16
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68da      	ldr	r2, [r3, #12]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006aa0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f003 0320 	and.w	r3, r3, #32
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10a      	bne.n	8006ac6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f7ff ff8b 	bl	80069cc <HAL_RTC_WaitForSynchro>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d004      	beq.n	8006ac6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2204      	movs	r2, #4
 8006ac0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006ada:	2300      	movs	r3, #0
 8006adc:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006ade:	e005      	b.n	8006aec <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006ae6:	79fb      	ldrb	r3, [r7, #7]
 8006ae8:	3b0a      	subs	r3, #10
 8006aea:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006aec:	79fb      	ldrb	r3, [r7, #7]
 8006aee:	2b09      	cmp	r3, #9
 8006af0:	d8f6      	bhi.n	8006ae0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	011b      	lsls	r3, r3, #4
 8006af8:	b2da      	uxtb	r2, r3
 8006afa:	79fb      	ldrb	r3, [r7, #7]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	b2db      	uxtb	r3, r3
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3714      	adds	r7, #20
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	4603      	mov	r3, r0
 8006b14:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006b1a:	79fb      	ldrb	r3, [r7, #7]
 8006b1c:	091b      	lsrs	r3, r3, #4
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	461a      	mov	r2, r3
 8006b22:	4613      	mov	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	4413      	add	r3, r2
 8006b28:	005b      	lsls	r3, r3, #1
 8006b2a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	79fb      	ldrb	r3, [r7, #7]
 8006b32:	f003 030f 	and.w	r3, r3, #15
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	4413      	add	r3, r2
 8006b3a:	b2db      	uxtb	r3, r3
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3714      	adds	r7, #20
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e09d      	b.n	8006c96 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d108      	bne.n	8006b74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b6a:	d009      	beq.n	8006b80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	61da      	str	r2, [r3, #28]
 8006b72:	e005      	b.n	8006b80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d106      	bne.n	8006ba0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7fc fea4 	bl	80038e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bb6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006bc0:	d902      	bls.n	8006bc8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60fb      	str	r3, [r7, #12]
 8006bc6:	e002      	b.n	8006bce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006bc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bcc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006bd6:	d007      	beq.n	8006be8 <HAL_SPI_Init+0xa0>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006be0:	d002      	beq.n	8006be8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006bf8:	431a      	orrs	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	431a      	orrs	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	f003 0301 	and.w	r3, r3, #1
 8006c0c:	431a      	orrs	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c16:	431a      	orrs	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	69db      	ldr	r3, [r3, #28]
 8006c1c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c20:	431a      	orrs	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c2a:	ea42 0103 	orr.w	r1, r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c32:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	0c1b      	lsrs	r3, r3, #16
 8006c44:	f003 0204 	and.w	r2, r3, #4
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4c:	f003 0310 	and.w	r3, r3, #16
 8006c50:	431a      	orrs	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c56:	f003 0308 	and.w	r3, r3, #8
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006c64:	ea42 0103 	orr.w	r1, r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69da      	ldr	r2, [r3, #28]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3710      	adds	r7, #16
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b082      	sub	sp, #8
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e049      	b.n	8006d44 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d106      	bne.n	8006cca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f7fc fe51 	bl	800396c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2202      	movs	r2, #2
 8006cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	3304      	adds	r3, #4
 8006cda:	4619      	mov	r1, r3
 8006cdc:	4610      	mov	r0, r2
 8006cde:	f000 fd27 	bl	8007730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d001      	beq.n	8006d64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e04a      	b.n	8006dfa <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2202      	movs	r2, #2
 8006d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68da      	ldr	r2, [r3, #12]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f042 0201 	orr.w	r2, r2, #1
 8006d7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a21      	ldr	r2, [pc, #132]	; (8006e08 <HAL_TIM_Base_Start_IT+0xbc>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d018      	beq.n	8006db8 <HAL_TIM_Base_Start_IT+0x6c>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d8e:	d013      	beq.n	8006db8 <HAL_TIM_Base_Start_IT+0x6c>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a1d      	ldr	r2, [pc, #116]	; (8006e0c <HAL_TIM_Base_Start_IT+0xc0>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d00e      	beq.n	8006db8 <HAL_TIM_Base_Start_IT+0x6c>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a1c      	ldr	r2, [pc, #112]	; (8006e10 <HAL_TIM_Base_Start_IT+0xc4>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d009      	beq.n	8006db8 <HAL_TIM_Base_Start_IT+0x6c>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a1a      	ldr	r2, [pc, #104]	; (8006e14 <HAL_TIM_Base_Start_IT+0xc8>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d004      	beq.n	8006db8 <HAL_TIM_Base_Start_IT+0x6c>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a19      	ldr	r2, [pc, #100]	; (8006e18 <HAL_TIM_Base_Start_IT+0xcc>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d115      	bne.n	8006de4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	689a      	ldr	r2, [r3, #8]
 8006dbe:	4b17      	ldr	r3, [pc, #92]	; (8006e1c <HAL_TIM_Base_Start_IT+0xd0>)
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2b06      	cmp	r3, #6
 8006dc8:	d015      	beq.n	8006df6 <HAL_TIM_Base_Start_IT+0xaa>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dd0:	d011      	beq.n	8006df6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f042 0201 	orr.w	r2, r2, #1
 8006de0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006de2:	e008      	b.n	8006df6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f042 0201 	orr.w	r2, r2, #1
 8006df2:	601a      	str	r2, [r3, #0]
 8006df4:	e000      	b.n	8006df8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006df6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	40012c00 	.word	0x40012c00
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40000800 	.word	0x40000800
 8006e14:	40013400 	.word	0x40013400
 8006e18:	40014000 	.word	0x40014000
 8006e1c:	00010007 	.word	0x00010007

08006e20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e049      	b.n	8006ec6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d106      	bne.n	8006e4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 f841 	bl	8006ece <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2202      	movs	r2, #2
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	4610      	mov	r0, r2
 8006e60:	f000 fc66 	bl	8007730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3708      	adds	r7, #8
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ece:	b480      	push	{r7}
 8006ed0:	b083      	sub	sp, #12
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ed6:	bf00      	nop
 8006ed8:	370c      	adds	r7, #12
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
	...

08006ee4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d109      	bne.n	8006f08 <HAL_TIM_PWM_Start+0x24>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	bf14      	ite	ne
 8006f00:	2301      	movne	r3, #1
 8006f02:	2300      	moveq	r3, #0
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	e03c      	b.n	8006f82 <HAL_TIM_PWM_Start+0x9e>
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	2b04      	cmp	r3, #4
 8006f0c:	d109      	bne.n	8006f22 <HAL_TIM_PWM_Start+0x3e>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	bf14      	ite	ne
 8006f1a:	2301      	movne	r3, #1
 8006f1c:	2300      	moveq	r3, #0
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	e02f      	b.n	8006f82 <HAL_TIM_PWM_Start+0x9e>
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	2b08      	cmp	r3, #8
 8006f26:	d109      	bne.n	8006f3c <HAL_TIM_PWM_Start+0x58>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	bf14      	ite	ne
 8006f34:	2301      	movne	r3, #1
 8006f36:	2300      	moveq	r3, #0
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	e022      	b.n	8006f82 <HAL_TIM_PWM_Start+0x9e>
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	2b0c      	cmp	r3, #12
 8006f40:	d109      	bne.n	8006f56 <HAL_TIM_PWM_Start+0x72>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	bf14      	ite	ne
 8006f4e:	2301      	movne	r3, #1
 8006f50:	2300      	moveq	r3, #0
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	e015      	b.n	8006f82 <HAL_TIM_PWM_Start+0x9e>
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	2b10      	cmp	r3, #16
 8006f5a:	d109      	bne.n	8006f70 <HAL_TIM_PWM_Start+0x8c>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	bf14      	ite	ne
 8006f68:	2301      	movne	r3, #1
 8006f6a:	2300      	moveq	r3, #0
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	e008      	b.n	8006f82 <HAL_TIM_PWM_Start+0x9e>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	bf14      	ite	ne
 8006f7c:	2301      	movne	r3, #1
 8006f7e:	2300      	moveq	r3, #0
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d001      	beq.n	8006f8a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	e097      	b.n	80070ba <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d104      	bne.n	8006f9a <HAL_TIM_PWM_Start+0xb6>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2202      	movs	r2, #2
 8006f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f98:	e023      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xfe>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b04      	cmp	r3, #4
 8006f9e:	d104      	bne.n	8006faa <HAL_TIM_PWM_Start+0xc6>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2202      	movs	r2, #2
 8006fa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fa8:	e01b      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xfe>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b08      	cmp	r3, #8
 8006fae:	d104      	bne.n	8006fba <HAL_TIM_PWM_Start+0xd6>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2202      	movs	r2, #2
 8006fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fb8:	e013      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xfe>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b0c      	cmp	r3, #12
 8006fbe:	d104      	bne.n	8006fca <HAL_TIM_PWM_Start+0xe6>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2202      	movs	r2, #2
 8006fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006fc8:	e00b      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xfe>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b10      	cmp	r3, #16
 8006fce:	d104      	bne.n	8006fda <HAL_TIM_PWM_Start+0xf6>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fd8:	e003      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xfe>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2202      	movs	r2, #2
 8006fde:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	6839      	ldr	r1, [r7, #0]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 ffa0 	bl	8007f30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a33      	ldr	r2, [pc, #204]	; (80070c4 <HAL_TIM_PWM_Start+0x1e0>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d013      	beq.n	8007022 <HAL_TIM_PWM_Start+0x13e>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a32      	ldr	r2, [pc, #200]	; (80070c8 <HAL_TIM_PWM_Start+0x1e4>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d00e      	beq.n	8007022 <HAL_TIM_PWM_Start+0x13e>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a30      	ldr	r2, [pc, #192]	; (80070cc <HAL_TIM_PWM_Start+0x1e8>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d009      	beq.n	8007022 <HAL_TIM_PWM_Start+0x13e>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a2f      	ldr	r2, [pc, #188]	; (80070d0 <HAL_TIM_PWM_Start+0x1ec>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d004      	beq.n	8007022 <HAL_TIM_PWM_Start+0x13e>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a2d      	ldr	r2, [pc, #180]	; (80070d4 <HAL_TIM_PWM_Start+0x1f0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d101      	bne.n	8007026 <HAL_TIM_PWM_Start+0x142>
 8007022:	2301      	movs	r3, #1
 8007024:	e000      	b.n	8007028 <HAL_TIM_PWM_Start+0x144>
 8007026:	2300      	movs	r3, #0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d007      	beq.n	800703c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800703a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a20      	ldr	r2, [pc, #128]	; (80070c4 <HAL_TIM_PWM_Start+0x1e0>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d018      	beq.n	8007078 <HAL_TIM_PWM_Start+0x194>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800704e:	d013      	beq.n	8007078 <HAL_TIM_PWM_Start+0x194>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a20      	ldr	r2, [pc, #128]	; (80070d8 <HAL_TIM_PWM_Start+0x1f4>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d00e      	beq.n	8007078 <HAL_TIM_PWM_Start+0x194>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a1f      	ldr	r2, [pc, #124]	; (80070dc <HAL_TIM_PWM_Start+0x1f8>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d009      	beq.n	8007078 <HAL_TIM_PWM_Start+0x194>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a17      	ldr	r2, [pc, #92]	; (80070c8 <HAL_TIM_PWM_Start+0x1e4>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d004      	beq.n	8007078 <HAL_TIM_PWM_Start+0x194>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a16      	ldr	r2, [pc, #88]	; (80070cc <HAL_TIM_PWM_Start+0x1e8>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d115      	bne.n	80070a4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	689a      	ldr	r2, [r3, #8]
 800707e:	4b18      	ldr	r3, [pc, #96]	; (80070e0 <HAL_TIM_PWM_Start+0x1fc>)
 8007080:	4013      	ands	r3, r2
 8007082:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2b06      	cmp	r3, #6
 8007088:	d015      	beq.n	80070b6 <HAL_TIM_PWM_Start+0x1d2>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007090:	d011      	beq.n	80070b6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f042 0201 	orr.w	r2, r2, #1
 80070a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070a2:	e008      	b.n	80070b6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f042 0201 	orr.w	r2, r2, #1
 80070b2:	601a      	str	r2, [r3, #0]
 80070b4:	e000      	b.n	80070b8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	40012c00 	.word	0x40012c00
 80070c8:	40013400 	.word	0x40013400
 80070cc:	40014000 	.word	0x40014000
 80070d0:	40014400 	.word	0x40014400
 80070d4:	40014800 	.word	0x40014800
 80070d8:	40000400 	.word	0x40000400
 80070dc:	40000800 	.word	0x40000800
 80070e0:	00010007 	.word	0x00010007

080070e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b082      	sub	sp, #8
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	f003 0302 	and.w	r3, r3, #2
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d122      	bne.n	8007140 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	f003 0302 	and.w	r3, r3, #2
 8007104:	2b02      	cmp	r3, #2
 8007106:	d11b      	bne.n	8007140 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f06f 0202 	mvn.w	r2, #2
 8007110:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2201      	movs	r2, #1
 8007116:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	f003 0303 	and.w	r3, r3, #3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d003      	beq.n	800712e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fae3 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 800712c:	e005      	b.n	800713a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fad5 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fae6 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	f003 0304 	and.w	r3, r3, #4
 800714a:	2b04      	cmp	r3, #4
 800714c:	d122      	bne.n	8007194 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	f003 0304 	and.w	r3, r3, #4
 8007158:	2b04      	cmp	r3, #4
 800715a:	d11b      	bne.n	8007194 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f06f 0204 	mvn.w	r2, #4
 8007164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2202      	movs	r2, #2
 800716a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 fab9 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 8007180:	e005      	b.n	800718e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 faab 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 fabc 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	f003 0308 	and.w	r3, r3, #8
 800719e:	2b08      	cmp	r3, #8
 80071a0:	d122      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d11b      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f06f 0208 	mvn.w	r2, #8
 80071b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2204      	movs	r2, #4
 80071be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	69db      	ldr	r3, [r3, #28]
 80071c6:	f003 0303 	and.w	r3, r3, #3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d003      	beq.n	80071d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fa8f 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 80071d4:	e005      	b.n	80071e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 fa81 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 fa92 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	f003 0310 	and.w	r3, r3, #16
 80071f2:	2b10      	cmp	r3, #16
 80071f4:	d122      	bne.n	800723c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f003 0310 	and.w	r3, r3, #16
 8007200:	2b10      	cmp	r3, #16
 8007202:	d11b      	bne.n	800723c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f06f 0210 	mvn.w	r2, #16
 800720c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2208      	movs	r2, #8
 8007212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 fa65 	bl	80076f2 <HAL_TIM_IC_CaptureCallback>
 8007228:	e005      	b.n	8007236 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 fa57 	bl	80076de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 fa68 	bl	8007706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	2b01      	cmp	r3, #1
 8007248:	d10e      	bne.n	8007268 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	2b01      	cmp	r3, #1
 8007256:	d107      	bne.n	8007268 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f06f 0201 	mvn.w	r2, #1
 8007260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7fa ffa0 	bl	80021a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007272:	2b80      	cmp	r3, #128	; 0x80
 8007274:	d10e      	bne.n	8007294 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007280:	2b80      	cmp	r3, #128	; 0x80
 8007282:	d107      	bne.n	8007294 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800728c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fefe 	bl	8008090 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800729e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072a2:	d10e      	bne.n	80072c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ae:	2b80      	cmp	r3, #128	; 0x80
 80072b0:	d107      	bne.n	80072c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80072ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 fef1 	bl	80080a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072cc:	2b40      	cmp	r3, #64	; 0x40
 80072ce:	d10e      	bne.n	80072ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072da:	2b40      	cmp	r3, #64	; 0x40
 80072dc:	d107      	bne.n	80072ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 fa16 	bl	800771a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	f003 0320 	and.w	r3, r3, #32
 80072f8:	2b20      	cmp	r3, #32
 80072fa:	d10e      	bne.n	800731a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	2b20      	cmp	r3, #32
 8007308:	d107      	bne.n	800731a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f06f 0220 	mvn.w	r2, #32
 8007312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 feb1 	bl	800807c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800731a:	bf00      	nop
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
	...

08007324 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b086      	sub	sp, #24
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007330:	2300      	movs	r3, #0
 8007332:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800733a:	2b01      	cmp	r3, #1
 800733c:	d101      	bne.n	8007342 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800733e:	2302      	movs	r3, #2
 8007340:	e0ff      	b.n	8007542 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2201      	movs	r2, #1
 8007346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b14      	cmp	r3, #20
 800734e:	f200 80f0 	bhi.w	8007532 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007352:	a201      	add	r2, pc, #4	; (adr r2, 8007358 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007358:	080073ad 	.word	0x080073ad
 800735c:	08007533 	.word	0x08007533
 8007360:	08007533 	.word	0x08007533
 8007364:	08007533 	.word	0x08007533
 8007368:	080073ed 	.word	0x080073ed
 800736c:	08007533 	.word	0x08007533
 8007370:	08007533 	.word	0x08007533
 8007374:	08007533 	.word	0x08007533
 8007378:	0800742f 	.word	0x0800742f
 800737c:	08007533 	.word	0x08007533
 8007380:	08007533 	.word	0x08007533
 8007384:	08007533 	.word	0x08007533
 8007388:	0800746f 	.word	0x0800746f
 800738c:	08007533 	.word	0x08007533
 8007390:	08007533 	.word	0x08007533
 8007394:	08007533 	.word	0x08007533
 8007398:	080074b1 	.word	0x080074b1
 800739c:	08007533 	.word	0x08007533
 80073a0:	08007533 	.word	0x08007533
 80073a4:	08007533 	.word	0x08007533
 80073a8:	080074f1 	.word	0x080074f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68b9      	ldr	r1, [r7, #8]
 80073b2:	4618      	mov	r0, r3
 80073b4:	f000 fa4c 	bl	8007850 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f042 0208 	orr.w	r2, r2, #8
 80073c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	699a      	ldr	r2, [r3, #24]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f022 0204 	bic.w	r2, r2, #4
 80073d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	6999      	ldr	r1, [r3, #24]
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	691a      	ldr	r2, [r3, #16]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	430a      	orrs	r2, r1
 80073e8:	619a      	str	r2, [r3, #24]
      break;
 80073ea:	e0a5      	b.n	8007538 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68b9      	ldr	r1, [r7, #8]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f000 fabc 	bl	8007970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007406:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	699a      	ldr	r2, [r3, #24]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007416:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6999      	ldr	r1, [r3, #24]
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	021a      	lsls	r2, r3, #8
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	430a      	orrs	r2, r1
 800742a:	619a      	str	r2, [r3, #24]
      break;
 800742c:	e084      	b.n	8007538 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68b9      	ldr	r1, [r7, #8]
 8007434:	4618      	mov	r0, r3
 8007436:	f000 fb25 	bl	8007a84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69da      	ldr	r2, [r3, #28]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f042 0208 	orr.w	r2, r2, #8
 8007448:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	69da      	ldr	r2, [r3, #28]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f022 0204 	bic.w	r2, r2, #4
 8007458:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	69d9      	ldr	r1, [r3, #28]
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	691a      	ldr	r2, [r3, #16]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	430a      	orrs	r2, r1
 800746a:	61da      	str	r2, [r3, #28]
      break;
 800746c:	e064      	b.n	8007538 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68b9      	ldr	r1, [r7, #8]
 8007474:	4618      	mov	r0, r3
 8007476:	f000 fb8d 	bl	8007b94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	69da      	ldr	r2, [r3, #28]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007488:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	69da      	ldr	r2, [r3, #28]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007498:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	69d9      	ldr	r1, [r3, #28]
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	021a      	lsls	r2, r3, #8
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	61da      	str	r2, [r3, #28]
      break;
 80074ae:	e043      	b.n	8007538 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68b9      	ldr	r1, [r7, #8]
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fbd6 	bl	8007c68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f042 0208 	orr.w	r2, r2, #8
 80074ca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0204 	bic.w	r2, r2, #4
 80074da:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	691a      	ldr	r2, [r3, #16]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	430a      	orrs	r2, r1
 80074ec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80074ee:	e023      	b.n	8007538 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68b9      	ldr	r1, [r7, #8]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 fc1a 	bl	8007d30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800750a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800751a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	691b      	ldr	r3, [r3, #16]
 8007526:	021a      	lsls	r2, r3, #8
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007530:	e002      	b.n	8007538 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	75fb      	strb	r3, [r7, #23]
      break;
 8007536:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007540:	7dfb      	ldrb	r3, [r7, #23]
}
 8007542:	4618      	mov	r0, r3
 8007544:	3718      	adds	r7, #24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop

0800754c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007556:	2300      	movs	r3, #0
 8007558:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007560:	2b01      	cmp	r3, #1
 8007562:	d101      	bne.n	8007568 <HAL_TIM_ConfigClockSource+0x1c>
 8007564:	2302      	movs	r3, #2
 8007566:	e0b6      	b.n	80076d6 <HAL_TIM_ConfigClockSource+0x18a>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2202      	movs	r2, #2
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007586:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800758a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007592:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68ba      	ldr	r2, [r7, #8]
 800759a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075a4:	d03e      	beq.n	8007624 <HAL_TIM_ConfigClockSource+0xd8>
 80075a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075aa:	f200 8087 	bhi.w	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075b2:	f000 8086 	beq.w	80076c2 <HAL_TIM_ConfigClockSource+0x176>
 80075b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ba:	d87f      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075bc:	2b70      	cmp	r3, #112	; 0x70
 80075be:	d01a      	beq.n	80075f6 <HAL_TIM_ConfigClockSource+0xaa>
 80075c0:	2b70      	cmp	r3, #112	; 0x70
 80075c2:	d87b      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075c4:	2b60      	cmp	r3, #96	; 0x60
 80075c6:	d050      	beq.n	800766a <HAL_TIM_ConfigClockSource+0x11e>
 80075c8:	2b60      	cmp	r3, #96	; 0x60
 80075ca:	d877      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075cc:	2b50      	cmp	r3, #80	; 0x50
 80075ce:	d03c      	beq.n	800764a <HAL_TIM_ConfigClockSource+0xfe>
 80075d0:	2b50      	cmp	r3, #80	; 0x50
 80075d2:	d873      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075d4:	2b40      	cmp	r3, #64	; 0x40
 80075d6:	d058      	beq.n	800768a <HAL_TIM_ConfigClockSource+0x13e>
 80075d8:	2b40      	cmp	r3, #64	; 0x40
 80075da:	d86f      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075dc:	2b30      	cmp	r3, #48	; 0x30
 80075de:	d064      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15e>
 80075e0:	2b30      	cmp	r3, #48	; 0x30
 80075e2:	d86b      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075e4:	2b20      	cmp	r3, #32
 80075e6:	d060      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15e>
 80075e8:	2b20      	cmp	r3, #32
 80075ea:	d867      	bhi.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d05c      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15e>
 80075f0:	2b10      	cmp	r3, #16
 80075f2:	d05a      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0x15e>
 80075f4:	e062      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6818      	ldr	r0, [r3, #0]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	6899      	ldr	r1, [r3, #8]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	685a      	ldr	r2, [r3, #4]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	f000 fc73 	bl	8007ef0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007618:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	609a      	str	r2, [r3, #8]
      break;
 8007622:	e04f      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6818      	ldr	r0, [r3, #0]
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	6899      	ldr	r1, [r3, #8]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	685a      	ldr	r2, [r3, #4]
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f000 fc5c 	bl	8007ef0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	689a      	ldr	r2, [r3, #8]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007646:	609a      	str	r2, [r3, #8]
      break;
 8007648:	e03c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6818      	ldr	r0, [r3, #0]
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	6859      	ldr	r1, [r3, #4]
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	461a      	mov	r2, r3
 8007658:	f000 fbd0 	bl	8007dfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2150      	movs	r1, #80	; 0x50
 8007662:	4618      	mov	r0, r3
 8007664:	f000 fc29 	bl	8007eba <TIM_ITRx_SetConfig>
      break;
 8007668:	e02c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6818      	ldr	r0, [r3, #0]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	6859      	ldr	r1, [r3, #4]
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	461a      	mov	r2, r3
 8007678:	f000 fbef 	bl	8007e5a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2160      	movs	r1, #96	; 0x60
 8007682:	4618      	mov	r0, r3
 8007684:	f000 fc19 	bl	8007eba <TIM_ITRx_SetConfig>
      break;
 8007688:	e01c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6818      	ldr	r0, [r3, #0]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	6859      	ldr	r1, [r3, #4]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	461a      	mov	r2, r3
 8007698:	f000 fbb0 	bl	8007dfc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2140      	movs	r1, #64	; 0x40
 80076a2:	4618      	mov	r0, r3
 80076a4:	f000 fc09 	bl	8007eba <TIM_ITRx_SetConfig>
      break;
 80076a8:	e00c      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4619      	mov	r1, r3
 80076b4:	4610      	mov	r0, r2
 80076b6:	f000 fc00 	bl	8007eba <TIM_ITRx_SetConfig>
      break;
 80076ba:	e003      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	73fb      	strb	r3, [r7, #15]
      break;
 80076c0:	e000      	b.n	80076c4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80076c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076de:	b480      	push	{r7}
 80076e0:	b083      	sub	sp, #12
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076e6:	bf00      	nop
 80076e8:	370c      	adds	r7, #12
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr

080076f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b083      	sub	sp, #12
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076fa:	bf00      	nop
 80076fc:	370c      	adds	r7, #12
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr

08007706 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007706:	b480      	push	{r7}
 8007708:	b083      	sub	sp, #12
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800770e:	bf00      	nop
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
	...

08007730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007730:	b480      	push	{r7}
 8007732:	b085      	sub	sp, #20
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a3c      	ldr	r2, [pc, #240]	; (8007834 <TIM_Base_SetConfig+0x104>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d00f      	beq.n	8007768 <TIM_Base_SetConfig+0x38>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800774e:	d00b      	beq.n	8007768 <TIM_Base_SetConfig+0x38>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a39      	ldr	r2, [pc, #228]	; (8007838 <TIM_Base_SetConfig+0x108>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d007      	beq.n	8007768 <TIM_Base_SetConfig+0x38>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a38      	ldr	r2, [pc, #224]	; (800783c <TIM_Base_SetConfig+0x10c>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d003      	beq.n	8007768 <TIM_Base_SetConfig+0x38>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a37      	ldr	r2, [pc, #220]	; (8007840 <TIM_Base_SetConfig+0x110>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d108      	bne.n	800777a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800776e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	68fa      	ldr	r2, [r7, #12]
 8007776:	4313      	orrs	r3, r2
 8007778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a2d      	ldr	r2, [pc, #180]	; (8007834 <TIM_Base_SetConfig+0x104>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d01b      	beq.n	80077ba <TIM_Base_SetConfig+0x8a>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007788:	d017      	beq.n	80077ba <TIM_Base_SetConfig+0x8a>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a2a      	ldr	r2, [pc, #168]	; (8007838 <TIM_Base_SetConfig+0x108>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d013      	beq.n	80077ba <TIM_Base_SetConfig+0x8a>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a29      	ldr	r2, [pc, #164]	; (800783c <TIM_Base_SetConfig+0x10c>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d00f      	beq.n	80077ba <TIM_Base_SetConfig+0x8a>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a28      	ldr	r2, [pc, #160]	; (8007840 <TIM_Base_SetConfig+0x110>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d00b      	beq.n	80077ba <TIM_Base_SetConfig+0x8a>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a27      	ldr	r2, [pc, #156]	; (8007844 <TIM_Base_SetConfig+0x114>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d007      	beq.n	80077ba <TIM_Base_SetConfig+0x8a>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a26      	ldr	r2, [pc, #152]	; (8007848 <TIM_Base_SetConfig+0x118>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d003      	beq.n	80077ba <TIM_Base_SetConfig+0x8a>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a25      	ldr	r2, [pc, #148]	; (800784c <TIM_Base_SetConfig+0x11c>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d108      	bne.n	80077cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	689a      	ldr	r2, [r3, #8]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a10      	ldr	r2, [pc, #64]	; (8007834 <TIM_Base_SetConfig+0x104>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d00f      	beq.n	8007818 <TIM_Base_SetConfig+0xe8>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a11      	ldr	r2, [pc, #68]	; (8007840 <TIM_Base_SetConfig+0x110>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d00b      	beq.n	8007818 <TIM_Base_SetConfig+0xe8>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a10      	ldr	r2, [pc, #64]	; (8007844 <TIM_Base_SetConfig+0x114>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d007      	beq.n	8007818 <TIM_Base_SetConfig+0xe8>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a0f      	ldr	r2, [pc, #60]	; (8007848 <TIM_Base_SetConfig+0x118>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d003      	beq.n	8007818 <TIM_Base_SetConfig+0xe8>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a0e      	ldr	r2, [pc, #56]	; (800784c <TIM_Base_SetConfig+0x11c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d103      	bne.n	8007820 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	691a      	ldr	r2, [r3, #16]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	615a      	str	r2, [r3, #20]
}
 8007826:	bf00      	nop
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	40012c00 	.word	0x40012c00
 8007838:	40000400 	.word	0x40000400
 800783c:	40000800 	.word	0x40000800
 8007840:	40013400 	.word	0x40013400
 8007844:	40014000 	.word	0x40014000
 8007848:	40014400 	.word	0x40014400
 800784c:	40014800 	.word	0x40014800

08007850 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007850:	b480      	push	{r7}
 8007852:	b087      	sub	sp, #28
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6a1b      	ldr	r3, [r3, #32]
 800785e:	f023 0201 	bic.w	r2, r3, #1
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800787e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f023 0303 	bic.w	r3, r3, #3
 800788a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	4313      	orrs	r3, r2
 8007894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	f023 0302 	bic.w	r3, r3, #2
 800789c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a2c      	ldr	r2, [pc, #176]	; (800795c <TIM_OC1_SetConfig+0x10c>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d00f      	beq.n	80078d0 <TIM_OC1_SetConfig+0x80>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a2b      	ldr	r2, [pc, #172]	; (8007960 <TIM_OC1_SetConfig+0x110>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d00b      	beq.n	80078d0 <TIM_OC1_SetConfig+0x80>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a2a      	ldr	r2, [pc, #168]	; (8007964 <TIM_OC1_SetConfig+0x114>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d007      	beq.n	80078d0 <TIM_OC1_SetConfig+0x80>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a29      	ldr	r2, [pc, #164]	; (8007968 <TIM_OC1_SetConfig+0x118>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d003      	beq.n	80078d0 <TIM_OC1_SetConfig+0x80>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a28      	ldr	r2, [pc, #160]	; (800796c <TIM_OC1_SetConfig+0x11c>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d10c      	bne.n	80078ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f023 0308 	bic.w	r3, r3, #8
 80078d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	697a      	ldr	r2, [r7, #20]
 80078de:	4313      	orrs	r3, r2
 80078e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f023 0304 	bic.w	r3, r3, #4
 80078e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a1b      	ldr	r2, [pc, #108]	; (800795c <TIM_OC1_SetConfig+0x10c>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d00f      	beq.n	8007912 <TIM_OC1_SetConfig+0xc2>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a1a      	ldr	r2, [pc, #104]	; (8007960 <TIM_OC1_SetConfig+0x110>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d00b      	beq.n	8007912 <TIM_OC1_SetConfig+0xc2>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a19      	ldr	r2, [pc, #100]	; (8007964 <TIM_OC1_SetConfig+0x114>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d007      	beq.n	8007912 <TIM_OC1_SetConfig+0xc2>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a18      	ldr	r2, [pc, #96]	; (8007968 <TIM_OC1_SetConfig+0x118>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d003      	beq.n	8007912 <TIM_OC1_SetConfig+0xc2>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a17      	ldr	r2, [pc, #92]	; (800796c <TIM_OC1_SetConfig+0x11c>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d111      	bne.n	8007936 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	4313      	orrs	r3, r2
 800792a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	699b      	ldr	r3, [r3, #24]
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	4313      	orrs	r3, r2
 8007934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	685a      	ldr	r2, [r3, #4]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	621a      	str	r2, [r3, #32]
}
 8007950:	bf00      	nop
 8007952:	371c      	adds	r7, #28
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	40012c00 	.word	0x40012c00
 8007960:	40013400 	.word	0x40013400
 8007964:	40014000 	.word	0x40014000
 8007968:	40014400 	.word	0x40014400
 800796c:	40014800 	.word	0x40014800

08007970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007970:	b480      	push	{r7}
 8007972:	b087      	sub	sp, #28
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f023 0210 	bic.w	r2, r3, #16
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800799e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	021b      	lsls	r3, r3, #8
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	f023 0320 	bic.w	r3, r3, #32
 80079be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	011b      	lsls	r3, r3, #4
 80079c6:	697a      	ldr	r2, [r7, #20]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a28      	ldr	r2, [pc, #160]	; (8007a70 <TIM_OC2_SetConfig+0x100>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d003      	beq.n	80079dc <TIM_OC2_SetConfig+0x6c>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a27      	ldr	r2, [pc, #156]	; (8007a74 <TIM_OC2_SetConfig+0x104>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d10d      	bne.n	80079f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	011b      	lsls	r3, r3, #4
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a1d      	ldr	r2, [pc, #116]	; (8007a70 <TIM_OC2_SetConfig+0x100>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d00f      	beq.n	8007a20 <TIM_OC2_SetConfig+0xb0>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a1c      	ldr	r2, [pc, #112]	; (8007a74 <TIM_OC2_SetConfig+0x104>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d00b      	beq.n	8007a20 <TIM_OC2_SetConfig+0xb0>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a1b      	ldr	r2, [pc, #108]	; (8007a78 <TIM_OC2_SetConfig+0x108>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d007      	beq.n	8007a20 <TIM_OC2_SetConfig+0xb0>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a1a      	ldr	r2, [pc, #104]	; (8007a7c <TIM_OC2_SetConfig+0x10c>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d003      	beq.n	8007a20 <TIM_OC2_SetConfig+0xb0>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a19      	ldr	r2, [pc, #100]	; (8007a80 <TIM_OC2_SetConfig+0x110>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d113      	bne.n	8007a48 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a26:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a2e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	695b      	ldr	r3, [r3, #20]
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	693a      	ldr	r2, [r7, #16]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	699b      	ldr	r3, [r3, #24]
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	693a      	ldr	r2, [r7, #16]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	693a      	ldr	r2, [r7, #16]
 8007a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	621a      	str	r2, [r3, #32]
}
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	40012c00 	.word	0x40012c00
 8007a74:	40013400 	.word	0x40013400
 8007a78:	40014000 	.word	0x40014000
 8007a7c:	40014400 	.word	0x40014400
 8007a80:	40014800 	.word	0x40014800

08007a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b087      	sub	sp, #28
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f023 0303 	bic.w	r3, r3, #3
 8007abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	021b      	lsls	r3, r3, #8
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a27      	ldr	r2, [pc, #156]	; (8007b80 <TIM_OC3_SetConfig+0xfc>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d003      	beq.n	8007aee <TIM_OC3_SetConfig+0x6a>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a26      	ldr	r2, [pc, #152]	; (8007b84 <TIM_OC3_SetConfig+0x100>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d10d      	bne.n	8007b0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007af4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	021b      	lsls	r3, r3, #8
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b08:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a1c      	ldr	r2, [pc, #112]	; (8007b80 <TIM_OC3_SetConfig+0xfc>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d00f      	beq.n	8007b32 <TIM_OC3_SetConfig+0xae>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a1b      	ldr	r2, [pc, #108]	; (8007b84 <TIM_OC3_SetConfig+0x100>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d00b      	beq.n	8007b32 <TIM_OC3_SetConfig+0xae>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a1a      	ldr	r2, [pc, #104]	; (8007b88 <TIM_OC3_SetConfig+0x104>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d007      	beq.n	8007b32 <TIM_OC3_SetConfig+0xae>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a19      	ldr	r2, [pc, #100]	; (8007b8c <TIM_OC3_SetConfig+0x108>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d003      	beq.n	8007b32 <TIM_OC3_SetConfig+0xae>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a18      	ldr	r2, [pc, #96]	; (8007b90 <TIM_OC3_SetConfig+0x10c>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d113      	bne.n	8007b5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	011b      	lsls	r3, r3, #4
 8007b48:	693a      	ldr	r2, [r7, #16]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	011b      	lsls	r3, r3, #4
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	685a      	ldr	r2, [r3, #4]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	621a      	str	r2, [r3, #32]
}
 8007b74:	bf00      	nop
 8007b76:	371c      	adds	r7, #28
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr
 8007b80:	40012c00 	.word	0x40012c00
 8007b84:	40013400 	.word	0x40013400
 8007b88:	40014000 	.word	0x40014000
 8007b8c:	40014400 	.word	0x40014400
 8007b90:	40014800 	.word	0x40014800

08007b94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b087      	sub	sp, #28
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a1b      	ldr	r3, [r3, #32]
 8007ba2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	69db      	ldr	r3, [r3, #28]
 8007bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	021b      	lsls	r3, r3, #8
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007be2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	031b      	lsls	r3, r3, #12
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a18      	ldr	r2, [pc, #96]	; (8007c54 <TIM_OC4_SetConfig+0xc0>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d00f      	beq.n	8007c18 <TIM_OC4_SetConfig+0x84>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a17      	ldr	r2, [pc, #92]	; (8007c58 <TIM_OC4_SetConfig+0xc4>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d00b      	beq.n	8007c18 <TIM_OC4_SetConfig+0x84>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a16      	ldr	r2, [pc, #88]	; (8007c5c <TIM_OC4_SetConfig+0xc8>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d007      	beq.n	8007c18 <TIM_OC4_SetConfig+0x84>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a15      	ldr	r2, [pc, #84]	; (8007c60 <TIM_OC4_SetConfig+0xcc>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d003      	beq.n	8007c18 <TIM_OC4_SetConfig+0x84>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a14      	ldr	r2, [pc, #80]	; (8007c64 <TIM_OC4_SetConfig+0xd0>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d109      	bne.n	8007c2c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	695b      	ldr	r3, [r3, #20]
 8007c24:	019b      	lsls	r3, r3, #6
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	697a      	ldr	r2, [r7, #20]
 8007c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	685a      	ldr	r2, [r3, #4]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	693a      	ldr	r2, [r7, #16]
 8007c44:	621a      	str	r2, [r3, #32]
}
 8007c46:	bf00      	nop
 8007c48:	371c      	adds	r7, #28
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	40012c00 	.word	0x40012c00
 8007c58:	40013400 	.word	0x40013400
 8007c5c:	40014000 	.word	0x40014000
 8007c60:	40014400 	.word	0x40014400
 8007c64:	40014800 	.word	0x40014800

08007c68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6a1b      	ldr	r3, [r3, #32]
 8007c76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007cac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	041b      	lsls	r3, r3, #16
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a17      	ldr	r2, [pc, #92]	; (8007d1c <TIM_OC5_SetConfig+0xb4>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d00f      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x7a>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	4a16      	ldr	r2, [pc, #88]	; (8007d20 <TIM_OC5_SetConfig+0xb8>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d00b      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x7a>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4a15      	ldr	r2, [pc, #84]	; (8007d24 <TIM_OC5_SetConfig+0xbc>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d007      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x7a>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4a14      	ldr	r2, [pc, #80]	; (8007d28 <TIM_OC5_SetConfig+0xc0>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d003      	beq.n	8007ce2 <TIM_OC5_SetConfig+0x7a>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	4a13      	ldr	r2, [pc, #76]	; (8007d2c <TIM_OC5_SetConfig+0xc4>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d109      	bne.n	8007cf6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ce8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	695b      	ldr	r3, [r3, #20]
 8007cee:	021b      	lsls	r3, r3, #8
 8007cf0:	697a      	ldr	r2, [r7, #20]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	697a      	ldr	r2, [r7, #20]
 8007cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	621a      	str	r2, [r3, #32]
}
 8007d10:	bf00      	nop
 8007d12:	371c      	adds	r7, #28
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr
 8007d1c:	40012c00 	.word	0x40012c00
 8007d20:	40013400 	.word	0x40013400
 8007d24:	40014000 	.word	0x40014000
 8007d28:	40014400 	.word	0x40014400
 8007d2c:	40014800 	.word	0x40014800

08007d30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b087      	sub	sp, #28
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6a1b      	ldr	r3, [r3, #32]
 8007d3e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a1b      	ldr	r3, [r3, #32]
 8007d4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	021b      	lsls	r3, r3, #8
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007d76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	051b      	lsls	r3, r3, #20
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a18      	ldr	r2, [pc, #96]	; (8007de8 <TIM_OC6_SetConfig+0xb8>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d00f      	beq.n	8007dac <TIM_OC6_SetConfig+0x7c>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a17      	ldr	r2, [pc, #92]	; (8007dec <TIM_OC6_SetConfig+0xbc>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d00b      	beq.n	8007dac <TIM_OC6_SetConfig+0x7c>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a16      	ldr	r2, [pc, #88]	; (8007df0 <TIM_OC6_SetConfig+0xc0>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d007      	beq.n	8007dac <TIM_OC6_SetConfig+0x7c>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a15      	ldr	r2, [pc, #84]	; (8007df4 <TIM_OC6_SetConfig+0xc4>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d003      	beq.n	8007dac <TIM_OC6_SetConfig+0x7c>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a14      	ldr	r2, [pc, #80]	; (8007df8 <TIM_OC6_SetConfig+0xc8>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d109      	bne.n	8007dc0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007db2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	029b      	lsls	r3, r3, #10
 8007dba:	697a      	ldr	r2, [r7, #20]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	68fa      	ldr	r2, [r7, #12]
 8007dca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	685a      	ldr	r2, [r3, #4]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	621a      	str	r2, [r3, #32]
}
 8007dda:	bf00      	nop
 8007ddc:	371c      	adds	r7, #28
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	40012c00 	.word	0x40012c00
 8007dec:	40013400 	.word	0x40013400
 8007df0:	40014000 	.word	0x40014000
 8007df4:	40014400 	.word	0x40014400
 8007df8:	40014800 	.word	0x40014800

08007dfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b087      	sub	sp, #28
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6a1b      	ldr	r3, [r3, #32]
 8007e0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6a1b      	ldr	r3, [r3, #32]
 8007e12:	f023 0201 	bic.w	r2, r3, #1
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	699b      	ldr	r3, [r3, #24]
 8007e1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	011b      	lsls	r3, r3, #4
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	f023 030a 	bic.w	r3, r3, #10
 8007e38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e3a:	697a      	ldr	r2, [r7, #20]
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	693a      	ldr	r2, [r7, #16]
 8007e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	697a      	ldr	r2, [r7, #20]
 8007e4c:	621a      	str	r2, [r3, #32]
}
 8007e4e:	bf00      	nop
 8007e50:	371c      	adds	r7, #28
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr

08007e5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e5a:	b480      	push	{r7}
 8007e5c:	b087      	sub	sp, #28
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	60f8      	str	r0, [r7, #12]
 8007e62:	60b9      	str	r1, [r7, #8]
 8007e64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	f023 0210 	bic.w	r2, r3, #16
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	699b      	ldr	r3, [r3, #24]
 8007e76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6a1b      	ldr	r3, [r3, #32]
 8007e7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	031b      	lsls	r3, r3, #12
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	011b      	lsls	r3, r3, #4
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	693a      	ldr	r2, [r7, #16]
 8007eac:	621a      	str	r2, [r3, #32]
}
 8007eae:	bf00      	nop
 8007eb0:	371c      	adds	r7, #28
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr

08007eba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007eba:	b480      	push	{r7}
 8007ebc:	b085      	sub	sp, #20
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
 8007ec2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ed0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	f043 0307 	orr.w	r3, r3, #7
 8007edc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	609a      	str	r2, [r3, #8]
}
 8007ee4:	bf00      	nop
 8007ee6:	3714      	adds	r7, #20
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	607a      	str	r2, [r7, #4]
 8007efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	021a      	lsls	r2, r3, #8
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	431a      	orrs	r2, r3
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	697a      	ldr	r2, [r7, #20]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	697a      	ldr	r2, [r7, #20]
 8007f22:	609a      	str	r2, [r3, #8]
}
 8007f24:	bf00      	nop
 8007f26:	371c      	adds	r7, #28
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b087      	sub	sp, #28
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	f003 031f 	and.w	r3, r3, #31
 8007f42:	2201      	movs	r2, #1
 8007f44:	fa02 f303 	lsl.w	r3, r2, r3
 8007f48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6a1a      	ldr	r2, [r3, #32]
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	43db      	mvns	r3, r3
 8007f52:	401a      	ands	r2, r3
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6a1a      	ldr	r2, [r3, #32]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	f003 031f 	and.w	r3, r3, #31
 8007f62:	6879      	ldr	r1, [r7, #4]
 8007f64:	fa01 f303 	lsl.w	r3, r1, r3
 8007f68:	431a      	orrs	r2, r3
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	621a      	str	r2, [r3, #32]
}
 8007f6e:	bf00      	nop
 8007f70:	371c      	adds	r7, #28
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr
	...

08007f7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b085      	sub	sp, #20
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d101      	bne.n	8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f90:	2302      	movs	r3, #2
 8007f92:	e063      	b.n	800805c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2202      	movs	r2, #2
 8007fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a2b      	ldr	r2, [pc, #172]	; (8008068 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d004      	beq.n	8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a2a      	ldr	r2, [pc, #168]	; (800806c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d108      	bne.n	8007fda <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007fce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	68fa      	ldr	r2, [r7, #12]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fe0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	68fa      	ldr	r2, [r7, #12]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68fa      	ldr	r2, [r7, #12]
 8007ff2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a1b      	ldr	r2, [pc, #108]	; (8008068 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d018      	beq.n	8008030 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008006:	d013      	beq.n	8008030 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a18      	ldr	r2, [pc, #96]	; (8008070 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d00e      	beq.n	8008030 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a17      	ldr	r2, [pc, #92]	; (8008074 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d009      	beq.n	8008030 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a12      	ldr	r2, [pc, #72]	; (800806c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d004      	beq.n	8008030 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a13      	ldr	r2, [pc, #76]	; (8008078 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d10c      	bne.n	800804a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008036:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	68ba      	ldr	r2, [r7, #8]
 800803e:	4313      	orrs	r3, r2
 8008040:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3714      	adds	r7, #20
 8008060:	46bd      	mov	sp, r7
 8008062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008066:	4770      	bx	lr
 8008068:	40012c00 	.word	0x40012c00
 800806c:	40013400 	.word	0x40013400
 8008070:	40000400 	.word	0x40000400
 8008074:	40000800 	.word	0x40000800
 8008078:	40014000 	.word	0x40014000

0800807c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008084:	bf00      	nop
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008098:	bf00      	nop
 800809a:	370c      	adds	r7, #12
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80080ac:	bf00      	nop
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d101      	bne.n	80080ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e040      	b.n	800814c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d106      	bne.n	80080e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f7fb fcd2 	bl	8003a84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2224      	movs	r2, #36	; 0x24
 80080e4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f022 0201 	bic.w	r2, r2, #1
 80080f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 fc00 	bl	80088fc <UART_SetConfig>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d101      	bne.n	8008106 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e022      	b.n	800814c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 fdc8 	bl	8008ca4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	685a      	ldr	r2, [r3, #4]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008122:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008132:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f042 0201 	orr.w	r2, r2, #1
 8008142:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 fe4f 	bl	8008de8 <UART_CheckIdleState>
 800814a:	4603      	mov	r3, r0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3708      	adds	r7, #8
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b08a      	sub	sp, #40	; 0x28
 8008158:	af02      	add	r7, sp, #8
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	603b      	str	r3, [r7, #0]
 8008160:	4613      	mov	r3, r2
 8008162:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008168:	2b20      	cmp	r3, #32
 800816a:	d178      	bne.n	800825e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d002      	beq.n	8008178 <HAL_UART_Transmit+0x24>
 8008172:	88fb      	ldrh	r3, [r7, #6]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d101      	bne.n	800817c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008178:	2301      	movs	r3, #1
 800817a:	e071      	b.n	8008260 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2200      	movs	r2, #0
 8008180:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2221      	movs	r2, #33	; 0x21
 8008188:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800818a:	f7fc f821 	bl	80041d0 <HAL_GetTick>
 800818e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	88fa      	ldrh	r2, [r7, #6]
 8008194:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	88fa      	ldrh	r2, [r7, #6]
 800819c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081a8:	d108      	bne.n	80081bc <HAL_UART_Transmit+0x68>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d104      	bne.n	80081bc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80081b2:	2300      	movs	r3, #0
 80081b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	61bb      	str	r3, [r7, #24]
 80081ba:	e003      	b.n	80081c4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081c0:	2300      	movs	r3, #0
 80081c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081c4:	e030      	b.n	8008228 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	2200      	movs	r2, #0
 80081ce:	2180      	movs	r1, #128	; 0x80
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	f000 feb1 	bl	8008f38 <UART_WaitOnFlagUntilTimeout>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d004      	beq.n	80081e6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2220      	movs	r2, #32
 80081e0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e03c      	b.n	8008260 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80081e6:	69fb      	ldr	r3, [r7, #28]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d10b      	bne.n	8008204 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	881a      	ldrh	r2, [r3, #0]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081f8:	b292      	uxth	r2, r2
 80081fa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	3302      	adds	r3, #2
 8008200:	61bb      	str	r3, [r7, #24]
 8008202:	e008      	b.n	8008216 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	781a      	ldrb	r2, [r3, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	b292      	uxth	r2, r2
 800820e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	3301      	adds	r3, #1
 8008214:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800821c:	b29b      	uxth	r3, r3
 800821e:	3b01      	subs	r3, #1
 8008220:	b29a      	uxth	r2, r3
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800822e:	b29b      	uxth	r3, r3
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1c8      	bne.n	80081c6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	9300      	str	r3, [sp, #0]
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	2200      	movs	r2, #0
 800823c:	2140      	movs	r1, #64	; 0x40
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f000 fe7a 	bl	8008f38 <UART_WaitOnFlagUntilTimeout>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d004      	beq.n	8008254 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2220      	movs	r2, #32
 800824e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	e005      	b.n	8008260 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2220      	movs	r2, #32
 8008258:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800825a:	2300      	movs	r3, #0
 800825c:	e000      	b.n	8008260 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800825e:	2302      	movs	r3, #2
  }
}
 8008260:	4618      	mov	r0, r3
 8008262:	3720      	adds	r7, #32
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b08a      	sub	sp, #40	; 0x28
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	4613      	mov	r3, r2
 8008274:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800827c:	2b20      	cmp	r3, #32
 800827e:	d132      	bne.n	80082e6 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d002      	beq.n	800828c <HAL_UART_Receive_IT+0x24>
 8008286:	88fb      	ldrh	r3, [r7, #6]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d101      	bne.n	8008290 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	e02b      	b.n	80082e8 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d018      	beq.n	80082d6 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	e853 3f00 	ldrex	r3, [r3]
 80082b0:	613b      	str	r3, [r7, #16]
   return(result);
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80082b8:	627b      	str	r3, [r7, #36]	; 0x24
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	461a      	mov	r2, r3
 80082c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c2:	623b      	str	r3, [r7, #32]
 80082c4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c6:	69f9      	ldr	r1, [r7, #28]
 80082c8:	6a3a      	ldr	r2, [r7, #32]
 80082ca:	e841 2300 	strex	r3, r2, [r1]
 80082ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1e6      	bne.n	80082a4 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80082d6:	88fb      	ldrh	r3, [r7, #6]
 80082d8:	461a      	mov	r2, r3
 80082da:	68b9      	ldr	r1, [r7, #8]
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f000 fe93 	bl	8009008 <UART_Start_Receive_IT>
 80082e2:	4603      	mov	r3, r0
 80082e4:	e000      	b.n	80082e8 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80082e6:	2302      	movs	r3, #2
  }
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3728      	adds	r7, #40	; 0x28
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b0ba      	sub	sp, #232	; 0xe8
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008316:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800831a:	f640 030f 	movw	r3, #2063	; 0x80f
 800831e:	4013      	ands	r3, r2
 8008320:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008324:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008328:	2b00      	cmp	r3, #0
 800832a:	d115      	bne.n	8008358 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800832c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008330:	f003 0320 	and.w	r3, r3, #32
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00f      	beq.n	8008358 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800833c:	f003 0320 	and.w	r3, r3, #32
 8008340:	2b00      	cmp	r3, #0
 8008342:	d009      	beq.n	8008358 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008348:	2b00      	cmp	r3, #0
 800834a:	f000 82ab 	beq.w	80088a4 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	4798      	blx	r3
      }
      return;
 8008356:	e2a5      	b.n	80088a4 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008358:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 8117 	beq.w	8008590 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008366:	f003 0301 	and.w	r3, r3, #1
 800836a:	2b00      	cmp	r3, #0
 800836c:	d106      	bne.n	800837c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800836e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008372:	4b85      	ldr	r3, [pc, #532]	; (8008588 <HAL_UART_IRQHandler+0x298>)
 8008374:	4013      	ands	r3, r2
 8008376:	2b00      	cmp	r3, #0
 8008378:	f000 810a 	beq.w	8008590 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800837c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008380:	f003 0301 	and.w	r3, r3, #1
 8008384:	2b00      	cmp	r3, #0
 8008386:	d011      	beq.n	80083ac <HAL_UART_IRQHandler+0xbc>
 8008388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800838c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00b      	beq.n	80083ac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2201      	movs	r2, #1
 800839a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083a2:	f043 0201 	orr.w	r2, r3, #1
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083b0:	f003 0302 	and.w	r3, r3, #2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d011      	beq.n	80083dc <HAL_UART_IRQHandler+0xec>
 80083b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083bc:	f003 0301 	and.w	r3, r3, #1
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00b      	beq.n	80083dc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2202      	movs	r2, #2
 80083ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083d2:	f043 0204 	orr.w	r2, r3, #4
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083e0:	f003 0304 	and.w	r3, r3, #4
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d011      	beq.n	800840c <HAL_UART_IRQHandler+0x11c>
 80083e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083ec:	f003 0301 	and.w	r3, r3, #1
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d00b      	beq.n	800840c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2204      	movs	r2, #4
 80083fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008402:	f043 0202 	orr.w	r2, r3, #2
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800840c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008410:	f003 0308 	and.w	r3, r3, #8
 8008414:	2b00      	cmp	r3, #0
 8008416:	d017      	beq.n	8008448 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800841c:	f003 0320 	and.w	r3, r3, #32
 8008420:	2b00      	cmp	r3, #0
 8008422:	d105      	bne.n	8008430 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008428:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00b      	beq.n	8008448 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2208      	movs	r2, #8
 8008436:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800843e:	f043 0208 	orr.w	r2, r3, #8
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800844c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008450:	2b00      	cmp	r3, #0
 8008452:	d012      	beq.n	800847a <HAL_UART_IRQHandler+0x18a>
 8008454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008458:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d00c      	beq.n	800847a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008468:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008470:	f043 0220 	orr.w	r2, r3, #32
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 8211 	beq.w	80088a8 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800848a:	f003 0320 	and.w	r3, r3, #32
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00d      	beq.n	80084ae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008496:	f003 0320 	and.w	r3, r3, #32
 800849a:	2b00      	cmp	r3, #0
 800849c:	d007      	beq.n	80084ae <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d003      	beq.n	80084ae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c2:	2b40      	cmp	r3, #64	; 0x40
 80084c4:	d005      	beq.n	80084d2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80084c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80084ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d04f      	beq.n	8008572 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 fe4c 	bl	8009170 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084e2:	2b40      	cmp	r3, #64	; 0x40
 80084e4:	d141      	bne.n	800856a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3308      	adds	r3, #8
 80084ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80084fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008500:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008504:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3308      	adds	r3, #8
 800850e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008512:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008516:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800851e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008522:	e841 2300 	strex	r3, r2, [r1]
 8008526:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800852a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1d9      	bne.n	80084e6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008536:	2b00      	cmp	r3, #0
 8008538:	d013      	beq.n	8008562 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800853e:	4a13      	ldr	r2, [pc, #76]	; (800858c <HAL_UART_IRQHandler+0x29c>)
 8008540:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008546:	4618      	mov	r0, r3
 8008548:	f7fb ffbc 	bl	80044c4 <HAL_DMA_Abort_IT>
 800854c:	4603      	mov	r3, r0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d017      	beq.n	8008582 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800855c:	4610      	mov	r0, r2
 800855e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008560:	e00f      	b.n	8008582 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f9b4 	bl	80088d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008568:	e00b      	b.n	8008582 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f000 f9b0 	bl	80088d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008570:	e007      	b.n	8008582 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f9ac 	bl	80088d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8008580:	e192      	b.n	80088a8 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008582:	bf00      	nop
    return;
 8008584:	e190      	b.n	80088a8 <HAL_UART_IRQHandler+0x5b8>
 8008586:	bf00      	nop
 8008588:	04000120 	.word	0x04000120
 800858c:	08009239 	.word	0x08009239

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008594:	2b01      	cmp	r3, #1
 8008596:	f040 814b 	bne.w	8008830 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800859a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800859e:	f003 0310 	and.w	r3, r3, #16
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f000 8144 	beq.w	8008830 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80085a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085ac:	f003 0310 	and.w	r3, r3, #16
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f000 813d 	beq.w	8008830 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2210      	movs	r2, #16
 80085bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085c8:	2b40      	cmp	r3, #64	; 0x40
 80085ca:	f040 80b5 	bne.w	8008738 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80085de:	2b00      	cmp	r3, #0
 80085e0:	f000 8164 	beq.w	80088ac <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80085ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80085ee:	429a      	cmp	r2, r3
 80085f0:	f080 815c 	bcs.w	80088ac <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80085fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008602:	699b      	ldr	r3, [r3, #24]
 8008604:	2b20      	cmp	r3, #32
 8008606:	f000 8086 	beq.w	8008716 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008616:	e853 3f00 	ldrex	r3, [r3]
 800861a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800861e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008622:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008626:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008634:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008638:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008640:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008644:	e841 2300 	strex	r3, r2, [r1]
 8008648:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800864c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1da      	bne.n	800860a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	3308      	adds	r3, #8
 800865a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800865e:	e853 3f00 	ldrex	r3, [r3]
 8008662:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008664:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008666:	f023 0301 	bic.w	r3, r3, #1
 800866a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	3308      	adds	r3, #8
 8008674:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008678:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800867c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008680:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008684:	e841 2300 	strex	r3, r2, [r1]
 8008688:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800868a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1e1      	bne.n	8008654 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3308      	adds	r3, #8
 8008696:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008698:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800869a:	e853 3f00 	ldrex	r3, [r3]
 800869e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80086a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80086a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	3308      	adds	r3, #8
 80086b0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80086b4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80086b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80086ba:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80086bc:	e841 2300 	strex	r3, r2, [r1]
 80086c0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80086c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1e3      	bne.n	8008690 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2220      	movs	r2, #32
 80086cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086de:	e853 3f00 	ldrex	r3, [r3]
 80086e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80086e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086e6:	f023 0310 	bic.w	r3, r3, #16
 80086ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	461a      	mov	r2, r3
 80086f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80086fa:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80086fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008700:	e841 2300 	strex	r3, r2, [r1]
 8008704:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008706:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1e4      	bne.n	80086d6 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008710:	4618      	mov	r0, r3
 8008712:	f7fb fe9e 	bl	8004452 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2202      	movs	r2, #2
 800871a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008728:	b29b      	uxth	r3, r3
 800872a:	1ad3      	subs	r3, r2, r3
 800872c:	b29b      	uxth	r3, r3
 800872e:	4619      	mov	r1, r3
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 f8d7 	bl	80088e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008736:	e0b9      	b.n	80088ac <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008744:	b29b      	uxth	r3, r3
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008752:	b29b      	uxth	r3, r3
 8008754:	2b00      	cmp	r3, #0
 8008756:	f000 80ab 	beq.w	80088b0 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800875a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800875e:	2b00      	cmp	r3, #0
 8008760:	f000 80a6 	beq.w	80088b0 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876c:	e853 3f00 	ldrex	r3, [r3]
 8008770:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008774:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008778:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	461a      	mov	r2, r3
 8008782:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008786:	647b      	str	r3, [r7, #68]	; 0x44
 8008788:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800878c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800878e:	e841 2300 	strex	r3, r2, [r1]
 8008792:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008794:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1e4      	bne.n	8008764 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	3308      	adds	r3, #8
 80087a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a4:	e853 3f00 	ldrex	r3, [r3]
 80087a8:	623b      	str	r3, [r7, #32]
   return(result);
 80087aa:	6a3b      	ldr	r3, [r7, #32]
 80087ac:	f023 0301 	bic.w	r3, r3, #1
 80087b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	3308      	adds	r3, #8
 80087ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80087be:	633a      	str	r2, [r7, #48]	; 0x30
 80087c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087c6:	e841 2300 	strex	r3, r2, [r1]
 80087ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d1e3      	bne.n	800879a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2220      	movs	r2, #32
 80087d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2200      	movs	r2, #0
 80087de:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	e853 3f00 	ldrex	r3, [r3]
 80087f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f023 0310 	bic.w	r3, r3, #16
 80087fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	461a      	mov	r2, r3
 8008804:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008808:	61fb      	str	r3, [r7, #28]
 800880a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880c:	69b9      	ldr	r1, [r7, #24]
 800880e:	69fa      	ldr	r2, [r7, #28]
 8008810:	e841 2300 	strex	r3, r2, [r1]
 8008814:	617b      	str	r3, [r7, #20]
   return(result);
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d1e4      	bne.n	80087e6 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2202      	movs	r2, #2
 8008820:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008822:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008826:	4619      	mov	r1, r3
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 f85b 	bl	80088e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800882e:	e03f      	b.n	80088b0 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008834:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00e      	beq.n	800885a <HAL_UART_IRQHandler+0x56a>
 800883c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008840:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008844:	2b00      	cmp	r3, #0
 8008846:	d008      	beq.n	800885a <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008850:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 fed8 	bl	8009608 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008858:	e02d      	b.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800885a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800885e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00e      	beq.n	8008884 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800886a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800886e:	2b00      	cmp	r3, #0
 8008870:	d008      	beq.n	8008884 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008876:	2b00      	cmp	r3, #0
 8008878:	d01c      	beq.n	80088b4 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	4798      	blx	r3
    }
    return;
 8008882:	e017      	b.n	80088b4 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800888c:	2b00      	cmp	r3, #0
 800888e:	d012      	beq.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
 8008890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00c      	beq.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 fce1 	bl	8009264 <UART_EndTransmit_IT>
    return;
 80088a2:	e008      	b.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
      return;
 80088a4:	bf00      	nop
 80088a6:	e006      	b.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
    return;
 80088a8:	bf00      	nop
 80088aa:	e004      	b.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
      return;
 80088ac:	bf00      	nop
 80088ae:	e002      	b.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
      return;
 80088b0:	bf00      	nop
 80088b2:	e000      	b.n	80088b6 <HAL_UART_IRQHandler+0x5c6>
    return;
 80088b4:	bf00      	nop
  }

}
 80088b6:	37e8      	adds	r7, #232	; 0xe8
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80088c4:	bf00      	nop
 80088c6:	370c      	adds	r7, #12
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b083      	sub	sp, #12
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088d8:	bf00      	nop
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	460b      	mov	r3, r1
 80088ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr

080088fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b088      	sub	sp, #32
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008904:	2300      	movs	r3, #0
 8008906:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	689a      	ldr	r2, [r3, #8]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	431a      	orrs	r2, r3
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	431a      	orrs	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	69db      	ldr	r3, [r3, #28]
 800891c:	4313      	orrs	r3, r2
 800891e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800892a:	f023 030c 	bic.w	r3, r3, #12
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	6812      	ldr	r2, [r2, #0]
 8008932:	6979      	ldr	r1, [r7, #20]
 8008934:	430b      	orrs	r3, r1
 8008936:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	68da      	ldr	r2, [r3, #12]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6a1b      	ldr	r3, [r3, #32]
 8008958:	697a      	ldr	r2, [r7, #20]
 800895a:	4313      	orrs	r3, r2
 800895c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	430a      	orrs	r2, r1
 8008970:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4aa7      	ldr	r2, [pc, #668]	; (8008c14 <UART_SetConfig+0x318>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d120      	bne.n	80089be <UART_SetConfig+0xc2>
 800897c:	4ba6      	ldr	r3, [pc, #664]	; (8008c18 <UART_SetConfig+0x31c>)
 800897e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008980:	f003 0303 	and.w	r3, r3, #3
 8008984:	2b03      	cmp	r3, #3
 8008986:	d817      	bhi.n	80089b8 <UART_SetConfig+0xbc>
 8008988:	a201      	add	r2, pc, #4	; (adr r2, 8008990 <UART_SetConfig+0x94>)
 800898a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898e:	bf00      	nop
 8008990:	080089a1 	.word	0x080089a1
 8008994:	080089ad 	.word	0x080089ad
 8008998:	080089b3 	.word	0x080089b3
 800899c:	080089a7 	.word	0x080089a7
 80089a0:	2301      	movs	r3, #1
 80089a2:	77fb      	strb	r3, [r7, #31]
 80089a4:	e0b5      	b.n	8008b12 <UART_SetConfig+0x216>
 80089a6:	2302      	movs	r3, #2
 80089a8:	77fb      	strb	r3, [r7, #31]
 80089aa:	e0b2      	b.n	8008b12 <UART_SetConfig+0x216>
 80089ac:	2304      	movs	r3, #4
 80089ae:	77fb      	strb	r3, [r7, #31]
 80089b0:	e0af      	b.n	8008b12 <UART_SetConfig+0x216>
 80089b2:	2308      	movs	r3, #8
 80089b4:	77fb      	strb	r3, [r7, #31]
 80089b6:	e0ac      	b.n	8008b12 <UART_SetConfig+0x216>
 80089b8:	2310      	movs	r3, #16
 80089ba:	77fb      	strb	r3, [r7, #31]
 80089bc:	e0a9      	b.n	8008b12 <UART_SetConfig+0x216>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a96      	ldr	r2, [pc, #600]	; (8008c1c <UART_SetConfig+0x320>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d124      	bne.n	8008a12 <UART_SetConfig+0x116>
 80089c8:	4b93      	ldr	r3, [pc, #588]	; (8008c18 <UART_SetConfig+0x31c>)
 80089ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80089d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80089d4:	d011      	beq.n	80089fa <UART_SetConfig+0xfe>
 80089d6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80089da:	d817      	bhi.n	8008a0c <UART_SetConfig+0x110>
 80089dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80089e0:	d011      	beq.n	8008a06 <UART_SetConfig+0x10a>
 80089e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80089e6:	d811      	bhi.n	8008a0c <UART_SetConfig+0x110>
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d003      	beq.n	80089f4 <UART_SetConfig+0xf8>
 80089ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089f0:	d006      	beq.n	8008a00 <UART_SetConfig+0x104>
 80089f2:	e00b      	b.n	8008a0c <UART_SetConfig+0x110>
 80089f4:	2300      	movs	r3, #0
 80089f6:	77fb      	strb	r3, [r7, #31]
 80089f8:	e08b      	b.n	8008b12 <UART_SetConfig+0x216>
 80089fa:	2302      	movs	r3, #2
 80089fc:	77fb      	strb	r3, [r7, #31]
 80089fe:	e088      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a00:	2304      	movs	r3, #4
 8008a02:	77fb      	strb	r3, [r7, #31]
 8008a04:	e085      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a06:	2308      	movs	r3, #8
 8008a08:	77fb      	strb	r3, [r7, #31]
 8008a0a:	e082      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a0c:	2310      	movs	r3, #16
 8008a0e:	77fb      	strb	r3, [r7, #31]
 8008a10:	e07f      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a82      	ldr	r2, [pc, #520]	; (8008c20 <UART_SetConfig+0x324>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d124      	bne.n	8008a66 <UART_SetConfig+0x16a>
 8008a1c:	4b7e      	ldr	r3, [pc, #504]	; (8008c18 <UART_SetConfig+0x31c>)
 8008a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a20:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008a24:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008a28:	d011      	beq.n	8008a4e <UART_SetConfig+0x152>
 8008a2a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008a2e:	d817      	bhi.n	8008a60 <UART_SetConfig+0x164>
 8008a30:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a34:	d011      	beq.n	8008a5a <UART_SetConfig+0x15e>
 8008a36:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a3a:	d811      	bhi.n	8008a60 <UART_SetConfig+0x164>
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d003      	beq.n	8008a48 <UART_SetConfig+0x14c>
 8008a40:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008a44:	d006      	beq.n	8008a54 <UART_SetConfig+0x158>
 8008a46:	e00b      	b.n	8008a60 <UART_SetConfig+0x164>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	77fb      	strb	r3, [r7, #31]
 8008a4c:	e061      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a4e:	2302      	movs	r3, #2
 8008a50:	77fb      	strb	r3, [r7, #31]
 8008a52:	e05e      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a54:	2304      	movs	r3, #4
 8008a56:	77fb      	strb	r3, [r7, #31]
 8008a58:	e05b      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a5a:	2308      	movs	r3, #8
 8008a5c:	77fb      	strb	r3, [r7, #31]
 8008a5e:	e058      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a60:	2310      	movs	r3, #16
 8008a62:	77fb      	strb	r3, [r7, #31]
 8008a64:	e055      	b.n	8008b12 <UART_SetConfig+0x216>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a6e      	ldr	r2, [pc, #440]	; (8008c24 <UART_SetConfig+0x328>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d124      	bne.n	8008aba <UART_SetConfig+0x1be>
 8008a70:	4b69      	ldr	r3, [pc, #420]	; (8008c18 <UART_SetConfig+0x31c>)
 8008a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a74:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008a78:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008a7c:	d011      	beq.n	8008aa2 <UART_SetConfig+0x1a6>
 8008a7e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008a82:	d817      	bhi.n	8008ab4 <UART_SetConfig+0x1b8>
 8008a84:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008a88:	d011      	beq.n	8008aae <UART_SetConfig+0x1b2>
 8008a8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008a8e:	d811      	bhi.n	8008ab4 <UART_SetConfig+0x1b8>
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d003      	beq.n	8008a9c <UART_SetConfig+0x1a0>
 8008a94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a98:	d006      	beq.n	8008aa8 <UART_SetConfig+0x1ac>
 8008a9a:	e00b      	b.n	8008ab4 <UART_SetConfig+0x1b8>
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	77fb      	strb	r3, [r7, #31]
 8008aa0:	e037      	b.n	8008b12 <UART_SetConfig+0x216>
 8008aa2:	2302      	movs	r3, #2
 8008aa4:	77fb      	strb	r3, [r7, #31]
 8008aa6:	e034      	b.n	8008b12 <UART_SetConfig+0x216>
 8008aa8:	2304      	movs	r3, #4
 8008aaa:	77fb      	strb	r3, [r7, #31]
 8008aac:	e031      	b.n	8008b12 <UART_SetConfig+0x216>
 8008aae:	2308      	movs	r3, #8
 8008ab0:	77fb      	strb	r3, [r7, #31]
 8008ab2:	e02e      	b.n	8008b12 <UART_SetConfig+0x216>
 8008ab4:	2310      	movs	r3, #16
 8008ab6:	77fb      	strb	r3, [r7, #31]
 8008ab8:	e02b      	b.n	8008b12 <UART_SetConfig+0x216>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a5a      	ldr	r2, [pc, #360]	; (8008c28 <UART_SetConfig+0x32c>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d124      	bne.n	8008b0e <UART_SetConfig+0x212>
 8008ac4:	4b54      	ldr	r3, [pc, #336]	; (8008c18 <UART_SetConfig+0x31c>)
 8008ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ac8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008acc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008ad0:	d011      	beq.n	8008af6 <UART_SetConfig+0x1fa>
 8008ad2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008ad6:	d817      	bhi.n	8008b08 <UART_SetConfig+0x20c>
 8008ad8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008adc:	d011      	beq.n	8008b02 <UART_SetConfig+0x206>
 8008ade:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008ae2:	d811      	bhi.n	8008b08 <UART_SetConfig+0x20c>
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d003      	beq.n	8008af0 <UART_SetConfig+0x1f4>
 8008ae8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008aec:	d006      	beq.n	8008afc <UART_SetConfig+0x200>
 8008aee:	e00b      	b.n	8008b08 <UART_SetConfig+0x20c>
 8008af0:	2300      	movs	r3, #0
 8008af2:	77fb      	strb	r3, [r7, #31]
 8008af4:	e00d      	b.n	8008b12 <UART_SetConfig+0x216>
 8008af6:	2302      	movs	r3, #2
 8008af8:	77fb      	strb	r3, [r7, #31]
 8008afa:	e00a      	b.n	8008b12 <UART_SetConfig+0x216>
 8008afc:	2304      	movs	r3, #4
 8008afe:	77fb      	strb	r3, [r7, #31]
 8008b00:	e007      	b.n	8008b12 <UART_SetConfig+0x216>
 8008b02:	2308      	movs	r3, #8
 8008b04:	77fb      	strb	r3, [r7, #31]
 8008b06:	e004      	b.n	8008b12 <UART_SetConfig+0x216>
 8008b08:	2310      	movs	r3, #16
 8008b0a:	77fb      	strb	r3, [r7, #31]
 8008b0c:	e001      	b.n	8008b12 <UART_SetConfig+0x216>
 8008b0e:	2310      	movs	r3, #16
 8008b10:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	69db      	ldr	r3, [r3, #28]
 8008b16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b1a:	d15b      	bne.n	8008bd4 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8008b1c:	7ffb      	ldrb	r3, [r7, #31]
 8008b1e:	2b08      	cmp	r3, #8
 8008b20:	d827      	bhi.n	8008b72 <UART_SetConfig+0x276>
 8008b22:	a201      	add	r2, pc, #4	; (adr r2, 8008b28 <UART_SetConfig+0x22c>)
 8008b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b28:	08008b4d 	.word	0x08008b4d
 8008b2c:	08008b55 	.word	0x08008b55
 8008b30:	08008b5d 	.word	0x08008b5d
 8008b34:	08008b73 	.word	0x08008b73
 8008b38:	08008b63 	.word	0x08008b63
 8008b3c:	08008b73 	.word	0x08008b73
 8008b40:	08008b73 	.word	0x08008b73
 8008b44:	08008b73 	.word	0x08008b73
 8008b48:	08008b6b 	.word	0x08008b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b4c:	f7fd fafc 	bl	8006148 <HAL_RCC_GetPCLK1Freq>
 8008b50:	61b8      	str	r0, [r7, #24]
        break;
 8008b52:	e013      	b.n	8008b7c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b54:	f7fd fb1a 	bl	800618c <HAL_RCC_GetPCLK2Freq>
 8008b58:	61b8      	str	r0, [r7, #24]
        break;
 8008b5a:	e00f      	b.n	8008b7c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b5c:	4b33      	ldr	r3, [pc, #204]	; (8008c2c <UART_SetConfig+0x330>)
 8008b5e:	61bb      	str	r3, [r7, #24]
        break;
 8008b60:	e00c      	b.n	8008b7c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b62:	f7fd fa7b 	bl	800605c <HAL_RCC_GetSysClockFreq>
 8008b66:	61b8      	str	r0, [r7, #24]
        break;
 8008b68:	e008      	b.n	8008b7c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b6e:	61bb      	str	r3, [r7, #24]
        break;
 8008b70:	e004      	b.n	8008b7c <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8008b72:	2300      	movs	r3, #0
 8008b74:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	77bb      	strb	r3, [r7, #30]
        break;
 8008b7a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	f000 8082 	beq.w	8008c88 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	005a      	lsls	r2, r3, #1
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	085b      	lsrs	r3, r3, #1
 8008b8e:	441a      	add	r2, r3
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b98:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	2b0f      	cmp	r3, #15
 8008b9e:	d916      	bls.n	8008bce <UART_SetConfig+0x2d2>
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ba6:	d212      	bcs.n	8008bce <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	f023 030f 	bic.w	r3, r3, #15
 8008bb0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	085b      	lsrs	r3, r3, #1
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	f003 0307 	and.w	r3, r3, #7
 8008bbc:	b29a      	uxth	r2, r3
 8008bbe:	89fb      	ldrh	r3, [r7, #14]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	89fa      	ldrh	r2, [r7, #14]
 8008bca:	60da      	str	r2, [r3, #12]
 8008bcc:	e05c      	b.n	8008c88 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	77bb      	strb	r3, [r7, #30]
 8008bd2:	e059      	b.n	8008c88 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008bd4:	7ffb      	ldrb	r3, [r7, #31]
 8008bd6:	2b08      	cmp	r3, #8
 8008bd8:	d835      	bhi.n	8008c46 <UART_SetConfig+0x34a>
 8008bda:	a201      	add	r2, pc, #4	; (adr r2, 8008be0 <UART_SetConfig+0x2e4>)
 8008bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008be0:	08008c05 	.word	0x08008c05
 8008be4:	08008c0d 	.word	0x08008c0d
 8008be8:	08008c31 	.word	0x08008c31
 8008bec:	08008c47 	.word	0x08008c47
 8008bf0:	08008c37 	.word	0x08008c37
 8008bf4:	08008c47 	.word	0x08008c47
 8008bf8:	08008c47 	.word	0x08008c47
 8008bfc:	08008c47 	.word	0x08008c47
 8008c00:	08008c3f 	.word	0x08008c3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c04:	f7fd faa0 	bl	8006148 <HAL_RCC_GetPCLK1Freq>
 8008c08:	61b8      	str	r0, [r7, #24]
        break;
 8008c0a:	e021      	b.n	8008c50 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c0c:	f7fd fabe 	bl	800618c <HAL_RCC_GetPCLK2Freq>
 8008c10:	61b8      	str	r0, [r7, #24]
        break;
 8008c12:	e01d      	b.n	8008c50 <UART_SetConfig+0x354>
 8008c14:	40013800 	.word	0x40013800
 8008c18:	40021000 	.word	0x40021000
 8008c1c:	40004400 	.word	0x40004400
 8008c20:	40004800 	.word	0x40004800
 8008c24:	40004c00 	.word	0x40004c00
 8008c28:	40005000 	.word	0x40005000
 8008c2c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c30:	4b1b      	ldr	r3, [pc, #108]	; (8008ca0 <UART_SetConfig+0x3a4>)
 8008c32:	61bb      	str	r3, [r7, #24]
        break;
 8008c34:	e00c      	b.n	8008c50 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c36:	f7fd fa11 	bl	800605c <HAL_RCC_GetSysClockFreq>
 8008c3a:	61b8      	str	r0, [r7, #24]
        break;
 8008c3c:	e008      	b.n	8008c50 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c42:	61bb      	str	r3, [r7, #24]
        break;
 8008c44:	e004      	b.n	8008c50 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8008c46:	2300      	movs	r3, #0
 8008c48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	77bb      	strb	r3, [r7, #30]
        break;
 8008c4e:	bf00      	nop
    }

    if (pclk != 0U)
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d018      	beq.n	8008c88 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	085a      	lsrs	r2, r3, #1
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	441a      	add	r2, r3
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	2b0f      	cmp	r3, #15
 8008c6e:	d909      	bls.n	8008c84 <UART_SetConfig+0x388>
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c76:	d205      	bcs.n	8008c84 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	b29a      	uxth	r2, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	60da      	str	r2, [r3, #12]
 8008c82:	e001      	b.n	8008c88 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008c94:	7fbb      	ldrb	r3, [r7, #30]
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3720      	adds	r7, #32
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}
 8008c9e:	bf00      	nop
 8008ca0:	007a1200 	.word	0x007a1200

08008ca4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b083      	sub	sp, #12
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb0:	f003 0301 	and.w	r3, r3, #1
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00a      	beq.n	8008cce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	430a      	orrs	r2, r1
 8008ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00a      	beq.n	8008cf0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	430a      	orrs	r2, r1
 8008cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf4:	f003 0304 	and.w	r3, r3, #4
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d00a      	beq.n	8008d12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d16:	f003 0308 	and.w	r3, r3, #8
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00a      	beq.n	8008d34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	430a      	orrs	r2, r1
 8008d32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d38:	f003 0310 	and.w	r3, r3, #16
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d00a      	beq.n	8008d56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	430a      	orrs	r2, r1
 8008d54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5a:	f003 0320 	and.w	r3, r3, #32
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d00a      	beq.n	8008d78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	430a      	orrs	r2, r1
 8008d76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d01a      	beq.n	8008dba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	430a      	orrs	r2, r1
 8008d98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008da2:	d10a      	bne.n	8008dba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	430a      	orrs	r2, r1
 8008db8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00a      	beq.n	8008ddc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	430a      	orrs	r2, r1
 8008dda:	605a      	str	r2, [r3, #4]
  }
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b098      	sub	sp, #96	; 0x60
 8008dec:	af02      	add	r7, sp, #8
 8008dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008df8:	f7fb f9ea 	bl	80041d0 <HAL_GetTick>
 8008dfc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 0308 	and.w	r3, r3, #8
 8008e08:	2b08      	cmp	r3, #8
 8008e0a:	d12e      	bne.n	8008e6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e14:	2200      	movs	r2, #0
 8008e16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 f88c 	bl	8008f38 <UART_WaitOnFlagUntilTimeout>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d021      	beq.n	8008e6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e2e:	e853 3f00 	ldrex	r3, [r3]
 8008e32:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e3a:	653b      	str	r3, [r7, #80]	; 0x50
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	461a      	mov	r2, r3
 8008e42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e44:	647b      	str	r3, [r7, #68]	; 0x44
 8008e46:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e48:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e4c:	e841 2300 	strex	r3, r2, [r1]
 8008e50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d1e6      	bne.n	8008e26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2220      	movs	r2, #32
 8008e5c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e66:	2303      	movs	r3, #3
 8008e68:	e062      	b.n	8008f30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 0304 	and.w	r3, r3, #4
 8008e74:	2b04      	cmp	r3, #4
 8008e76:	d149      	bne.n	8008f0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e7c:	9300      	str	r3, [sp, #0]
 8008e7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e80:	2200      	movs	r2, #0
 8008e82:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f856 	bl	8008f38 <UART_WaitOnFlagUntilTimeout>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d03c      	beq.n	8008f0c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e9a:	e853 3f00 	ldrex	r3, [r3]
 8008e9e:	623b      	str	r3, [r7, #32]
   return(result);
 8008ea0:	6a3b      	ldr	r3, [r7, #32]
 8008ea2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ea6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	461a      	mov	r2, r3
 8008eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eb0:	633b      	str	r3, [r7, #48]	; 0x30
 8008eb2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008eb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008eb8:	e841 2300 	strex	r3, r2, [r1]
 8008ebc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d1e6      	bne.n	8008e92 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3308      	adds	r3, #8
 8008eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	e853 3f00 	ldrex	r3, [r3]
 8008ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f023 0301 	bic.w	r3, r3, #1
 8008eda:	64bb      	str	r3, [r7, #72]	; 0x48
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	3308      	adds	r3, #8
 8008ee2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008ee4:	61fa      	str	r2, [r7, #28]
 8008ee6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee8:	69b9      	ldr	r1, [r7, #24]
 8008eea:	69fa      	ldr	r2, [r7, #28]
 8008eec:	e841 2300 	strex	r3, r2, [r1]
 8008ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1e5      	bne.n	8008ec4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2220      	movs	r2, #32
 8008efc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	e011      	b.n	8008f30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2220      	movs	r2, #32
 8008f10:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2220      	movs	r2, #32
 8008f16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008f2e:	2300      	movs	r3, #0
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3758      	adds	r7, #88	; 0x58
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	603b      	str	r3, [r7, #0]
 8008f44:	4613      	mov	r3, r2
 8008f46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f48:	e049      	b.n	8008fde <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f4a:	69bb      	ldr	r3, [r7, #24]
 8008f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f50:	d045      	beq.n	8008fde <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f52:	f7fb f93d 	bl	80041d0 <HAL_GetTick>
 8008f56:	4602      	mov	r2, r0
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	1ad3      	subs	r3, r2, r3
 8008f5c:	69ba      	ldr	r2, [r7, #24]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d302      	bcc.n	8008f68 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d101      	bne.n	8008f6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008f68:	2303      	movs	r3, #3
 8008f6a:	e048      	b.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f003 0304 	and.w	r3, r3, #4
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d031      	beq.n	8008fde <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	69db      	ldr	r3, [r3, #28]
 8008f80:	f003 0308 	and.w	r3, r3, #8
 8008f84:	2b08      	cmp	r3, #8
 8008f86:	d110      	bne.n	8008faa <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	2208      	movs	r2, #8
 8008f8e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008f90:	68f8      	ldr	r0, [r7, #12]
 8008f92:	f000 f8ed 	bl	8009170 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2208      	movs	r2, #8
 8008f9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e029      	b.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	69db      	ldr	r3, [r3, #28]
 8008fb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008fb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008fb8:	d111      	bne.n	8008fde <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008fc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fc4:	68f8      	ldr	r0, [r7, #12]
 8008fc6:	f000 f8d3 	bl	8009170 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2220      	movs	r2, #32
 8008fce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008fda:	2303      	movs	r3, #3
 8008fdc:	e00f      	b.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	69da      	ldr	r2, [r3, #28]
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	4013      	ands	r3, r2
 8008fe8:	68ba      	ldr	r2, [r7, #8]
 8008fea:	429a      	cmp	r2, r3
 8008fec:	bf0c      	ite	eq
 8008fee:	2301      	moveq	r3, #1
 8008ff0:	2300      	movne	r3, #0
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	79fb      	ldrb	r3, [r7, #7]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d0a6      	beq.n	8008f4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ffc:	2300      	movs	r3, #0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
	...

08009008 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009008:	b480      	push	{r7}
 800900a:	b097      	sub	sp, #92	; 0x5c
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	4613      	mov	r3, r2
 8009014:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	88fa      	ldrh	r2, [r7, #6]
 8009020:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	88fa      	ldrh	r2, [r7, #6]
 8009028:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2200      	movs	r2, #0
 8009030:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800903a:	d10e      	bne.n	800905a <UART_Start_Receive_IT+0x52>
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	691b      	ldr	r3, [r3, #16]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d105      	bne.n	8009050 <UART_Start_Receive_IT+0x48>
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f240 12ff 	movw	r2, #511	; 0x1ff
 800904a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800904e:	e01a      	b.n	8009086 <UART_Start_Receive_IT+0x7e>
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	22ff      	movs	r2, #255	; 0xff
 8009054:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009058:	e015      	b.n	8009086 <UART_Start_Receive_IT+0x7e>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10d      	bne.n	800907e <UART_Start_Receive_IT+0x76>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	691b      	ldr	r3, [r3, #16]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d104      	bne.n	8009074 <UART_Start_Receive_IT+0x6c>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	22ff      	movs	r2, #255	; 0xff
 800906e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009072:	e008      	b.n	8009086 <UART_Start_Receive_IT+0x7e>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	227f      	movs	r2, #127	; 0x7f
 8009078:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800907c:	e003      	b.n	8009086 <UART_Start_Receive_IT+0x7e>
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2200      	movs	r2, #0
 800908a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2222      	movs	r2, #34	; 0x22
 8009092:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	3308      	adds	r3, #8
 800909c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090a0:	e853 3f00 	ldrex	r3, [r3]
 80090a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80090a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090a8:	f043 0301 	orr.w	r3, r3, #1
 80090ac:	657b      	str	r3, [r7, #84]	; 0x54
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	3308      	adds	r3, #8
 80090b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80090b6:	64ba      	str	r2, [r7, #72]	; 0x48
 80090b8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80090bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090be:	e841 2300 	strex	r3, r2, [r1]
 80090c2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80090c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d1e5      	bne.n	8009096 <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	689b      	ldr	r3, [r3, #8]
 80090ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090d2:	d107      	bne.n	80090e4 <UART_Start_Receive_IT+0xdc>
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	691b      	ldr	r3, [r3, #16]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d103      	bne.n	80090e4 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	4a22      	ldr	r2, [pc, #136]	; (8009168 <UART_Start_Receive_IT+0x160>)
 80090e0:	669a      	str	r2, [r3, #104]	; 0x68
 80090e2:	e002      	b.n	80090ea <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	4a21      	ldr	r2, [pc, #132]	; (800916c <UART_Start_Receive_IT+0x164>)
 80090e8:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d019      	beq.n	8009126 <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090fa:	e853 3f00 	ldrex	r3, [r3]
 80090fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009102:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8009106:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	461a      	mov	r2, r3
 800910e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009110:	637b      	str	r3, [r7, #52]	; 0x34
 8009112:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009114:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009116:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009118:	e841 2300 	strex	r3, r2, [r1]
 800911c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800911e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1e6      	bne.n	80090f2 <UART_Start_Receive_IT+0xea>
 8009124:	e018      	b.n	8009158 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	e853 3f00 	ldrex	r3, [r3]
 8009132:	613b      	str	r3, [r7, #16]
   return(result);
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f043 0320 	orr.w	r3, r3, #32
 800913a:	653b      	str	r3, [r7, #80]	; 0x50
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	461a      	mov	r2, r3
 8009142:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009144:	623b      	str	r3, [r7, #32]
 8009146:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009148:	69f9      	ldr	r1, [r7, #28]
 800914a:	6a3a      	ldr	r2, [r7, #32]
 800914c:	e841 2300 	strex	r3, r2, [r1]
 8009150:	61bb      	str	r3, [r7, #24]
   return(result);
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d1e6      	bne.n	8009126 <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	375c      	adds	r7, #92	; 0x5c
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr
 8009166:	bf00      	nop
 8009168:	08009461 	.word	0x08009461
 800916c:	080092b9 	.word	0x080092b9

08009170 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009170:	b480      	push	{r7}
 8009172:	b095      	sub	sp, #84	; 0x54
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009188:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800918c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	461a      	mov	r2, r3
 8009194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009196:	643b      	str	r3, [r7, #64]	; 0x40
 8009198:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800919c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800919e:	e841 2300 	strex	r3, r2, [r1]
 80091a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80091a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d1e6      	bne.n	8009178 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	3308      	adds	r3, #8
 80091b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b2:	6a3b      	ldr	r3, [r7, #32]
 80091b4:	e853 3f00 	ldrex	r3, [r3]
 80091b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80091ba:	69fb      	ldr	r3, [r7, #28]
 80091bc:	f023 0301 	bic.w	r3, r3, #1
 80091c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	3308      	adds	r3, #8
 80091c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80091cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091d2:	e841 2300 	strex	r3, r2, [r1]
 80091d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d1e5      	bne.n	80091aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d118      	bne.n	8009218 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	e853 3f00 	ldrex	r3, [r3]
 80091f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	f023 0310 	bic.w	r3, r3, #16
 80091fa:	647b      	str	r3, [r7, #68]	; 0x44
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	461a      	mov	r2, r3
 8009202:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009204:	61bb      	str	r3, [r7, #24]
 8009206:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009208:	6979      	ldr	r1, [r7, #20]
 800920a:	69ba      	ldr	r2, [r7, #24]
 800920c:	e841 2300 	strex	r3, r2, [r1]
 8009210:	613b      	str	r3, [r7, #16]
   return(result);
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d1e6      	bne.n	80091e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2220      	movs	r2, #32
 800921c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2200      	movs	r2, #0
 800922a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800922c:	bf00      	nop
 800922e:	3754      	adds	r7, #84	; 0x54
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b084      	sub	sp, #16
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009244:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2200      	movs	r2, #0
 800924a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2200      	movs	r2, #0
 8009252:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009256:	68f8      	ldr	r0, [r7, #12]
 8009258:	f7ff fb3a 	bl	80088d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800925c:	bf00      	nop
 800925e:	3710      	adds	r7, #16
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}

08009264 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b088      	sub	sp, #32
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	e853 3f00 	ldrex	r3, [r3]
 8009278:	60bb      	str	r3, [r7, #8]
   return(result);
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009280:	61fb      	str	r3, [r7, #28]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	461a      	mov	r2, r3
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	61bb      	str	r3, [r7, #24]
 800928c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800928e:	6979      	ldr	r1, [r7, #20]
 8009290:	69ba      	ldr	r2, [r7, #24]
 8009292:	e841 2300 	strex	r3, r2, [r1]
 8009296:	613b      	str	r3, [r7, #16]
   return(result);
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d1e6      	bne.n	800926c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2220      	movs	r2, #32
 80092a2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7ff fb06 	bl	80088bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092b0:	bf00      	nop
 80092b2:	3720      	adds	r7, #32
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b09c      	sub	sp, #112	; 0x70
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80092c6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092d0:	2b22      	cmp	r3, #34	; 0x22
 80092d2:	f040 80b9 	bne.w	8009448 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80092dc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80092e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80092e4:	b2d9      	uxtb	r1, r3
 80092e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80092ea:	b2da      	uxtb	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092f0:	400a      	ands	r2, r1
 80092f2:	b2d2      	uxtb	r2, r2
 80092f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092fa:	1c5a      	adds	r2, r3, #1
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009306:	b29b      	uxth	r3, r3
 8009308:	3b01      	subs	r3, #1
 800930a:	b29a      	uxth	r2, r3
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009318:	b29b      	uxth	r3, r3
 800931a:	2b00      	cmp	r3, #0
 800931c:	f040 809c 	bne.w	8009458 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009326:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009328:	e853 3f00 	ldrex	r3, [r3]
 800932c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800932e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009330:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009334:	66bb      	str	r3, [r7, #104]	; 0x68
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	461a      	mov	r2, r3
 800933c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800933e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009340:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009342:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009344:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009346:	e841 2300 	strex	r3, r2, [r1]
 800934a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800934c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1e6      	bne.n	8009320 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3308      	adds	r3, #8
 8009358:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800935c:	e853 3f00 	ldrex	r3, [r3]
 8009360:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009364:	f023 0301 	bic.w	r3, r3, #1
 8009368:	667b      	str	r3, [r7, #100]	; 0x64
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	3308      	adds	r3, #8
 8009370:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009372:	647a      	str	r2, [r7, #68]	; 0x44
 8009374:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009376:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009378:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800937a:	e841 2300 	strex	r3, r2, [r1]
 800937e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1e5      	bne.n	8009352 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2220      	movs	r2, #32
 800938a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d018      	beq.n	80093da <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b0:	e853 3f00 	ldrex	r3, [r3]
 80093b4:	623b      	str	r3, [r7, #32]
   return(result);
 80093b6:	6a3b      	ldr	r3, [r7, #32]
 80093b8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80093bc:	663b      	str	r3, [r7, #96]	; 0x60
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	461a      	mov	r2, r3
 80093c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093c6:	633b      	str	r3, [r7, #48]	; 0x30
 80093c8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80093cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093ce:	e841 2300 	strex	r3, r2, [r1]
 80093d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80093d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d1e6      	bne.n	80093a8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d12e      	bne.n	8009440 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	e853 3f00 	ldrex	r3, [r3]
 80093f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f023 0310 	bic.w	r3, r3, #16
 80093fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	461a      	mov	r2, r3
 8009404:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009406:	61fb      	str	r3, [r7, #28]
 8009408:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940a:	69b9      	ldr	r1, [r7, #24]
 800940c:	69fa      	ldr	r2, [r7, #28]
 800940e:	e841 2300 	strex	r3, r2, [r1]
 8009412:	617b      	str	r3, [r7, #20]
   return(result);
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1e6      	bne.n	80093e8 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	69db      	ldr	r3, [r3, #28]
 8009420:	f003 0310 	and.w	r3, r3, #16
 8009424:	2b10      	cmp	r3, #16
 8009426:	d103      	bne.n	8009430 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2210      	movs	r2, #16
 800942e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009436:	4619      	mov	r1, r3
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f7ff fa53 	bl	80088e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800943e:	e00b      	b.n	8009458 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f7f9 ffc3 	bl	80033cc <HAL_UART_RxCpltCallback>
}
 8009446:	e007      	b.n	8009458 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	699a      	ldr	r2, [r3, #24]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f042 0208 	orr.w	r2, r2, #8
 8009456:	619a      	str	r2, [r3, #24]
}
 8009458:	bf00      	nop
 800945a:	3770      	adds	r7, #112	; 0x70
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b09c      	sub	sp, #112	; 0x70
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800946e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009478:	2b22      	cmp	r3, #34	; 0x22
 800947a:	f040 80b9 	bne.w	80095f0 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009484:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800948c:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800948e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8009492:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8009496:	4013      	ands	r3, r2
 8009498:	b29a      	uxth	r2, r3
 800949a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800949c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094a2:	1c9a      	adds	r2, r3, #2
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	3b01      	subs	r3, #1
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f040 809c 	bne.w	8009600 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094d0:	e853 3f00 	ldrex	r3, [r3]
 80094d4:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80094d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80094d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80094dc:	667b      	str	r3, [r7, #100]	; 0x64
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	461a      	mov	r2, r3
 80094e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094e6:	657b      	str	r3, [r7, #84]	; 0x54
 80094e8:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80094ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80094ee:	e841 2300 	strex	r3, r2, [r1]
 80094f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80094f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1e6      	bne.n	80094c8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3308      	adds	r3, #8
 8009500:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009504:	e853 3f00 	ldrex	r3, [r3]
 8009508:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800950a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800950c:	f023 0301 	bic.w	r3, r3, #1
 8009510:	663b      	str	r3, [r7, #96]	; 0x60
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	3308      	adds	r3, #8
 8009518:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800951a:	643a      	str	r2, [r7, #64]	; 0x40
 800951c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009520:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009522:	e841 2300 	strex	r3, r2, [r1]
 8009526:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952a:	2b00      	cmp	r3, #0
 800952c:	d1e5      	bne.n	80094fa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2220      	movs	r2, #32
 8009532:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800954c:	2b00      	cmp	r3, #0
 800954e:	d018      	beq.n	8009582 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009556:	6a3b      	ldr	r3, [r7, #32]
 8009558:	e853 3f00 	ldrex	r3, [r3]
 800955c:	61fb      	str	r3, [r7, #28]
   return(result);
 800955e:	69fb      	ldr	r3, [r7, #28]
 8009560:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009564:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	461a      	mov	r2, r3
 800956c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800956e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009570:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009572:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009574:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009576:	e841 2300 	strex	r3, r2, [r1]
 800957a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800957c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800957e:	2b00      	cmp	r3, #0
 8009580:	d1e6      	bne.n	8009550 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009586:	2b01      	cmp	r3, #1
 8009588:	d12e      	bne.n	80095e8 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	e853 3f00 	ldrex	r3, [r3]
 800959c:	60bb      	str	r3, [r7, #8]
   return(result);
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	f023 0310 	bic.w	r3, r3, #16
 80095a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	461a      	mov	r2, r3
 80095ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80095ae:	61bb      	str	r3, [r7, #24]
 80095b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b2:	6979      	ldr	r1, [r7, #20]
 80095b4:	69ba      	ldr	r2, [r7, #24]
 80095b6:	e841 2300 	strex	r3, r2, [r1]
 80095ba:	613b      	str	r3, [r7, #16]
   return(result);
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d1e6      	bne.n	8009590 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	69db      	ldr	r3, [r3, #28]
 80095c8:	f003 0310 	and.w	r3, r3, #16
 80095cc:	2b10      	cmp	r3, #16
 80095ce:	d103      	bne.n	80095d8 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2210      	movs	r2, #16
 80095d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80095de:	4619      	mov	r1, r3
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f7ff f97f 	bl	80088e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095e6:	e00b      	b.n	8009600 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f7f9 feef 	bl	80033cc <HAL_UART_RxCpltCallback>
}
 80095ee:	e007      	b.n	8009600 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	699a      	ldr	r2, [r3, #24]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f042 0208 	orr.w	r2, r2, #8
 80095fe:	619a      	str	r2, [r3, #24]
}
 8009600:	bf00      	nop
 8009602:	3770      	adds	r7, #112	; 0x70
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800961c:	b480      	push	{r7}
 800961e:	b085      	sub	sp, #20
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009624:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8009628:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009630:	b29a      	uxth	r2, r3
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	b29b      	uxth	r3, r3
 8009636:	43db      	mvns	r3, r3
 8009638:	b29b      	uxth	r3, r3
 800963a:	4013      	ands	r3, r2
 800963c:	b29a      	uxth	r2, r3
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3714      	adds	r7, #20
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr

08009652 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009652:	b084      	sub	sp, #16
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	f107 0014 	add.w	r0, r7, #20
 8009660:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2201      	movs	r2, #1
 8009668:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009684:	2300      	movs	r3, #0
}
 8009686:	4618      	mov	r0, r3
 8009688:	370c      	adds	r7, #12
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	b004      	add	sp, #16
 8009692:	4770      	bx	lr

08009694 <__errno>:
 8009694:	4b01      	ldr	r3, [pc, #4]	; (800969c <__errno+0x8>)
 8009696:	6818      	ldr	r0, [r3, #0]
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop
 800969c:	20000118 	.word	0x20000118

080096a0 <__libc_init_array>:
 80096a0:	b570      	push	{r4, r5, r6, lr}
 80096a2:	4d0d      	ldr	r5, [pc, #52]	; (80096d8 <__libc_init_array+0x38>)
 80096a4:	4c0d      	ldr	r4, [pc, #52]	; (80096dc <__libc_init_array+0x3c>)
 80096a6:	1b64      	subs	r4, r4, r5
 80096a8:	10a4      	asrs	r4, r4, #2
 80096aa:	2600      	movs	r6, #0
 80096ac:	42a6      	cmp	r6, r4
 80096ae:	d109      	bne.n	80096c4 <__libc_init_array+0x24>
 80096b0:	4d0b      	ldr	r5, [pc, #44]	; (80096e0 <__libc_init_array+0x40>)
 80096b2:	4c0c      	ldr	r4, [pc, #48]	; (80096e4 <__libc_init_array+0x44>)
 80096b4:	f001 ff04 	bl	800b4c0 <_init>
 80096b8:	1b64      	subs	r4, r4, r5
 80096ba:	10a4      	asrs	r4, r4, #2
 80096bc:	2600      	movs	r6, #0
 80096be:	42a6      	cmp	r6, r4
 80096c0:	d105      	bne.n	80096ce <__libc_init_array+0x2e>
 80096c2:	bd70      	pop	{r4, r5, r6, pc}
 80096c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c8:	4798      	blx	r3
 80096ca:	3601      	adds	r6, #1
 80096cc:	e7ee      	b.n	80096ac <__libc_init_array+0xc>
 80096ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80096d2:	4798      	blx	r3
 80096d4:	3601      	adds	r6, #1
 80096d6:	e7f2      	b.n	80096be <__libc_init_array+0x1e>
 80096d8:	0800ba24 	.word	0x0800ba24
 80096dc:	0800ba24 	.word	0x0800ba24
 80096e0:	0800ba24 	.word	0x0800ba24
 80096e4:	0800ba28 	.word	0x0800ba28

080096e8 <memset>:
 80096e8:	4402      	add	r2, r0
 80096ea:	4603      	mov	r3, r0
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d100      	bne.n	80096f2 <memset+0xa>
 80096f0:	4770      	bx	lr
 80096f2:	f803 1b01 	strb.w	r1, [r3], #1
 80096f6:	e7f9      	b.n	80096ec <memset+0x4>

080096f8 <rand>:
 80096f8:	4b16      	ldr	r3, [pc, #88]	; (8009754 <rand+0x5c>)
 80096fa:	b510      	push	{r4, lr}
 80096fc:	681c      	ldr	r4, [r3, #0]
 80096fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009700:	b9b3      	cbnz	r3, 8009730 <rand+0x38>
 8009702:	2018      	movs	r0, #24
 8009704:	f000 f940 	bl	8009988 <malloc>
 8009708:	63a0      	str	r0, [r4, #56]	; 0x38
 800970a:	b928      	cbnz	r0, 8009718 <rand+0x20>
 800970c:	4602      	mov	r2, r0
 800970e:	4b12      	ldr	r3, [pc, #72]	; (8009758 <rand+0x60>)
 8009710:	4812      	ldr	r0, [pc, #72]	; (800975c <rand+0x64>)
 8009712:	214e      	movs	r1, #78	; 0x4e
 8009714:	f000 f8e6 	bl	80098e4 <__assert_func>
 8009718:	4a11      	ldr	r2, [pc, #68]	; (8009760 <rand+0x68>)
 800971a:	4b12      	ldr	r3, [pc, #72]	; (8009764 <rand+0x6c>)
 800971c:	e9c0 2300 	strd	r2, r3, [r0]
 8009720:	4b11      	ldr	r3, [pc, #68]	; (8009768 <rand+0x70>)
 8009722:	6083      	str	r3, [r0, #8]
 8009724:	230b      	movs	r3, #11
 8009726:	8183      	strh	r3, [r0, #12]
 8009728:	2201      	movs	r2, #1
 800972a:	2300      	movs	r3, #0
 800972c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8009730:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8009732:	4a0e      	ldr	r2, [pc, #56]	; (800976c <rand+0x74>)
 8009734:	6920      	ldr	r0, [r4, #16]
 8009736:	6963      	ldr	r3, [r4, #20]
 8009738:	490d      	ldr	r1, [pc, #52]	; (8009770 <rand+0x78>)
 800973a:	4342      	muls	r2, r0
 800973c:	fb01 2203 	mla	r2, r1, r3, r2
 8009740:	fba0 0101 	umull	r0, r1, r0, r1
 8009744:	1c43      	adds	r3, r0, #1
 8009746:	eb42 0001 	adc.w	r0, r2, r1
 800974a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800974e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009752:	bd10      	pop	{r4, pc}
 8009754:	20000118 	.word	0x20000118
 8009758:	0800b7c4 	.word	0x0800b7c4
 800975c:	0800b7db 	.word	0x0800b7db
 8009760:	abcd330e 	.word	0xabcd330e
 8009764:	e66d1234 	.word	0xe66d1234
 8009768:	0005deec 	.word	0x0005deec
 800976c:	5851f42d 	.word	0x5851f42d
 8009770:	4c957f2d 	.word	0x4c957f2d

08009774 <siprintf>:
 8009774:	b40e      	push	{r1, r2, r3}
 8009776:	b500      	push	{lr}
 8009778:	b09c      	sub	sp, #112	; 0x70
 800977a:	ab1d      	add	r3, sp, #116	; 0x74
 800977c:	9002      	str	r0, [sp, #8]
 800977e:	9006      	str	r0, [sp, #24]
 8009780:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009784:	4809      	ldr	r0, [pc, #36]	; (80097ac <siprintf+0x38>)
 8009786:	9107      	str	r1, [sp, #28]
 8009788:	9104      	str	r1, [sp, #16]
 800978a:	4909      	ldr	r1, [pc, #36]	; (80097b0 <siprintf+0x3c>)
 800978c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009790:	9105      	str	r1, [sp, #20]
 8009792:	6800      	ldr	r0, [r0, #0]
 8009794:	9301      	str	r3, [sp, #4]
 8009796:	a902      	add	r1, sp, #8
 8009798:	f000 fa3a 	bl	8009c10 <_svfiprintf_r>
 800979c:	9b02      	ldr	r3, [sp, #8]
 800979e:	2200      	movs	r2, #0
 80097a0:	701a      	strb	r2, [r3, #0]
 80097a2:	b01c      	add	sp, #112	; 0x70
 80097a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80097a8:	b003      	add	sp, #12
 80097aa:	4770      	bx	lr
 80097ac:	20000118 	.word	0x20000118
 80097b0:	ffff0208 	.word	0xffff0208

080097b4 <siscanf>:
 80097b4:	b40e      	push	{r1, r2, r3}
 80097b6:	b510      	push	{r4, lr}
 80097b8:	b09f      	sub	sp, #124	; 0x7c
 80097ba:	ac21      	add	r4, sp, #132	; 0x84
 80097bc:	f44f 7101 	mov.w	r1, #516	; 0x204
 80097c0:	f854 2b04 	ldr.w	r2, [r4], #4
 80097c4:	9201      	str	r2, [sp, #4]
 80097c6:	f8ad 101c 	strh.w	r1, [sp, #28]
 80097ca:	9004      	str	r0, [sp, #16]
 80097cc:	9008      	str	r0, [sp, #32]
 80097ce:	f7f6 fcff 	bl	80001d0 <strlen>
 80097d2:	4b0c      	ldr	r3, [pc, #48]	; (8009804 <siscanf+0x50>)
 80097d4:	9005      	str	r0, [sp, #20]
 80097d6:	9009      	str	r0, [sp, #36]	; 0x24
 80097d8:	930d      	str	r3, [sp, #52]	; 0x34
 80097da:	480b      	ldr	r0, [pc, #44]	; (8009808 <siscanf+0x54>)
 80097dc:	9a01      	ldr	r2, [sp, #4]
 80097de:	6800      	ldr	r0, [r0, #0]
 80097e0:	9403      	str	r4, [sp, #12]
 80097e2:	2300      	movs	r3, #0
 80097e4:	9311      	str	r3, [sp, #68]	; 0x44
 80097e6:	9316      	str	r3, [sp, #88]	; 0x58
 80097e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80097ec:	f8ad 301e 	strh.w	r3, [sp, #30]
 80097f0:	a904      	add	r1, sp, #16
 80097f2:	4623      	mov	r3, r4
 80097f4:	f000 fb66 	bl	8009ec4 <__ssvfiscanf_r>
 80097f8:	b01f      	add	sp, #124	; 0x7c
 80097fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097fe:	b003      	add	sp, #12
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	0800982f 	.word	0x0800982f
 8009808:	20000118 	.word	0x20000118

0800980c <__sread>:
 800980c:	b510      	push	{r4, lr}
 800980e:	460c      	mov	r4, r1
 8009810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009814:	f001 f90e 	bl	800aa34 <_read_r>
 8009818:	2800      	cmp	r0, #0
 800981a:	bfab      	itete	ge
 800981c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800981e:	89a3      	ldrhlt	r3, [r4, #12]
 8009820:	181b      	addge	r3, r3, r0
 8009822:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009826:	bfac      	ite	ge
 8009828:	6563      	strge	r3, [r4, #84]	; 0x54
 800982a:	81a3      	strhlt	r3, [r4, #12]
 800982c:	bd10      	pop	{r4, pc}

0800982e <__seofread>:
 800982e:	2000      	movs	r0, #0
 8009830:	4770      	bx	lr

08009832 <__swrite>:
 8009832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009836:	461f      	mov	r7, r3
 8009838:	898b      	ldrh	r3, [r1, #12]
 800983a:	05db      	lsls	r3, r3, #23
 800983c:	4605      	mov	r5, r0
 800983e:	460c      	mov	r4, r1
 8009840:	4616      	mov	r6, r2
 8009842:	d505      	bpl.n	8009850 <__swrite+0x1e>
 8009844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009848:	2302      	movs	r3, #2
 800984a:	2200      	movs	r2, #0
 800984c:	f000 f88a 	bl	8009964 <_lseek_r>
 8009850:	89a3      	ldrh	r3, [r4, #12]
 8009852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800985a:	81a3      	strh	r3, [r4, #12]
 800985c:	4632      	mov	r2, r6
 800985e:	463b      	mov	r3, r7
 8009860:	4628      	mov	r0, r5
 8009862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009866:	f000 b82b 	b.w	80098c0 <_write_r>

0800986a <__sseek>:
 800986a:	b510      	push	{r4, lr}
 800986c:	460c      	mov	r4, r1
 800986e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009872:	f000 f877 	bl	8009964 <_lseek_r>
 8009876:	1c43      	adds	r3, r0, #1
 8009878:	89a3      	ldrh	r3, [r4, #12]
 800987a:	bf15      	itete	ne
 800987c:	6560      	strne	r0, [r4, #84]	; 0x54
 800987e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009882:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009886:	81a3      	strheq	r3, [r4, #12]
 8009888:	bf18      	it	ne
 800988a:	81a3      	strhne	r3, [r4, #12]
 800988c:	bd10      	pop	{r4, pc}

0800988e <__sclose>:
 800988e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009892:	f000 b845 	b.w	8009920 <_close_r>

08009896 <strncmp>:
 8009896:	b510      	push	{r4, lr}
 8009898:	b17a      	cbz	r2, 80098ba <strncmp+0x24>
 800989a:	4603      	mov	r3, r0
 800989c:	3901      	subs	r1, #1
 800989e:	1884      	adds	r4, r0, r2
 80098a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80098a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80098a8:	4290      	cmp	r0, r2
 80098aa:	d101      	bne.n	80098b0 <strncmp+0x1a>
 80098ac:	42a3      	cmp	r3, r4
 80098ae:	d101      	bne.n	80098b4 <strncmp+0x1e>
 80098b0:	1a80      	subs	r0, r0, r2
 80098b2:	bd10      	pop	{r4, pc}
 80098b4:	2800      	cmp	r0, #0
 80098b6:	d1f3      	bne.n	80098a0 <strncmp+0xa>
 80098b8:	e7fa      	b.n	80098b0 <strncmp+0x1a>
 80098ba:	4610      	mov	r0, r2
 80098bc:	e7f9      	b.n	80098b2 <strncmp+0x1c>
	...

080098c0 <_write_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4d07      	ldr	r5, [pc, #28]	; (80098e0 <_write_r+0x20>)
 80098c4:	4604      	mov	r4, r0
 80098c6:	4608      	mov	r0, r1
 80098c8:	4611      	mov	r1, r2
 80098ca:	2200      	movs	r2, #0
 80098cc:	602a      	str	r2, [r5, #0]
 80098ce:	461a      	mov	r2, r3
 80098d0:	f7fa fb61 	bl	8003f96 <_write>
 80098d4:	1c43      	adds	r3, r0, #1
 80098d6:	d102      	bne.n	80098de <_write_r+0x1e>
 80098d8:	682b      	ldr	r3, [r5, #0]
 80098da:	b103      	cbz	r3, 80098de <_write_r+0x1e>
 80098dc:	6023      	str	r3, [r4, #0]
 80098de:	bd38      	pop	{r3, r4, r5, pc}
 80098e0:	200008a0 	.word	0x200008a0

080098e4 <__assert_func>:
 80098e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098e6:	4614      	mov	r4, r2
 80098e8:	461a      	mov	r2, r3
 80098ea:	4b09      	ldr	r3, [pc, #36]	; (8009910 <__assert_func+0x2c>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	4605      	mov	r5, r0
 80098f0:	68d8      	ldr	r0, [r3, #12]
 80098f2:	b14c      	cbz	r4, 8009908 <__assert_func+0x24>
 80098f4:	4b07      	ldr	r3, [pc, #28]	; (8009914 <__assert_func+0x30>)
 80098f6:	9100      	str	r1, [sp, #0]
 80098f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098fc:	4906      	ldr	r1, [pc, #24]	; (8009918 <__assert_func+0x34>)
 80098fe:	462b      	mov	r3, r5
 8009900:	f000 f81e 	bl	8009940 <fiprintf>
 8009904:	f001 fae2 	bl	800aecc <abort>
 8009908:	4b04      	ldr	r3, [pc, #16]	; (800991c <__assert_func+0x38>)
 800990a:	461c      	mov	r4, r3
 800990c:	e7f3      	b.n	80098f6 <__assert_func+0x12>
 800990e:	bf00      	nop
 8009910:	20000118 	.word	0x20000118
 8009914:	0800b836 	.word	0x0800b836
 8009918:	0800b843 	.word	0x0800b843
 800991c:	0800b871 	.word	0x0800b871

08009920 <_close_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4d06      	ldr	r5, [pc, #24]	; (800993c <_close_r+0x1c>)
 8009924:	2300      	movs	r3, #0
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	602b      	str	r3, [r5, #0]
 800992c:	f7fa fb4f 	bl	8003fce <_close>
 8009930:	1c43      	adds	r3, r0, #1
 8009932:	d102      	bne.n	800993a <_close_r+0x1a>
 8009934:	682b      	ldr	r3, [r5, #0]
 8009936:	b103      	cbz	r3, 800993a <_close_r+0x1a>
 8009938:	6023      	str	r3, [r4, #0]
 800993a:	bd38      	pop	{r3, r4, r5, pc}
 800993c:	200008a0 	.word	0x200008a0

08009940 <fiprintf>:
 8009940:	b40e      	push	{r1, r2, r3}
 8009942:	b503      	push	{r0, r1, lr}
 8009944:	4601      	mov	r1, r0
 8009946:	ab03      	add	r3, sp, #12
 8009948:	4805      	ldr	r0, [pc, #20]	; (8009960 <fiprintf+0x20>)
 800994a:	f853 2b04 	ldr.w	r2, [r3], #4
 800994e:	6800      	ldr	r0, [r0, #0]
 8009950:	9301      	str	r3, [sp, #4]
 8009952:	f000 fc59 	bl	800a208 <_vfiprintf_r>
 8009956:	b002      	add	sp, #8
 8009958:	f85d eb04 	ldr.w	lr, [sp], #4
 800995c:	b003      	add	sp, #12
 800995e:	4770      	bx	lr
 8009960:	20000118 	.word	0x20000118

08009964 <_lseek_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4d07      	ldr	r5, [pc, #28]	; (8009984 <_lseek_r+0x20>)
 8009968:	4604      	mov	r4, r0
 800996a:	4608      	mov	r0, r1
 800996c:	4611      	mov	r1, r2
 800996e:	2200      	movs	r2, #0
 8009970:	602a      	str	r2, [r5, #0]
 8009972:	461a      	mov	r2, r3
 8009974:	f7fa fb52 	bl	800401c <_lseek>
 8009978:	1c43      	adds	r3, r0, #1
 800997a:	d102      	bne.n	8009982 <_lseek_r+0x1e>
 800997c:	682b      	ldr	r3, [r5, #0]
 800997e:	b103      	cbz	r3, 8009982 <_lseek_r+0x1e>
 8009980:	6023      	str	r3, [r4, #0]
 8009982:	bd38      	pop	{r3, r4, r5, pc}
 8009984:	200008a0 	.word	0x200008a0

08009988 <malloc>:
 8009988:	4b02      	ldr	r3, [pc, #8]	; (8009994 <malloc+0xc>)
 800998a:	4601      	mov	r1, r0
 800998c:	6818      	ldr	r0, [r3, #0]
 800998e:	f000 b86f 	b.w	8009a70 <_malloc_r>
 8009992:	bf00      	nop
 8009994:	20000118 	.word	0x20000118

08009998 <_free_r>:
 8009998:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800999a:	2900      	cmp	r1, #0
 800999c:	d044      	beq.n	8009a28 <_free_r+0x90>
 800999e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099a2:	9001      	str	r0, [sp, #4]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	f1a1 0404 	sub.w	r4, r1, #4
 80099aa:	bfb8      	it	lt
 80099ac:	18e4      	addlt	r4, r4, r3
 80099ae:	f001 fcdd 	bl	800b36c <__malloc_lock>
 80099b2:	4a1e      	ldr	r2, [pc, #120]	; (8009a2c <_free_r+0x94>)
 80099b4:	9801      	ldr	r0, [sp, #4]
 80099b6:	6813      	ldr	r3, [r2, #0]
 80099b8:	b933      	cbnz	r3, 80099c8 <_free_r+0x30>
 80099ba:	6063      	str	r3, [r4, #4]
 80099bc:	6014      	str	r4, [r2, #0]
 80099be:	b003      	add	sp, #12
 80099c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80099c4:	f001 bcd8 	b.w	800b378 <__malloc_unlock>
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	d908      	bls.n	80099de <_free_r+0x46>
 80099cc:	6825      	ldr	r5, [r4, #0]
 80099ce:	1961      	adds	r1, r4, r5
 80099d0:	428b      	cmp	r3, r1
 80099d2:	bf01      	itttt	eq
 80099d4:	6819      	ldreq	r1, [r3, #0]
 80099d6:	685b      	ldreq	r3, [r3, #4]
 80099d8:	1949      	addeq	r1, r1, r5
 80099da:	6021      	streq	r1, [r4, #0]
 80099dc:	e7ed      	b.n	80099ba <_free_r+0x22>
 80099de:	461a      	mov	r2, r3
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	b10b      	cbz	r3, 80099e8 <_free_r+0x50>
 80099e4:	42a3      	cmp	r3, r4
 80099e6:	d9fa      	bls.n	80099de <_free_r+0x46>
 80099e8:	6811      	ldr	r1, [r2, #0]
 80099ea:	1855      	adds	r5, r2, r1
 80099ec:	42a5      	cmp	r5, r4
 80099ee:	d10b      	bne.n	8009a08 <_free_r+0x70>
 80099f0:	6824      	ldr	r4, [r4, #0]
 80099f2:	4421      	add	r1, r4
 80099f4:	1854      	adds	r4, r2, r1
 80099f6:	42a3      	cmp	r3, r4
 80099f8:	6011      	str	r1, [r2, #0]
 80099fa:	d1e0      	bne.n	80099be <_free_r+0x26>
 80099fc:	681c      	ldr	r4, [r3, #0]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	6053      	str	r3, [r2, #4]
 8009a02:	4421      	add	r1, r4
 8009a04:	6011      	str	r1, [r2, #0]
 8009a06:	e7da      	b.n	80099be <_free_r+0x26>
 8009a08:	d902      	bls.n	8009a10 <_free_r+0x78>
 8009a0a:	230c      	movs	r3, #12
 8009a0c:	6003      	str	r3, [r0, #0]
 8009a0e:	e7d6      	b.n	80099be <_free_r+0x26>
 8009a10:	6825      	ldr	r5, [r4, #0]
 8009a12:	1961      	adds	r1, r4, r5
 8009a14:	428b      	cmp	r3, r1
 8009a16:	bf04      	itt	eq
 8009a18:	6819      	ldreq	r1, [r3, #0]
 8009a1a:	685b      	ldreq	r3, [r3, #4]
 8009a1c:	6063      	str	r3, [r4, #4]
 8009a1e:	bf04      	itt	eq
 8009a20:	1949      	addeq	r1, r1, r5
 8009a22:	6021      	streq	r1, [r4, #0]
 8009a24:	6054      	str	r4, [r2, #4]
 8009a26:	e7ca      	b.n	80099be <_free_r+0x26>
 8009a28:	b003      	add	sp, #12
 8009a2a:	bd30      	pop	{r4, r5, pc}
 8009a2c:	20000898 	.word	0x20000898

08009a30 <sbrk_aligned>:
 8009a30:	b570      	push	{r4, r5, r6, lr}
 8009a32:	4e0e      	ldr	r6, [pc, #56]	; (8009a6c <sbrk_aligned+0x3c>)
 8009a34:	460c      	mov	r4, r1
 8009a36:	6831      	ldr	r1, [r6, #0]
 8009a38:	4605      	mov	r5, r0
 8009a3a:	b911      	cbnz	r1, 8009a42 <sbrk_aligned+0x12>
 8009a3c:	f001 f80c 	bl	800aa58 <_sbrk_r>
 8009a40:	6030      	str	r0, [r6, #0]
 8009a42:	4621      	mov	r1, r4
 8009a44:	4628      	mov	r0, r5
 8009a46:	f001 f807 	bl	800aa58 <_sbrk_r>
 8009a4a:	1c43      	adds	r3, r0, #1
 8009a4c:	d00a      	beq.n	8009a64 <sbrk_aligned+0x34>
 8009a4e:	1cc4      	adds	r4, r0, #3
 8009a50:	f024 0403 	bic.w	r4, r4, #3
 8009a54:	42a0      	cmp	r0, r4
 8009a56:	d007      	beq.n	8009a68 <sbrk_aligned+0x38>
 8009a58:	1a21      	subs	r1, r4, r0
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	f000 fffc 	bl	800aa58 <_sbrk_r>
 8009a60:	3001      	adds	r0, #1
 8009a62:	d101      	bne.n	8009a68 <sbrk_aligned+0x38>
 8009a64:	f04f 34ff 	mov.w	r4, #4294967295
 8009a68:	4620      	mov	r0, r4
 8009a6a:	bd70      	pop	{r4, r5, r6, pc}
 8009a6c:	2000089c 	.word	0x2000089c

08009a70 <_malloc_r>:
 8009a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a74:	1ccd      	adds	r5, r1, #3
 8009a76:	f025 0503 	bic.w	r5, r5, #3
 8009a7a:	3508      	adds	r5, #8
 8009a7c:	2d0c      	cmp	r5, #12
 8009a7e:	bf38      	it	cc
 8009a80:	250c      	movcc	r5, #12
 8009a82:	2d00      	cmp	r5, #0
 8009a84:	4607      	mov	r7, r0
 8009a86:	db01      	blt.n	8009a8c <_malloc_r+0x1c>
 8009a88:	42a9      	cmp	r1, r5
 8009a8a:	d905      	bls.n	8009a98 <_malloc_r+0x28>
 8009a8c:	230c      	movs	r3, #12
 8009a8e:	603b      	str	r3, [r7, #0]
 8009a90:	2600      	movs	r6, #0
 8009a92:	4630      	mov	r0, r6
 8009a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a98:	4e2e      	ldr	r6, [pc, #184]	; (8009b54 <_malloc_r+0xe4>)
 8009a9a:	f001 fc67 	bl	800b36c <__malloc_lock>
 8009a9e:	6833      	ldr	r3, [r6, #0]
 8009aa0:	461c      	mov	r4, r3
 8009aa2:	bb34      	cbnz	r4, 8009af2 <_malloc_r+0x82>
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	4638      	mov	r0, r7
 8009aa8:	f7ff ffc2 	bl	8009a30 <sbrk_aligned>
 8009aac:	1c43      	adds	r3, r0, #1
 8009aae:	4604      	mov	r4, r0
 8009ab0:	d14d      	bne.n	8009b4e <_malloc_r+0xde>
 8009ab2:	6834      	ldr	r4, [r6, #0]
 8009ab4:	4626      	mov	r6, r4
 8009ab6:	2e00      	cmp	r6, #0
 8009ab8:	d140      	bne.n	8009b3c <_malloc_r+0xcc>
 8009aba:	6823      	ldr	r3, [r4, #0]
 8009abc:	4631      	mov	r1, r6
 8009abe:	4638      	mov	r0, r7
 8009ac0:	eb04 0803 	add.w	r8, r4, r3
 8009ac4:	f000 ffc8 	bl	800aa58 <_sbrk_r>
 8009ac8:	4580      	cmp	r8, r0
 8009aca:	d13a      	bne.n	8009b42 <_malloc_r+0xd2>
 8009acc:	6821      	ldr	r1, [r4, #0]
 8009ace:	3503      	adds	r5, #3
 8009ad0:	1a6d      	subs	r5, r5, r1
 8009ad2:	f025 0503 	bic.w	r5, r5, #3
 8009ad6:	3508      	adds	r5, #8
 8009ad8:	2d0c      	cmp	r5, #12
 8009ada:	bf38      	it	cc
 8009adc:	250c      	movcc	r5, #12
 8009ade:	4629      	mov	r1, r5
 8009ae0:	4638      	mov	r0, r7
 8009ae2:	f7ff ffa5 	bl	8009a30 <sbrk_aligned>
 8009ae6:	3001      	adds	r0, #1
 8009ae8:	d02b      	beq.n	8009b42 <_malloc_r+0xd2>
 8009aea:	6823      	ldr	r3, [r4, #0]
 8009aec:	442b      	add	r3, r5
 8009aee:	6023      	str	r3, [r4, #0]
 8009af0:	e00e      	b.n	8009b10 <_malloc_r+0xa0>
 8009af2:	6822      	ldr	r2, [r4, #0]
 8009af4:	1b52      	subs	r2, r2, r5
 8009af6:	d41e      	bmi.n	8009b36 <_malloc_r+0xc6>
 8009af8:	2a0b      	cmp	r2, #11
 8009afa:	d916      	bls.n	8009b2a <_malloc_r+0xba>
 8009afc:	1961      	adds	r1, r4, r5
 8009afe:	42a3      	cmp	r3, r4
 8009b00:	6025      	str	r5, [r4, #0]
 8009b02:	bf18      	it	ne
 8009b04:	6059      	strne	r1, [r3, #4]
 8009b06:	6863      	ldr	r3, [r4, #4]
 8009b08:	bf08      	it	eq
 8009b0a:	6031      	streq	r1, [r6, #0]
 8009b0c:	5162      	str	r2, [r4, r5]
 8009b0e:	604b      	str	r3, [r1, #4]
 8009b10:	4638      	mov	r0, r7
 8009b12:	f104 060b 	add.w	r6, r4, #11
 8009b16:	f001 fc2f 	bl	800b378 <__malloc_unlock>
 8009b1a:	f026 0607 	bic.w	r6, r6, #7
 8009b1e:	1d23      	adds	r3, r4, #4
 8009b20:	1af2      	subs	r2, r6, r3
 8009b22:	d0b6      	beq.n	8009a92 <_malloc_r+0x22>
 8009b24:	1b9b      	subs	r3, r3, r6
 8009b26:	50a3      	str	r3, [r4, r2]
 8009b28:	e7b3      	b.n	8009a92 <_malloc_r+0x22>
 8009b2a:	6862      	ldr	r2, [r4, #4]
 8009b2c:	42a3      	cmp	r3, r4
 8009b2e:	bf0c      	ite	eq
 8009b30:	6032      	streq	r2, [r6, #0]
 8009b32:	605a      	strne	r2, [r3, #4]
 8009b34:	e7ec      	b.n	8009b10 <_malloc_r+0xa0>
 8009b36:	4623      	mov	r3, r4
 8009b38:	6864      	ldr	r4, [r4, #4]
 8009b3a:	e7b2      	b.n	8009aa2 <_malloc_r+0x32>
 8009b3c:	4634      	mov	r4, r6
 8009b3e:	6876      	ldr	r6, [r6, #4]
 8009b40:	e7b9      	b.n	8009ab6 <_malloc_r+0x46>
 8009b42:	230c      	movs	r3, #12
 8009b44:	603b      	str	r3, [r7, #0]
 8009b46:	4638      	mov	r0, r7
 8009b48:	f001 fc16 	bl	800b378 <__malloc_unlock>
 8009b4c:	e7a1      	b.n	8009a92 <_malloc_r+0x22>
 8009b4e:	6025      	str	r5, [r4, #0]
 8009b50:	e7de      	b.n	8009b10 <_malloc_r+0xa0>
 8009b52:	bf00      	nop
 8009b54:	20000898 	.word	0x20000898

08009b58 <__ssputs_r>:
 8009b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b5c:	688e      	ldr	r6, [r1, #8]
 8009b5e:	429e      	cmp	r6, r3
 8009b60:	4682      	mov	sl, r0
 8009b62:	460c      	mov	r4, r1
 8009b64:	4690      	mov	r8, r2
 8009b66:	461f      	mov	r7, r3
 8009b68:	d838      	bhi.n	8009bdc <__ssputs_r+0x84>
 8009b6a:	898a      	ldrh	r2, [r1, #12]
 8009b6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b70:	d032      	beq.n	8009bd8 <__ssputs_r+0x80>
 8009b72:	6825      	ldr	r5, [r4, #0]
 8009b74:	6909      	ldr	r1, [r1, #16]
 8009b76:	eba5 0901 	sub.w	r9, r5, r1
 8009b7a:	6965      	ldr	r5, [r4, #20]
 8009b7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b84:	3301      	adds	r3, #1
 8009b86:	444b      	add	r3, r9
 8009b88:	106d      	asrs	r5, r5, #1
 8009b8a:	429d      	cmp	r5, r3
 8009b8c:	bf38      	it	cc
 8009b8e:	461d      	movcc	r5, r3
 8009b90:	0553      	lsls	r3, r2, #21
 8009b92:	d531      	bpl.n	8009bf8 <__ssputs_r+0xa0>
 8009b94:	4629      	mov	r1, r5
 8009b96:	f7ff ff6b 	bl	8009a70 <_malloc_r>
 8009b9a:	4606      	mov	r6, r0
 8009b9c:	b950      	cbnz	r0, 8009bb4 <__ssputs_r+0x5c>
 8009b9e:	230c      	movs	r3, #12
 8009ba0:	f8ca 3000 	str.w	r3, [sl]
 8009ba4:	89a3      	ldrh	r3, [r4, #12]
 8009ba6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009baa:	81a3      	strh	r3, [r4, #12]
 8009bac:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bb4:	6921      	ldr	r1, [r4, #16]
 8009bb6:	464a      	mov	r2, r9
 8009bb8:	f001 fbb0 	bl	800b31c <memcpy>
 8009bbc:	89a3      	ldrh	r3, [r4, #12]
 8009bbe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009bc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bc6:	81a3      	strh	r3, [r4, #12]
 8009bc8:	6126      	str	r6, [r4, #16]
 8009bca:	6165      	str	r5, [r4, #20]
 8009bcc:	444e      	add	r6, r9
 8009bce:	eba5 0509 	sub.w	r5, r5, r9
 8009bd2:	6026      	str	r6, [r4, #0]
 8009bd4:	60a5      	str	r5, [r4, #8]
 8009bd6:	463e      	mov	r6, r7
 8009bd8:	42be      	cmp	r6, r7
 8009bda:	d900      	bls.n	8009bde <__ssputs_r+0x86>
 8009bdc:	463e      	mov	r6, r7
 8009bde:	6820      	ldr	r0, [r4, #0]
 8009be0:	4632      	mov	r2, r6
 8009be2:	4641      	mov	r1, r8
 8009be4:	f001 fba8 	bl	800b338 <memmove>
 8009be8:	68a3      	ldr	r3, [r4, #8]
 8009bea:	1b9b      	subs	r3, r3, r6
 8009bec:	60a3      	str	r3, [r4, #8]
 8009bee:	6823      	ldr	r3, [r4, #0]
 8009bf0:	4433      	add	r3, r6
 8009bf2:	6023      	str	r3, [r4, #0]
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	e7db      	b.n	8009bb0 <__ssputs_r+0x58>
 8009bf8:	462a      	mov	r2, r5
 8009bfa:	f001 fbc3 	bl	800b384 <_realloc_r>
 8009bfe:	4606      	mov	r6, r0
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d1e1      	bne.n	8009bc8 <__ssputs_r+0x70>
 8009c04:	6921      	ldr	r1, [r4, #16]
 8009c06:	4650      	mov	r0, sl
 8009c08:	f7ff fec6 	bl	8009998 <_free_r>
 8009c0c:	e7c7      	b.n	8009b9e <__ssputs_r+0x46>
	...

08009c10 <_svfiprintf_r>:
 8009c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	4698      	mov	r8, r3
 8009c16:	898b      	ldrh	r3, [r1, #12]
 8009c18:	061b      	lsls	r3, r3, #24
 8009c1a:	b09d      	sub	sp, #116	; 0x74
 8009c1c:	4607      	mov	r7, r0
 8009c1e:	460d      	mov	r5, r1
 8009c20:	4614      	mov	r4, r2
 8009c22:	d50e      	bpl.n	8009c42 <_svfiprintf_r+0x32>
 8009c24:	690b      	ldr	r3, [r1, #16]
 8009c26:	b963      	cbnz	r3, 8009c42 <_svfiprintf_r+0x32>
 8009c28:	2140      	movs	r1, #64	; 0x40
 8009c2a:	f7ff ff21 	bl	8009a70 <_malloc_r>
 8009c2e:	6028      	str	r0, [r5, #0]
 8009c30:	6128      	str	r0, [r5, #16]
 8009c32:	b920      	cbnz	r0, 8009c3e <_svfiprintf_r+0x2e>
 8009c34:	230c      	movs	r3, #12
 8009c36:	603b      	str	r3, [r7, #0]
 8009c38:	f04f 30ff 	mov.w	r0, #4294967295
 8009c3c:	e0d1      	b.n	8009de2 <_svfiprintf_r+0x1d2>
 8009c3e:	2340      	movs	r3, #64	; 0x40
 8009c40:	616b      	str	r3, [r5, #20]
 8009c42:	2300      	movs	r3, #0
 8009c44:	9309      	str	r3, [sp, #36]	; 0x24
 8009c46:	2320      	movs	r3, #32
 8009c48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c50:	2330      	movs	r3, #48	; 0x30
 8009c52:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009dfc <_svfiprintf_r+0x1ec>
 8009c56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c5a:	f04f 0901 	mov.w	r9, #1
 8009c5e:	4623      	mov	r3, r4
 8009c60:	469a      	mov	sl, r3
 8009c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c66:	b10a      	cbz	r2, 8009c6c <_svfiprintf_r+0x5c>
 8009c68:	2a25      	cmp	r2, #37	; 0x25
 8009c6a:	d1f9      	bne.n	8009c60 <_svfiprintf_r+0x50>
 8009c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009c70:	d00b      	beq.n	8009c8a <_svfiprintf_r+0x7a>
 8009c72:	465b      	mov	r3, fp
 8009c74:	4622      	mov	r2, r4
 8009c76:	4629      	mov	r1, r5
 8009c78:	4638      	mov	r0, r7
 8009c7a:	f7ff ff6d 	bl	8009b58 <__ssputs_r>
 8009c7e:	3001      	adds	r0, #1
 8009c80:	f000 80aa 	beq.w	8009dd8 <_svfiprintf_r+0x1c8>
 8009c84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c86:	445a      	add	r2, fp
 8009c88:	9209      	str	r2, [sp, #36]	; 0x24
 8009c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f000 80a2 	beq.w	8009dd8 <_svfiprintf_r+0x1c8>
 8009c94:	2300      	movs	r3, #0
 8009c96:	f04f 32ff 	mov.w	r2, #4294967295
 8009c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c9e:	f10a 0a01 	add.w	sl, sl, #1
 8009ca2:	9304      	str	r3, [sp, #16]
 8009ca4:	9307      	str	r3, [sp, #28]
 8009ca6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009caa:	931a      	str	r3, [sp, #104]	; 0x68
 8009cac:	4654      	mov	r4, sl
 8009cae:	2205      	movs	r2, #5
 8009cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cb4:	4851      	ldr	r0, [pc, #324]	; (8009dfc <_svfiprintf_r+0x1ec>)
 8009cb6:	f7f6 fa93 	bl	80001e0 <memchr>
 8009cba:	9a04      	ldr	r2, [sp, #16]
 8009cbc:	b9d8      	cbnz	r0, 8009cf6 <_svfiprintf_r+0xe6>
 8009cbe:	06d0      	lsls	r0, r2, #27
 8009cc0:	bf44      	itt	mi
 8009cc2:	2320      	movmi	r3, #32
 8009cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cc8:	0711      	lsls	r1, r2, #28
 8009cca:	bf44      	itt	mi
 8009ccc:	232b      	movmi	r3, #43	; 0x2b
 8009cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd6:	2b2a      	cmp	r3, #42	; 0x2a
 8009cd8:	d015      	beq.n	8009d06 <_svfiprintf_r+0xf6>
 8009cda:	9a07      	ldr	r2, [sp, #28]
 8009cdc:	4654      	mov	r4, sl
 8009cde:	2000      	movs	r0, #0
 8009ce0:	f04f 0c0a 	mov.w	ip, #10
 8009ce4:	4621      	mov	r1, r4
 8009ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cea:	3b30      	subs	r3, #48	; 0x30
 8009cec:	2b09      	cmp	r3, #9
 8009cee:	d94e      	bls.n	8009d8e <_svfiprintf_r+0x17e>
 8009cf0:	b1b0      	cbz	r0, 8009d20 <_svfiprintf_r+0x110>
 8009cf2:	9207      	str	r2, [sp, #28]
 8009cf4:	e014      	b.n	8009d20 <_svfiprintf_r+0x110>
 8009cf6:	eba0 0308 	sub.w	r3, r0, r8
 8009cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	9304      	str	r3, [sp, #16]
 8009d02:	46a2      	mov	sl, r4
 8009d04:	e7d2      	b.n	8009cac <_svfiprintf_r+0x9c>
 8009d06:	9b03      	ldr	r3, [sp, #12]
 8009d08:	1d19      	adds	r1, r3, #4
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	9103      	str	r1, [sp, #12]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	bfbb      	ittet	lt
 8009d12:	425b      	neglt	r3, r3
 8009d14:	f042 0202 	orrlt.w	r2, r2, #2
 8009d18:	9307      	strge	r3, [sp, #28]
 8009d1a:	9307      	strlt	r3, [sp, #28]
 8009d1c:	bfb8      	it	lt
 8009d1e:	9204      	strlt	r2, [sp, #16]
 8009d20:	7823      	ldrb	r3, [r4, #0]
 8009d22:	2b2e      	cmp	r3, #46	; 0x2e
 8009d24:	d10c      	bne.n	8009d40 <_svfiprintf_r+0x130>
 8009d26:	7863      	ldrb	r3, [r4, #1]
 8009d28:	2b2a      	cmp	r3, #42	; 0x2a
 8009d2a:	d135      	bne.n	8009d98 <_svfiprintf_r+0x188>
 8009d2c:	9b03      	ldr	r3, [sp, #12]
 8009d2e:	1d1a      	adds	r2, r3, #4
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	9203      	str	r2, [sp, #12]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	bfb8      	it	lt
 8009d38:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d3c:	3402      	adds	r4, #2
 8009d3e:	9305      	str	r3, [sp, #20]
 8009d40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009e0c <_svfiprintf_r+0x1fc>
 8009d44:	7821      	ldrb	r1, [r4, #0]
 8009d46:	2203      	movs	r2, #3
 8009d48:	4650      	mov	r0, sl
 8009d4a:	f7f6 fa49 	bl	80001e0 <memchr>
 8009d4e:	b140      	cbz	r0, 8009d62 <_svfiprintf_r+0x152>
 8009d50:	2340      	movs	r3, #64	; 0x40
 8009d52:	eba0 000a 	sub.w	r0, r0, sl
 8009d56:	fa03 f000 	lsl.w	r0, r3, r0
 8009d5a:	9b04      	ldr	r3, [sp, #16]
 8009d5c:	4303      	orrs	r3, r0
 8009d5e:	3401      	adds	r4, #1
 8009d60:	9304      	str	r3, [sp, #16]
 8009d62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d66:	4826      	ldr	r0, [pc, #152]	; (8009e00 <_svfiprintf_r+0x1f0>)
 8009d68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d6c:	2206      	movs	r2, #6
 8009d6e:	f7f6 fa37 	bl	80001e0 <memchr>
 8009d72:	2800      	cmp	r0, #0
 8009d74:	d038      	beq.n	8009de8 <_svfiprintf_r+0x1d8>
 8009d76:	4b23      	ldr	r3, [pc, #140]	; (8009e04 <_svfiprintf_r+0x1f4>)
 8009d78:	bb1b      	cbnz	r3, 8009dc2 <_svfiprintf_r+0x1b2>
 8009d7a:	9b03      	ldr	r3, [sp, #12]
 8009d7c:	3307      	adds	r3, #7
 8009d7e:	f023 0307 	bic.w	r3, r3, #7
 8009d82:	3308      	adds	r3, #8
 8009d84:	9303      	str	r3, [sp, #12]
 8009d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d88:	4433      	add	r3, r6
 8009d8a:	9309      	str	r3, [sp, #36]	; 0x24
 8009d8c:	e767      	b.n	8009c5e <_svfiprintf_r+0x4e>
 8009d8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d92:	460c      	mov	r4, r1
 8009d94:	2001      	movs	r0, #1
 8009d96:	e7a5      	b.n	8009ce4 <_svfiprintf_r+0xd4>
 8009d98:	2300      	movs	r3, #0
 8009d9a:	3401      	adds	r4, #1
 8009d9c:	9305      	str	r3, [sp, #20]
 8009d9e:	4619      	mov	r1, r3
 8009da0:	f04f 0c0a 	mov.w	ip, #10
 8009da4:	4620      	mov	r0, r4
 8009da6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009daa:	3a30      	subs	r2, #48	; 0x30
 8009dac:	2a09      	cmp	r2, #9
 8009dae:	d903      	bls.n	8009db8 <_svfiprintf_r+0x1a8>
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d0c5      	beq.n	8009d40 <_svfiprintf_r+0x130>
 8009db4:	9105      	str	r1, [sp, #20]
 8009db6:	e7c3      	b.n	8009d40 <_svfiprintf_r+0x130>
 8009db8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dbc:	4604      	mov	r4, r0
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	e7f0      	b.n	8009da4 <_svfiprintf_r+0x194>
 8009dc2:	ab03      	add	r3, sp, #12
 8009dc4:	9300      	str	r3, [sp, #0]
 8009dc6:	462a      	mov	r2, r5
 8009dc8:	4b0f      	ldr	r3, [pc, #60]	; (8009e08 <_svfiprintf_r+0x1f8>)
 8009dca:	a904      	add	r1, sp, #16
 8009dcc:	4638      	mov	r0, r7
 8009dce:	f3af 8000 	nop.w
 8009dd2:	1c42      	adds	r2, r0, #1
 8009dd4:	4606      	mov	r6, r0
 8009dd6:	d1d6      	bne.n	8009d86 <_svfiprintf_r+0x176>
 8009dd8:	89ab      	ldrh	r3, [r5, #12]
 8009dda:	065b      	lsls	r3, r3, #25
 8009ddc:	f53f af2c 	bmi.w	8009c38 <_svfiprintf_r+0x28>
 8009de0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009de2:	b01d      	add	sp, #116	; 0x74
 8009de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de8:	ab03      	add	r3, sp, #12
 8009dea:	9300      	str	r3, [sp, #0]
 8009dec:	462a      	mov	r2, r5
 8009dee:	4b06      	ldr	r3, [pc, #24]	; (8009e08 <_svfiprintf_r+0x1f8>)
 8009df0:	a904      	add	r1, sp, #16
 8009df2:	4638      	mov	r0, r7
 8009df4:	f000 fba6 	bl	800a544 <_printf_i>
 8009df8:	e7eb      	b.n	8009dd2 <_svfiprintf_r+0x1c2>
 8009dfa:	bf00      	nop
 8009dfc:	0800b872 	.word	0x0800b872
 8009e00:	0800b87c 	.word	0x0800b87c
 8009e04:	00000000 	.word	0x00000000
 8009e08:	08009b59 	.word	0x08009b59
 8009e0c:	0800b878 	.word	0x0800b878

08009e10 <_sungetc_r>:
 8009e10:	b538      	push	{r3, r4, r5, lr}
 8009e12:	1c4b      	adds	r3, r1, #1
 8009e14:	4614      	mov	r4, r2
 8009e16:	d103      	bne.n	8009e20 <_sungetc_r+0x10>
 8009e18:	f04f 35ff 	mov.w	r5, #4294967295
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	bd38      	pop	{r3, r4, r5, pc}
 8009e20:	8993      	ldrh	r3, [r2, #12]
 8009e22:	f023 0320 	bic.w	r3, r3, #32
 8009e26:	8193      	strh	r3, [r2, #12]
 8009e28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e2a:	6852      	ldr	r2, [r2, #4]
 8009e2c:	b2cd      	uxtb	r5, r1
 8009e2e:	b18b      	cbz	r3, 8009e54 <_sungetc_r+0x44>
 8009e30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009e32:	4293      	cmp	r3, r2
 8009e34:	dd08      	ble.n	8009e48 <_sungetc_r+0x38>
 8009e36:	6823      	ldr	r3, [r4, #0]
 8009e38:	1e5a      	subs	r2, r3, #1
 8009e3a:	6022      	str	r2, [r4, #0]
 8009e3c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009e40:	6863      	ldr	r3, [r4, #4]
 8009e42:	3301      	adds	r3, #1
 8009e44:	6063      	str	r3, [r4, #4]
 8009e46:	e7e9      	b.n	8009e1c <_sungetc_r+0xc>
 8009e48:	4621      	mov	r1, r4
 8009e4a:	f000 ff45 	bl	800acd8 <__submore>
 8009e4e:	2800      	cmp	r0, #0
 8009e50:	d0f1      	beq.n	8009e36 <_sungetc_r+0x26>
 8009e52:	e7e1      	b.n	8009e18 <_sungetc_r+0x8>
 8009e54:	6921      	ldr	r1, [r4, #16]
 8009e56:	6823      	ldr	r3, [r4, #0]
 8009e58:	b151      	cbz	r1, 8009e70 <_sungetc_r+0x60>
 8009e5a:	4299      	cmp	r1, r3
 8009e5c:	d208      	bcs.n	8009e70 <_sungetc_r+0x60>
 8009e5e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009e62:	42a9      	cmp	r1, r5
 8009e64:	d104      	bne.n	8009e70 <_sungetc_r+0x60>
 8009e66:	3b01      	subs	r3, #1
 8009e68:	3201      	adds	r2, #1
 8009e6a:	6023      	str	r3, [r4, #0]
 8009e6c:	6062      	str	r2, [r4, #4]
 8009e6e:	e7d5      	b.n	8009e1c <_sungetc_r+0xc>
 8009e70:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009e74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e78:	6363      	str	r3, [r4, #52]	; 0x34
 8009e7a:	2303      	movs	r3, #3
 8009e7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8009e7e:	4623      	mov	r3, r4
 8009e80:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009e84:	6023      	str	r3, [r4, #0]
 8009e86:	2301      	movs	r3, #1
 8009e88:	e7dc      	b.n	8009e44 <_sungetc_r+0x34>

08009e8a <__ssrefill_r>:
 8009e8a:	b510      	push	{r4, lr}
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009e90:	b169      	cbz	r1, 8009eae <__ssrefill_r+0x24>
 8009e92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e96:	4299      	cmp	r1, r3
 8009e98:	d001      	beq.n	8009e9e <__ssrefill_r+0x14>
 8009e9a:	f7ff fd7d 	bl	8009998 <_free_r>
 8009e9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009ea0:	6063      	str	r3, [r4, #4]
 8009ea2:	2000      	movs	r0, #0
 8009ea4:	6360      	str	r0, [r4, #52]	; 0x34
 8009ea6:	b113      	cbz	r3, 8009eae <__ssrefill_r+0x24>
 8009ea8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009eaa:	6023      	str	r3, [r4, #0]
 8009eac:	bd10      	pop	{r4, pc}
 8009eae:	6923      	ldr	r3, [r4, #16]
 8009eb0:	6023      	str	r3, [r4, #0]
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	6063      	str	r3, [r4, #4]
 8009eb6:	89a3      	ldrh	r3, [r4, #12]
 8009eb8:	f043 0320 	orr.w	r3, r3, #32
 8009ebc:	81a3      	strh	r3, [r4, #12]
 8009ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec2:	e7f3      	b.n	8009eac <__ssrefill_r+0x22>

08009ec4 <__ssvfiscanf_r>:
 8009ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec8:	460c      	mov	r4, r1
 8009eca:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009ece:	2100      	movs	r1, #0
 8009ed0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009ed4:	49a6      	ldr	r1, [pc, #664]	; (800a170 <__ssvfiscanf_r+0x2ac>)
 8009ed6:	91a0      	str	r1, [sp, #640]	; 0x280
 8009ed8:	f10d 0804 	add.w	r8, sp, #4
 8009edc:	49a5      	ldr	r1, [pc, #660]	; (800a174 <__ssvfiscanf_r+0x2b0>)
 8009ede:	4fa6      	ldr	r7, [pc, #664]	; (800a178 <__ssvfiscanf_r+0x2b4>)
 8009ee0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a17c <__ssvfiscanf_r+0x2b8>
 8009ee4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009ee8:	4606      	mov	r6, r0
 8009eea:	91a1      	str	r1, [sp, #644]	; 0x284
 8009eec:	9300      	str	r3, [sp, #0]
 8009eee:	7813      	ldrb	r3, [r2, #0]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f000 815a 	beq.w	800a1aa <__ssvfiscanf_r+0x2e6>
 8009ef6:	5dd9      	ldrb	r1, [r3, r7]
 8009ef8:	f011 0108 	ands.w	r1, r1, #8
 8009efc:	f102 0501 	add.w	r5, r2, #1
 8009f00:	d019      	beq.n	8009f36 <__ssvfiscanf_r+0x72>
 8009f02:	6863      	ldr	r3, [r4, #4]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	dd0f      	ble.n	8009f28 <__ssvfiscanf_r+0x64>
 8009f08:	6823      	ldr	r3, [r4, #0]
 8009f0a:	781a      	ldrb	r2, [r3, #0]
 8009f0c:	5cba      	ldrb	r2, [r7, r2]
 8009f0e:	0712      	lsls	r2, r2, #28
 8009f10:	d401      	bmi.n	8009f16 <__ssvfiscanf_r+0x52>
 8009f12:	462a      	mov	r2, r5
 8009f14:	e7eb      	b.n	8009eee <__ssvfiscanf_r+0x2a>
 8009f16:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009f18:	3201      	adds	r2, #1
 8009f1a:	9245      	str	r2, [sp, #276]	; 0x114
 8009f1c:	6862      	ldr	r2, [r4, #4]
 8009f1e:	3301      	adds	r3, #1
 8009f20:	3a01      	subs	r2, #1
 8009f22:	6062      	str	r2, [r4, #4]
 8009f24:	6023      	str	r3, [r4, #0]
 8009f26:	e7ec      	b.n	8009f02 <__ssvfiscanf_r+0x3e>
 8009f28:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009f2a:	4621      	mov	r1, r4
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	4798      	blx	r3
 8009f30:	2800      	cmp	r0, #0
 8009f32:	d0e9      	beq.n	8009f08 <__ssvfiscanf_r+0x44>
 8009f34:	e7ed      	b.n	8009f12 <__ssvfiscanf_r+0x4e>
 8009f36:	2b25      	cmp	r3, #37	; 0x25
 8009f38:	d012      	beq.n	8009f60 <__ssvfiscanf_r+0x9c>
 8009f3a:	469a      	mov	sl, r3
 8009f3c:	6863      	ldr	r3, [r4, #4]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f340 8091 	ble.w	800a066 <__ssvfiscanf_r+0x1a2>
 8009f44:	6822      	ldr	r2, [r4, #0]
 8009f46:	7813      	ldrb	r3, [r2, #0]
 8009f48:	4553      	cmp	r3, sl
 8009f4a:	f040 812e 	bne.w	800a1aa <__ssvfiscanf_r+0x2e6>
 8009f4e:	6863      	ldr	r3, [r4, #4]
 8009f50:	3b01      	subs	r3, #1
 8009f52:	6063      	str	r3, [r4, #4]
 8009f54:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009f56:	3201      	adds	r2, #1
 8009f58:	3301      	adds	r3, #1
 8009f5a:	6022      	str	r2, [r4, #0]
 8009f5c:	9345      	str	r3, [sp, #276]	; 0x114
 8009f5e:	e7d8      	b.n	8009f12 <__ssvfiscanf_r+0x4e>
 8009f60:	9141      	str	r1, [sp, #260]	; 0x104
 8009f62:	9143      	str	r1, [sp, #268]	; 0x10c
 8009f64:	7853      	ldrb	r3, [r2, #1]
 8009f66:	2b2a      	cmp	r3, #42	; 0x2a
 8009f68:	bf02      	ittt	eq
 8009f6a:	2310      	moveq	r3, #16
 8009f6c:	1c95      	addeq	r5, r2, #2
 8009f6e:	9341      	streq	r3, [sp, #260]	; 0x104
 8009f70:	220a      	movs	r2, #10
 8009f72:	46aa      	mov	sl, r5
 8009f74:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009f78:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009f7c:	2b09      	cmp	r3, #9
 8009f7e:	d91d      	bls.n	8009fbc <__ssvfiscanf_r+0xf8>
 8009f80:	487e      	ldr	r0, [pc, #504]	; (800a17c <__ssvfiscanf_r+0x2b8>)
 8009f82:	2203      	movs	r2, #3
 8009f84:	f7f6 f92c 	bl	80001e0 <memchr>
 8009f88:	b140      	cbz	r0, 8009f9c <__ssvfiscanf_r+0xd8>
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	eba0 0009 	sub.w	r0, r0, r9
 8009f90:	fa03 f000 	lsl.w	r0, r3, r0
 8009f94:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009f96:	4318      	orrs	r0, r3
 8009f98:	9041      	str	r0, [sp, #260]	; 0x104
 8009f9a:	4655      	mov	r5, sl
 8009f9c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009fa0:	2b78      	cmp	r3, #120	; 0x78
 8009fa2:	d806      	bhi.n	8009fb2 <__ssvfiscanf_r+0xee>
 8009fa4:	2b57      	cmp	r3, #87	; 0x57
 8009fa6:	d810      	bhi.n	8009fca <__ssvfiscanf_r+0x106>
 8009fa8:	2b25      	cmp	r3, #37	; 0x25
 8009faa:	d0c6      	beq.n	8009f3a <__ssvfiscanf_r+0x76>
 8009fac:	d856      	bhi.n	800a05c <__ssvfiscanf_r+0x198>
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d064      	beq.n	800a07c <__ssvfiscanf_r+0x1b8>
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	9347      	str	r3, [sp, #284]	; 0x11c
 8009fb6:	230a      	movs	r3, #10
 8009fb8:	9342      	str	r3, [sp, #264]	; 0x108
 8009fba:	e071      	b.n	800a0a0 <__ssvfiscanf_r+0x1dc>
 8009fbc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009fbe:	fb02 1103 	mla	r1, r2, r3, r1
 8009fc2:	3930      	subs	r1, #48	; 0x30
 8009fc4:	9143      	str	r1, [sp, #268]	; 0x10c
 8009fc6:	4655      	mov	r5, sl
 8009fc8:	e7d3      	b.n	8009f72 <__ssvfiscanf_r+0xae>
 8009fca:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009fce:	2a20      	cmp	r2, #32
 8009fd0:	d8ef      	bhi.n	8009fb2 <__ssvfiscanf_r+0xee>
 8009fd2:	a101      	add	r1, pc, #4	; (adr r1, 8009fd8 <__ssvfiscanf_r+0x114>)
 8009fd4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009fd8:	0800a08b 	.word	0x0800a08b
 8009fdc:	08009fb3 	.word	0x08009fb3
 8009fe0:	08009fb3 	.word	0x08009fb3
 8009fe4:	0800a0e9 	.word	0x0800a0e9
 8009fe8:	08009fb3 	.word	0x08009fb3
 8009fec:	08009fb3 	.word	0x08009fb3
 8009ff0:	08009fb3 	.word	0x08009fb3
 8009ff4:	08009fb3 	.word	0x08009fb3
 8009ff8:	08009fb3 	.word	0x08009fb3
 8009ffc:	08009fb3 	.word	0x08009fb3
 800a000:	08009fb3 	.word	0x08009fb3
 800a004:	0800a0ff 	.word	0x0800a0ff
 800a008:	0800a0d5 	.word	0x0800a0d5
 800a00c:	0800a063 	.word	0x0800a063
 800a010:	0800a063 	.word	0x0800a063
 800a014:	0800a063 	.word	0x0800a063
 800a018:	08009fb3 	.word	0x08009fb3
 800a01c:	0800a0d9 	.word	0x0800a0d9
 800a020:	08009fb3 	.word	0x08009fb3
 800a024:	08009fb3 	.word	0x08009fb3
 800a028:	08009fb3 	.word	0x08009fb3
 800a02c:	08009fb3 	.word	0x08009fb3
 800a030:	0800a10f 	.word	0x0800a10f
 800a034:	0800a0e1 	.word	0x0800a0e1
 800a038:	0800a083 	.word	0x0800a083
 800a03c:	08009fb3 	.word	0x08009fb3
 800a040:	08009fb3 	.word	0x08009fb3
 800a044:	0800a10b 	.word	0x0800a10b
 800a048:	08009fb3 	.word	0x08009fb3
 800a04c:	0800a0d5 	.word	0x0800a0d5
 800a050:	08009fb3 	.word	0x08009fb3
 800a054:	08009fb3 	.word	0x08009fb3
 800a058:	0800a08b 	.word	0x0800a08b
 800a05c:	3b45      	subs	r3, #69	; 0x45
 800a05e:	2b02      	cmp	r3, #2
 800a060:	d8a7      	bhi.n	8009fb2 <__ssvfiscanf_r+0xee>
 800a062:	2305      	movs	r3, #5
 800a064:	e01b      	b.n	800a09e <__ssvfiscanf_r+0x1da>
 800a066:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a068:	4621      	mov	r1, r4
 800a06a:	4630      	mov	r0, r6
 800a06c:	4798      	blx	r3
 800a06e:	2800      	cmp	r0, #0
 800a070:	f43f af68 	beq.w	8009f44 <__ssvfiscanf_r+0x80>
 800a074:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a076:	2800      	cmp	r0, #0
 800a078:	f040 808d 	bne.w	800a196 <__ssvfiscanf_r+0x2d2>
 800a07c:	f04f 30ff 	mov.w	r0, #4294967295
 800a080:	e08f      	b.n	800a1a2 <__ssvfiscanf_r+0x2de>
 800a082:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a084:	f042 0220 	orr.w	r2, r2, #32
 800a088:	9241      	str	r2, [sp, #260]	; 0x104
 800a08a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a08c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a090:	9241      	str	r2, [sp, #260]	; 0x104
 800a092:	2210      	movs	r2, #16
 800a094:	2b6f      	cmp	r3, #111	; 0x6f
 800a096:	9242      	str	r2, [sp, #264]	; 0x108
 800a098:	bf34      	ite	cc
 800a09a:	2303      	movcc	r3, #3
 800a09c:	2304      	movcs	r3, #4
 800a09e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a0a0:	6863      	ldr	r3, [r4, #4]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	dd42      	ble.n	800a12c <__ssvfiscanf_r+0x268>
 800a0a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a0a8:	0659      	lsls	r1, r3, #25
 800a0aa:	d404      	bmi.n	800a0b6 <__ssvfiscanf_r+0x1f2>
 800a0ac:	6823      	ldr	r3, [r4, #0]
 800a0ae:	781a      	ldrb	r2, [r3, #0]
 800a0b0:	5cba      	ldrb	r2, [r7, r2]
 800a0b2:	0712      	lsls	r2, r2, #28
 800a0b4:	d441      	bmi.n	800a13a <__ssvfiscanf_r+0x276>
 800a0b6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a0b8:	2b02      	cmp	r3, #2
 800a0ba:	dc50      	bgt.n	800a15e <__ssvfiscanf_r+0x29a>
 800a0bc:	466b      	mov	r3, sp
 800a0be:	4622      	mov	r2, r4
 800a0c0:	a941      	add	r1, sp, #260	; 0x104
 800a0c2:	4630      	mov	r0, r6
 800a0c4:	f000 fb64 	bl	800a790 <_scanf_chars>
 800a0c8:	2801      	cmp	r0, #1
 800a0ca:	d06e      	beq.n	800a1aa <__ssvfiscanf_r+0x2e6>
 800a0cc:	2802      	cmp	r0, #2
 800a0ce:	f47f af20 	bne.w	8009f12 <__ssvfiscanf_r+0x4e>
 800a0d2:	e7cf      	b.n	800a074 <__ssvfiscanf_r+0x1b0>
 800a0d4:	220a      	movs	r2, #10
 800a0d6:	e7dd      	b.n	800a094 <__ssvfiscanf_r+0x1d0>
 800a0d8:	2300      	movs	r3, #0
 800a0da:	9342      	str	r3, [sp, #264]	; 0x108
 800a0dc:	2303      	movs	r3, #3
 800a0de:	e7de      	b.n	800a09e <__ssvfiscanf_r+0x1da>
 800a0e0:	2308      	movs	r3, #8
 800a0e2:	9342      	str	r3, [sp, #264]	; 0x108
 800a0e4:	2304      	movs	r3, #4
 800a0e6:	e7da      	b.n	800a09e <__ssvfiscanf_r+0x1da>
 800a0e8:	4629      	mov	r1, r5
 800a0ea:	4640      	mov	r0, r8
 800a0ec:	f000 fcc4 	bl	800aa78 <__sccl>
 800a0f0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a0f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0f6:	9341      	str	r3, [sp, #260]	; 0x104
 800a0f8:	4605      	mov	r5, r0
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	e7cf      	b.n	800a09e <__ssvfiscanf_r+0x1da>
 800a0fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a104:	9341      	str	r3, [sp, #260]	; 0x104
 800a106:	2300      	movs	r3, #0
 800a108:	e7c9      	b.n	800a09e <__ssvfiscanf_r+0x1da>
 800a10a:	2302      	movs	r3, #2
 800a10c:	e7c7      	b.n	800a09e <__ssvfiscanf_r+0x1da>
 800a10e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a110:	06c3      	lsls	r3, r0, #27
 800a112:	f53f aefe 	bmi.w	8009f12 <__ssvfiscanf_r+0x4e>
 800a116:	9b00      	ldr	r3, [sp, #0]
 800a118:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a11a:	1d19      	adds	r1, r3, #4
 800a11c:	9100      	str	r1, [sp, #0]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f010 0f01 	tst.w	r0, #1
 800a124:	bf14      	ite	ne
 800a126:	801a      	strhne	r2, [r3, #0]
 800a128:	601a      	streq	r2, [r3, #0]
 800a12a:	e6f2      	b.n	8009f12 <__ssvfiscanf_r+0x4e>
 800a12c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a12e:	4621      	mov	r1, r4
 800a130:	4630      	mov	r0, r6
 800a132:	4798      	blx	r3
 800a134:	2800      	cmp	r0, #0
 800a136:	d0b6      	beq.n	800a0a6 <__ssvfiscanf_r+0x1e2>
 800a138:	e79c      	b.n	800a074 <__ssvfiscanf_r+0x1b0>
 800a13a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a13c:	3201      	adds	r2, #1
 800a13e:	9245      	str	r2, [sp, #276]	; 0x114
 800a140:	6862      	ldr	r2, [r4, #4]
 800a142:	3a01      	subs	r2, #1
 800a144:	2a00      	cmp	r2, #0
 800a146:	6062      	str	r2, [r4, #4]
 800a148:	dd02      	ble.n	800a150 <__ssvfiscanf_r+0x28c>
 800a14a:	3301      	adds	r3, #1
 800a14c:	6023      	str	r3, [r4, #0]
 800a14e:	e7ad      	b.n	800a0ac <__ssvfiscanf_r+0x1e8>
 800a150:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a152:	4621      	mov	r1, r4
 800a154:	4630      	mov	r0, r6
 800a156:	4798      	blx	r3
 800a158:	2800      	cmp	r0, #0
 800a15a:	d0a7      	beq.n	800a0ac <__ssvfiscanf_r+0x1e8>
 800a15c:	e78a      	b.n	800a074 <__ssvfiscanf_r+0x1b0>
 800a15e:	2b04      	cmp	r3, #4
 800a160:	dc0e      	bgt.n	800a180 <__ssvfiscanf_r+0x2bc>
 800a162:	466b      	mov	r3, sp
 800a164:	4622      	mov	r2, r4
 800a166:	a941      	add	r1, sp, #260	; 0x104
 800a168:	4630      	mov	r0, r6
 800a16a:	f000 fb6b 	bl	800a844 <_scanf_i>
 800a16e:	e7ab      	b.n	800a0c8 <__ssvfiscanf_r+0x204>
 800a170:	08009e11 	.word	0x08009e11
 800a174:	08009e8b 	.word	0x08009e8b
 800a178:	0800b8c1 	.word	0x0800b8c1
 800a17c:	0800b878 	.word	0x0800b878
 800a180:	4b0b      	ldr	r3, [pc, #44]	; (800a1b0 <__ssvfiscanf_r+0x2ec>)
 800a182:	2b00      	cmp	r3, #0
 800a184:	f43f aec5 	beq.w	8009f12 <__ssvfiscanf_r+0x4e>
 800a188:	466b      	mov	r3, sp
 800a18a:	4622      	mov	r2, r4
 800a18c:	a941      	add	r1, sp, #260	; 0x104
 800a18e:	4630      	mov	r0, r6
 800a190:	f3af 8000 	nop.w
 800a194:	e798      	b.n	800a0c8 <__ssvfiscanf_r+0x204>
 800a196:	89a3      	ldrh	r3, [r4, #12]
 800a198:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a19c:	bf18      	it	ne
 800a19e:	f04f 30ff 	movne.w	r0, #4294967295
 800a1a2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a1a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1aa:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a1ac:	e7f9      	b.n	800a1a2 <__ssvfiscanf_r+0x2de>
 800a1ae:	bf00      	nop
 800a1b0:	00000000 	.word	0x00000000

0800a1b4 <__sfputc_r>:
 800a1b4:	6893      	ldr	r3, [r2, #8]
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	b410      	push	{r4}
 800a1bc:	6093      	str	r3, [r2, #8]
 800a1be:	da08      	bge.n	800a1d2 <__sfputc_r+0x1e>
 800a1c0:	6994      	ldr	r4, [r2, #24]
 800a1c2:	42a3      	cmp	r3, r4
 800a1c4:	db01      	blt.n	800a1ca <__sfputc_r+0x16>
 800a1c6:	290a      	cmp	r1, #10
 800a1c8:	d103      	bne.n	800a1d2 <__sfputc_r+0x1e>
 800a1ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1ce:	f000 bdbd 	b.w	800ad4c <__swbuf_r>
 800a1d2:	6813      	ldr	r3, [r2, #0]
 800a1d4:	1c58      	adds	r0, r3, #1
 800a1d6:	6010      	str	r0, [r2, #0]
 800a1d8:	7019      	strb	r1, [r3, #0]
 800a1da:	4608      	mov	r0, r1
 800a1dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1e0:	4770      	bx	lr

0800a1e2 <__sfputs_r>:
 800a1e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1e4:	4606      	mov	r6, r0
 800a1e6:	460f      	mov	r7, r1
 800a1e8:	4614      	mov	r4, r2
 800a1ea:	18d5      	adds	r5, r2, r3
 800a1ec:	42ac      	cmp	r4, r5
 800a1ee:	d101      	bne.n	800a1f4 <__sfputs_r+0x12>
 800a1f0:	2000      	movs	r0, #0
 800a1f2:	e007      	b.n	800a204 <__sfputs_r+0x22>
 800a1f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f8:	463a      	mov	r2, r7
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	f7ff ffda 	bl	800a1b4 <__sfputc_r>
 800a200:	1c43      	adds	r3, r0, #1
 800a202:	d1f3      	bne.n	800a1ec <__sfputs_r+0xa>
 800a204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a208 <_vfiprintf_r>:
 800a208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a20c:	460d      	mov	r5, r1
 800a20e:	b09d      	sub	sp, #116	; 0x74
 800a210:	4614      	mov	r4, r2
 800a212:	4698      	mov	r8, r3
 800a214:	4606      	mov	r6, r0
 800a216:	b118      	cbz	r0, 800a220 <_vfiprintf_r+0x18>
 800a218:	6983      	ldr	r3, [r0, #24]
 800a21a:	b90b      	cbnz	r3, 800a220 <_vfiprintf_r+0x18>
 800a21c:	f000 ff78 	bl	800b110 <__sinit>
 800a220:	4b89      	ldr	r3, [pc, #548]	; (800a448 <_vfiprintf_r+0x240>)
 800a222:	429d      	cmp	r5, r3
 800a224:	d11b      	bne.n	800a25e <_vfiprintf_r+0x56>
 800a226:	6875      	ldr	r5, [r6, #4]
 800a228:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a22a:	07d9      	lsls	r1, r3, #31
 800a22c:	d405      	bmi.n	800a23a <_vfiprintf_r+0x32>
 800a22e:	89ab      	ldrh	r3, [r5, #12]
 800a230:	059a      	lsls	r2, r3, #22
 800a232:	d402      	bmi.n	800a23a <_vfiprintf_r+0x32>
 800a234:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a236:	f001 f809 	bl	800b24c <__retarget_lock_acquire_recursive>
 800a23a:	89ab      	ldrh	r3, [r5, #12]
 800a23c:	071b      	lsls	r3, r3, #28
 800a23e:	d501      	bpl.n	800a244 <_vfiprintf_r+0x3c>
 800a240:	692b      	ldr	r3, [r5, #16]
 800a242:	b9eb      	cbnz	r3, 800a280 <_vfiprintf_r+0x78>
 800a244:	4629      	mov	r1, r5
 800a246:	4630      	mov	r0, r6
 800a248:	f000 fdd2 	bl	800adf0 <__swsetup_r>
 800a24c:	b1c0      	cbz	r0, 800a280 <_vfiprintf_r+0x78>
 800a24e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a250:	07dc      	lsls	r4, r3, #31
 800a252:	d50e      	bpl.n	800a272 <_vfiprintf_r+0x6a>
 800a254:	f04f 30ff 	mov.w	r0, #4294967295
 800a258:	b01d      	add	sp, #116	; 0x74
 800a25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a25e:	4b7b      	ldr	r3, [pc, #492]	; (800a44c <_vfiprintf_r+0x244>)
 800a260:	429d      	cmp	r5, r3
 800a262:	d101      	bne.n	800a268 <_vfiprintf_r+0x60>
 800a264:	68b5      	ldr	r5, [r6, #8]
 800a266:	e7df      	b.n	800a228 <_vfiprintf_r+0x20>
 800a268:	4b79      	ldr	r3, [pc, #484]	; (800a450 <_vfiprintf_r+0x248>)
 800a26a:	429d      	cmp	r5, r3
 800a26c:	bf08      	it	eq
 800a26e:	68f5      	ldreq	r5, [r6, #12]
 800a270:	e7da      	b.n	800a228 <_vfiprintf_r+0x20>
 800a272:	89ab      	ldrh	r3, [r5, #12]
 800a274:	0598      	lsls	r0, r3, #22
 800a276:	d4ed      	bmi.n	800a254 <_vfiprintf_r+0x4c>
 800a278:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a27a:	f000 ffe8 	bl	800b24e <__retarget_lock_release_recursive>
 800a27e:	e7e9      	b.n	800a254 <_vfiprintf_r+0x4c>
 800a280:	2300      	movs	r3, #0
 800a282:	9309      	str	r3, [sp, #36]	; 0x24
 800a284:	2320      	movs	r3, #32
 800a286:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a28a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a28e:	2330      	movs	r3, #48	; 0x30
 800a290:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a454 <_vfiprintf_r+0x24c>
 800a294:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a298:	f04f 0901 	mov.w	r9, #1
 800a29c:	4623      	mov	r3, r4
 800a29e:	469a      	mov	sl, r3
 800a2a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2a4:	b10a      	cbz	r2, 800a2aa <_vfiprintf_r+0xa2>
 800a2a6:	2a25      	cmp	r2, #37	; 0x25
 800a2a8:	d1f9      	bne.n	800a29e <_vfiprintf_r+0x96>
 800a2aa:	ebba 0b04 	subs.w	fp, sl, r4
 800a2ae:	d00b      	beq.n	800a2c8 <_vfiprintf_r+0xc0>
 800a2b0:	465b      	mov	r3, fp
 800a2b2:	4622      	mov	r2, r4
 800a2b4:	4629      	mov	r1, r5
 800a2b6:	4630      	mov	r0, r6
 800a2b8:	f7ff ff93 	bl	800a1e2 <__sfputs_r>
 800a2bc:	3001      	adds	r0, #1
 800a2be:	f000 80aa 	beq.w	800a416 <_vfiprintf_r+0x20e>
 800a2c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2c4:	445a      	add	r2, fp
 800a2c6:	9209      	str	r2, [sp, #36]	; 0x24
 800a2c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	f000 80a2 	beq.w	800a416 <_vfiprintf_r+0x20e>
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2dc:	f10a 0a01 	add.w	sl, sl, #1
 800a2e0:	9304      	str	r3, [sp, #16]
 800a2e2:	9307      	str	r3, [sp, #28]
 800a2e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2e8:	931a      	str	r3, [sp, #104]	; 0x68
 800a2ea:	4654      	mov	r4, sl
 800a2ec:	2205      	movs	r2, #5
 800a2ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2f2:	4858      	ldr	r0, [pc, #352]	; (800a454 <_vfiprintf_r+0x24c>)
 800a2f4:	f7f5 ff74 	bl	80001e0 <memchr>
 800a2f8:	9a04      	ldr	r2, [sp, #16]
 800a2fa:	b9d8      	cbnz	r0, 800a334 <_vfiprintf_r+0x12c>
 800a2fc:	06d1      	lsls	r1, r2, #27
 800a2fe:	bf44      	itt	mi
 800a300:	2320      	movmi	r3, #32
 800a302:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a306:	0713      	lsls	r3, r2, #28
 800a308:	bf44      	itt	mi
 800a30a:	232b      	movmi	r3, #43	; 0x2b
 800a30c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a310:	f89a 3000 	ldrb.w	r3, [sl]
 800a314:	2b2a      	cmp	r3, #42	; 0x2a
 800a316:	d015      	beq.n	800a344 <_vfiprintf_r+0x13c>
 800a318:	9a07      	ldr	r2, [sp, #28]
 800a31a:	4654      	mov	r4, sl
 800a31c:	2000      	movs	r0, #0
 800a31e:	f04f 0c0a 	mov.w	ip, #10
 800a322:	4621      	mov	r1, r4
 800a324:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a328:	3b30      	subs	r3, #48	; 0x30
 800a32a:	2b09      	cmp	r3, #9
 800a32c:	d94e      	bls.n	800a3cc <_vfiprintf_r+0x1c4>
 800a32e:	b1b0      	cbz	r0, 800a35e <_vfiprintf_r+0x156>
 800a330:	9207      	str	r2, [sp, #28]
 800a332:	e014      	b.n	800a35e <_vfiprintf_r+0x156>
 800a334:	eba0 0308 	sub.w	r3, r0, r8
 800a338:	fa09 f303 	lsl.w	r3, r9, r3
 800a33c:	4313      	orrs	r3, r2
 800a33e:	9304      	str	r3, [sp, #16]
 800a340:	46a2      	mov	sl, r4
 800a342:	e7d2      	b.n	800a2ea <_vfiprintf_r+0xe2>
 800a344:	9b03      	ldr	r3, [sp, #12]
 800a346:	1d19      	adds	r1, r3, #4
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	9103      	str	r1, [sp, #12]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bfbb      	ittet	lt
 800a350:	425b      	neglt	r3, r3
 800a352:	f042 0202 	orrlt.w	r2, r2, #2
 800a356:	9307      	strge	r3, [sp, #28]
 800a358:	9307      	strlt	r3, [sp, #28]
 800a35a:	bfb8      	it	lt
 800a35c:	9204      	strlt	r2, [sp, #16]
 800a35e:	7823      	ldrb	r3, [r4, #0]
 800a360:	2b2e      	cmp	r3, #46	; 0x2e
 800a362:	d10c      	bne.n	800a37e <_vfiprintf_r+0x176>
 800a364:	7863      	ldrb	r3, [r4, #1]
 800a366:	2b2a      	cmp	r3, #42	; 0x2a
 800a368:	d135      	bne.n	800a3d6 <_vfiprintf_r+0x1ce>
 800a36a:	9b03      	ldr	r3, [sp, #12]
 800a36c:	1d1a      	adds	r2, r3, #4
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	9203      	str	r2, [sp, #12]
 800a372:	2b00      	cmp	r3, #0
 800a374:	bfb8      	it	lt
 800a376:	f04f 33ff 	movlt.w	r3, #4294967295
 800a37a:	3402      	adds	r4, #2
 800a37c:	9305      	str	r3, [sp, #20]
 800a37e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a464 <_vfiprintf_r+0x25c>
 800a382:	7821      	ldrb	r1, [r4, #0]
 800a384:	2203      	movs	r2, #3
 800a386:	4650      	mov	r0, sl
 800a388:	f7f5 ff2a 	bl	80001e0 <memchr>
 800a38c:	b140      	cbz	r0, 800a3a0 <_vfiprintf_r+0x198>
 800a38e:	2340      	movs	r3, #64	; 0x40
 800a390:	eba0 000a 	sub.w	r0, r0, sl
 800a394:	fa03 f000 	lsl.w	r0, r3, r0
 800a398:	9b04      	ldr	r3, [sp, #16]
 800a39a:	4303      	orrs	r3, r0
 800a39c:	3401      	adds	r4, #1
 800a39e:	9304      	str	r3, [sp, #16]
 800a3a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a4:	482c      	ldr	r0, [pc, #176]	; (800a458 <_vfiprintf_r+0x250>)
 800a3a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3aa:	2206      	movs	r2, #6
 800a3ac:	f7f5 ff18 	bl	80001e0 <memchr>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d03f      	beq.n	800a434 <_vfiprintf_r+0x22c>
 800a3b4:	4b29      	ldr	r3, [pc, #164]	; (800a45c <_vfiprintf_r+0x254>)
 800a3b6:	bb1b      	cbnz	r3, 800a400 <_vfiprintf_r+0x1f8>
 800a3b8:	9b03      	ldr	r3, [sp, #12]
 800a3ba:	3307      	adds	r3, #7
 800a3bc:	f023 0307 	bic.w	r3, r3, #7
 800a3c0:	3308      	adds	r3, #8
 800a3c2:	9303      	str	r3, [sp, #12]
 800a3c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c6:	443b      	add	r3, r7
 800a3c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a3ca:	e767      	b.n	800a29c <_vfiprintf_r+0x94>
 800a3cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	2001      	movs	r0, #1
 800a3d4:	e7a5      	b.n	800a322 <_vfiprintf_r+0x11a>
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	3401      	adds	r4, #1
 800a3da:	9305      	str	r3, [sp, #20]
 800a3dc:	4619      	mov	r1, r3
 800a3de:	f04f 0c0a 	mov.w	ip, #10
 800a3e2:	4620      	mov	r0, r4
 800a3e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3e8:	3a30      	subs	r2, #48	; 0x30
 800a3ea:	2a09      	cmp	r2, #9
 800a3ec:	d903      	bls.n	800a3f6 <_vfiprintf_r+0x1ee>
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d0c5      	beq.n	800a37e <_vfiprintf_r+0x176>
 800a3f2:	9105      	str	r1, [sp, #20]
 800a3f4:	e7c3      	b.n	800a37e <_vfiprintf_r+0x176>
 800a3f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	e7f0      	b.n	800a3e2 <_vfiprintf_r+0x1da>
 800a400:	ab03      	add	r3, sp, #12
 800a402:	9300      	str	r3, [sp, #0]
 800a404:	462a      	mov	r2, r5
 800a406:	4b16      	ldr	r3, [pc, #88]	; (800a460 <_vfiprintf_r+0x258>)
 800a408:	a904      	add	r1, sp, #16
 800a40a:	4630      	mov	r0, r6
 800a40c:	f3af 8000 	nop.w
 800a410:	4607      	mov	r7, r0
 800a412:	1c78      	adds	r0, r7, #1
 800a414:	d1d6      	bne.n	800a3c4 <_vfiprintf_r+0x1bc>
 800a416:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a418:	07d9      	lsls	r1, r3, #31
 800a41a:	d405      	bmi.n	800a428 <_vfiprintf_r+0x220>
 800a41c:	89ab      	ldrh	r3, [r5, #12]
 800a41e:	059a      	lsls	r2, r3, #22
 800a420:	d402      	bmi.n	800a428 <_vfiprintf_r+0x220>
 800a422:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a424:	f000 ff13 	bl	800b24e <__retarget_lock_release_recursive>
 800a428:	89ab      	ldrh	r3, [r5, #12]
 800a42a:	065b      	lsls	r3, r3, #25
 800a42c:	f53f af12 	bmi.w	800a254 <_vfiprintf_r+0x4c>
 800a430:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a432:	e711      	b.n	800a258 <_vfiprintf_r+0x50>
 800a434:	ab03      	add	r3, sp, #12
 800a436:	9300      	str	r3, [sp, #0]
 800a438:	462a      	mov	r2, r5
 800a43a:	4b09      	ldr	r3, [pc, #36]	; (800a460 <_vfiprintf_r+0x258>)
 800a43c:	a904      	add	r1, sp, #16
 800a43e:	4630      	mov	r0, r6
 800a440:	f000 f880 	bl	800a544 <_printf_i>
 800a444:	e7e4      	b.n	800a410 <_vfiprintf_r+0x208>
 800a446:	bf00      	nop
 800a448:	0800b9e4 	.word	0x0800b9e4
 800a44c:	0800ba04 	.word	0x0800ba04
 800a450:	0800b9c4 	.word	0x0800b9c4
 800a454:	0800b872 	.word	0x0800b872
 800a458:	0800b87c 	.word	0x0800b87c
 800a45c:	00000000 	.word	0x00000000
 800a460:	0800a1e3 	.word	0x0800a1e3
 800a464:	0800b878 	.word	0x0800b878

0800a468 <_printf_common>:
 800a468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a46c:	4616      	mov	r6, r2
 800a46e:	4699      	mov	r9, r3
 800a470:	688a      	ldr	r2, [r1, #8]
 800a472:	690b      	ldr	r3, [r1, #16]
 800a474:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a478:	4293      	cmp	r3, r2
 800a47a:	bfb8      	it	lt
 800a47c:	4613      	movlt	r3, r2
 800a47e:	6033      	str	r3, [r6, #0]
 800a480:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a484:	4607      	mov	r7, r0
 800a486:	460c      	mov	r4, r1
 800a488:	b10a      	cbz	r2, 800a48e <_printf_common+0x26>
 800a48a:	3301      	adds	r3, #1
 800a48c:	6033      	str	r3, [r6, #0]
 800a48e:	6823      	ldr	r3, [r4, #0]
 800a490:	0699      	lsls	r1, r3, #26
 800a492:	bf42      	ittt	mi
 800a494:	6833      	ldrmi	r3, [r6, #0]
 800a496:	3302      	addmi	r3, #2
 800a498:	6033      	strmi	r3, [r6, #0]
 800a49a:	6825      	ldr	r5, [r4, #0]
 800a49c:	f015 0506 	ands.w	r5, r5, #6
 800a4a0:	d106      	bne.n	800a4b0 <_printf_common+0x48>
 800a4a2:	f104 0a19 	add.w	sl, r4, #25
 800a4a6:	68e3      	ldr	r3, [r4, #12]
 800a4a8:	6832      	ldr	r2, [r6, #0]
 800a4aa:	1a9b      	subs	r3, r3, r2
 800a4ac:	42ab      	cmp	r3, r5
 800a4ae:	dc26      	bgt.n	800a4fe <_printf_common+0x96>
 800a4b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a4b4:	1e13      	subs	r3, r2, #0
 800a4b6:	6822      	ldr	r2, [r4, #0]
 800a4b8:	bf18      	it	ne
 800a4ba:	2301      	movne	r3, #1
 800a4bc:	0692      	lsls	r2, r2, #26
 800a4be:	d42b      	bmi.n	800a518 <_printf_common+0xb0>
 800a4c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a4c4:	4649      	mov	r1, r9
 800a4c6:	4638      	mov	r0, r7
 800a4c8:	47c0      	blx	r8
 800a4ca:	3001      	adds	r0, #1
 800a4cc:	d01e      	beq.n	800a50c <_printf_common+0xa4>
 800a4ce:	6823      	ldr	r3, [r4, #0]
 800a4d0:	68e5      	ldr	r5, [r4, #12]
 800a4d2:	6832      	ldr	r2, [r6, #0]
 800a4d4:	f003 0306 	and.w	r3, r3, #6
 800a4d8:	2b04      	cmp	r3, #4
 800a4da:	bf08      	it	eq
 800a4dc:	1aad      	subeq	r5, r5, r2
 800a4de:	68a3      	ldr	r3, [r4, #8]
 800a4e0:	6922      	ldr	r2, [r4, #16]
 800a4e2:	bf0c      	ite	eq
 800a4e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a4e8:	2500      	movne	r5, #0
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	bfc4      	itt	gt
 800a4ee:	1a9b      	subgt	r3, r3, r2
 800a4f0:	18ed      	addgt	r5, r5, r3
 800a4f2:	2600      	movs	r6, #0
 800a4f4:	341a      	adds	r4, #26
 800a4f6:	42b5      	cmp	r5, r6
 800a4f8:	d11a      	bne.n	800a530 <_printf_common+0xc8>
 800a4fa:	2000      	movs	r0, #0
 800a4fc:	e008      	b.n	800a510 <_printf_common+0xa8>
 800a4fe:	2301      	movs	r3, #1
 800a500:	4652      	mov	r2, sl
 800a502:	4649      	mov	r1, r9
 800a504:	4638      	mov	r0, r7
 800a506:	47c0      	blx	r8
 800a508:	3001      	adds	r0, #1
 800a50a:	d103      	bne.n	800a514 <_printf_common+0xac>
 800a50c:	f04f 30ff 	mov.w	r0, #4294967295
 800a510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a514:	3501      	adds	r5, #1
 800a516:	e7c6      	b.n	800a4a6 <_printf_common+0x3e>
 800a518:	18e1      	adds	r1, r4, r3
 800a51a:	1c5a      	adds	r2, r3, #1
 800a51c:	2030      	movs	r0, #48	; 0x30
 800a51e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a522:	4422      	add	r2, r4
 800a524:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a528:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a52c:	3302      	adds	r3, #2
 800a52e:	e7c7      	b.n	800a4c0 <_printf_common+0x58>
 800a530:	2301      	movs	r3, #1
 800a532:	4622      	mov	r2, r4
 800a534:	4649      	mov	r1, r9
 800a536:	4638      	mov	r0, r7
 800a538:	47c0      	blx	r8
 800a53a:	3001      	adds	r0, #1
 800a53c:	d0e6      	beq.n	800a50c <_printf_common+0xa4>
 800a53e:	3601      	adds	r6, #1
 800a540:	e7d9      	b.n	800a4f6 <_printf_common+0x8e>
	...

0800a544 <_printf_i>:
 800a544:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a548:	7e0f      	ldrb	r7, [r1, #24]
 800a54a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a54c:	2f78      	cmp	r7, #120	; 0x78
 800a54e:	4691      	mov	r9, r2
 800a550:	4680      	mov	r8, r0
 800a552:	460c      	mov	r4, r1
 800a554:	469a      	mov	sl, r3
 800a556:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a55a:	d807      	bhi.n	800a56c <_printf_i+0x28>
 800a55c:	2f62      	cmp	r7, #98	; 0x62
 800a55e:	d80a      	bhi.n	800a576 <_printf_i+0x32>
 800a560:	2f00      	cmp	r7, #0
 800a562:	f000 80d8 	beq.w	800a716 <_printf_i+0x1d2>
 800a566:	2f58      	cmp	r7, #88	; 0x58
 800a568:	f000 80a3 	beq.w	800a6b2 <_printf_i+0x16e>
 800a56c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a570:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a574:	e03a      	b.n	800a5ec <_printf_i+0xa8>
 800a576:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a57a:	2b15      	cmp	r3, #21
 800a57c:	d8f6      	bhi.n	800a56c <_printf_i+0x28>
 800a57e:	a101      	add	r1, pc, #4	; (adr r1, 800a584 <_printf_i+0x40>)
 800a580:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a584:	0800a5dd 	.word	0x0800a5dd
 800a588:	0800a5f1 	.word	0x0800a5f1
 800a58c:	0800a56d 	.word	0x0800a56d
 800a590:	0800a56d 	.word	0x0800a56d
 800a594:	0800a56d 	.word	0x0800a56d
 800a598:	0800a56d 	.word	0x0800a56d
 800a59c:	0800a5f1 	.word	0x0800a5f1
 800a5a0:	0800a56d 	.word	0x0800a56d
 800a5a4:	0800a56d 	.word	0x0800a56d
 800a5a8:	0800a56d 	.word	0x0800a56d
 800a5ac:	0800a56d 	.word	0x0800a56d
 800a5b0:	0800a6fd 	.word	0x0800a6fd
 800a5b4:	0800a621 	.word	0x0800a621
 800a5b8:	0800a6df 	.word	0x0800a6df
 800a5bc:	0800a56d 	.word	0x0800a56d
 800a5c0:	0800a56d 	.word	0x0800a56d
 800a5c4:	0800a71f 	.word	0x0800a71f
 800a5c8:	0800a56d 	.word	0x0800a56d
 800a5cc:	0800a621 	.word	0x0800a621
 800a5d0:	0800a56d 	.word	0x0800a56d
 800a5d4:	0800a56d 	.word	0x0800a56d
 800a5d8:	0800a6e7 	.word	0x0800a6e7
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	1d1a      	adds	r2, r3, #4
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	602a      	str	r2, [r5, #0]
 800a5e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a5e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e0a3      	b.n	800a738 <_printf_i+0x1f4>
 800a5f0:	6820      	ldr	r0, [r4, #0]
 800a5f2:	6829      	ldr	r1, [r5, #0]
 800a5f4:	0606      	lsls	r6, r0, #24
 800a5f6:	f101 0304 	add.w	r3, r1, #4
 800a5fa:	d50a      	bpl.n	800a612 <_printf_i+0xce>
 800a5fc:	680e      	ldr	r6, [r1, #0]
 800a5fe:	602b      	str	r3, [r5, #0]
 800a600:	2e00      	cmp	r6, #0
 800a602:	da03      	bge.n	800a60c <_printf_i+0xc8>
 800a604:	232d      	movs	r3, #45	; 0x2d
 800a606:	4276      	negs	r6, r6
 800a608:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a60c:	485e      	ldr	r0, [pc, #376]	; (800a788 <_printf_i+0x244>)
 800a60e:	230a      	movs	r3, #10
 800a610:	e019      	b.n	800a646 <_printf_i+0x102>
 800a612:	680e      	ldr	r6, [r1, #0]
 800a614:	602b      	str	r3, [r5, #0]
 800a616:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a61a:	bf18      	it	ne
 800a61c:	b236      	sxthne	r6, r6
 800a61e:	e7ef      	b.n	800a600 <_printf_i+0xbc>
 800a620:	682b      	ldr	r3, [r5, #0]
 800a622:	6820      	ldr	r0, [r4, #0]
 800a624:	1d19      	adds	r1, r3, #4
 800a626:	6029      	str	r1, [r5, #0]
 800a628:	0601      	lsls	r1, r0, #24
 800a62a:	d501      	bpl.n	800a630 <_printf_i+0xec>
 800a62c:	681e      	ldr	r6, [r3, #0]
 800a62e:	e002      	b.n	800a636 <_printf_i+0xf2>
 800a630:	0646      	lsls	r6, r0, #25
 800a632:	d5fb      	bpl.n	800a62c <_printf_i+0xe8>
 800a634:	881e      	ldrh	r6, [r3, #0]
 800a636:	4854      	ldr	r0, [pc, #336]	; (800a788 <_printf_i+0x244>)
 800a638:	2f6f      	cmp	r7, #111	; 0x6f
 800a63a:	bf0c      	ite	eq
 800a63c:	2308      	moveq	r3, #8
 800a63e:	230a      	movne	r3, #10
 800a640:	2100      	movs	r1, #0
 800a642:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a646:	6865      	ldr	r5, [r4, #4]
 800a648:	60a5      	str	r5, [r4, #8]
 800a64a:	2d00      	cmp	r5, #0
 800a64c:	bfa2      	ittt	ge
 800a64e:	6821      	ldrge	r1, [r4, #0]
 800a650:	f021 0104 	bicge.w	r1, r1, #4
 800a654:	6021      	strge	r1, [r4, #0]
 800a656:	b90e      	cbnz	r6, 800a65c <_printf_i+0x118>
 800a658:	2d00      	cmp	r5, #0
 800a65a:	d04d      	beq.n	800a6f8 <_printf_i+0x1b4>
 800a65c:	4615      	mov	r5, r2
 800a65e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a662:	fb03 6711 	mls	r7, r3, r1, r6
 800a666:	5dc7      	ldrb	r7, [r0, r7]
 800a668:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a66c:	4637      	mov	r7, r6
 800a66e:	42bb      	cmp	r3, r7
 800a670:	460e      	mov	r6, r1
 800a672:	d9f4      	bls.n	800a65e <_printf_i+0x11a>
 800a674:	2b08      	cmp	r3, #8
 800a676:	d10b      	bne.n	800a690 <_printf_i+0x14c>
 800a678:	6823      	ldr	r3, [r4, #0]
 800a67a:	07de      	lsls	r6, r3, #31
 800a67c:	d508      	bpl.n	800a690 <_printf_i+0x14c>
 800a67e:	6923      	ldr	r3, [r4, #16]
 800a680:	6861      	ldr	r1, [r4, #4]
 800a682:	4299      	cmp	r1, r3
 800a684:	bfde      	ittt	le
 800a686:	2330      	movle	r3, #48	; 0x30
 800a688:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a68c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a690:	1b52      	subs	r2, r2, r5
 800a692:	6122      	str	r2, [r4, #16]
 800a694:	f8cd a000 	str.w	sl, [sp]
 800a698:	464b      	mov	r3, r9
 800a69a:	aa03      	add	r2, sp, #12
 800a69c:	4621      	mov	r1, r4
 800a69e:	4640      	mov	r0, r8
 800a6a0:	f7ff fee2 	bl	800a468 <_printf_common>
 800a6a4:	3001      	adds	r0, #1
 800a6a6:	d14c      	bne.n	800a742 <_printf_i+0x1fe>
 800a6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ac:	b004      	add	sp, #16
 800a6ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6b2:	4835      	ldr	r0, [pc, #212]	; (800a788 <_printf_i+0x244>)
 800a6b4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a6b8:	6829      	ldr	r1, [r5, #0]
 800a6ba:	6823      	ldr	r3, [r4, #0]
 800a6bc:	f851 6b04 	ldr.w	r6, [r1], #4
 800a6c0:	6029      	str	r1, [r5, #0]
 800a6c2:	061d      	lsls	r5, r3, #24
 800a6c4:	d514      	bpl.n	800a6f0 <_printf_i+0x1ac>
 800a6c6:	07df      	lsls	r7, r3, #31
 800a6c8:	bf44      	itt	mi
 800a6ca:	f043 0320 	orrmi.w	r3, r3, #32
 800a6ce:	6023      	strmi	r3, [r4, #0]
 800a6d0:	b91e      	cbnz	r6, 800a6da <_printf_i+0x196>
 800a6d2:	6823      	ldr	r3, [r4, #0]
 800a6d4:	f023 0320 	bic.w	r3, r3, #32
 800a6d8:	6023      	str	r3, [r4, #0]
 800a6da:	2310      	movs	r3, #16
 800a6dc:	e7b0      	b.n	800a640 <_printf_i+0xfc>
 800a6de:	6823      	ldr	r3, [r4, #0]
 800a6e0:	f043 0320 	orr.w	r3, r3, #32
 800a6e4:	6023      	str	r3, [r4, #0]
 800a6e6:	2378      	movs	r3, #120	; 0x78
 800a6e8:	4828      	ldr	r0, [pc, #160]	; (800a78c <_printf_i+0x248>)
 800a6ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a6ee:	e7e3      	b.n	800a6b8 <_printf_i+0x174>
 800a6f0:	0659      	lsls	r1, r3, #25
 800a6f2:	bf48      	it	mi
 800a6f4:	b2b6      	uxthmi	r6, r6
 800a6f6:	e7e6      	b.n	800a6c6 <_printf_i+0x182>
 800a6f8:	4615      	mov	r5, r2
 800a6fa:	e7bb      	b.n	800a674 <_printf_i+0x130>
 800a6fc:	682b      	ldr	r3, [r5, #0]
 800a6fe:	6826      	ldr	r6, [r4, #0]
 800a700:	6961      	ldr	r1, [r4, #20]
 800a702:	1d18      	adds	r0, r3, #4
 800a704:	6028      	str	r0, [r5, #0]
 800a706:	0635      	lsls	r5, r6, #24
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	d501      	bpl.n	800a710 <_printf_i+0x1cc>
 800a70c:	6019      	str	r1, [r3, #0]
 800a70e:	e002      	b.n	800a716 <_printf_i+0x1d2>
 800a710:	0670      	lsls	r0, r6, #25
 800a712:	d5fb      	bpl.n	800a70c <_printf_i+0x1c8>
 800a714:	8019      	strh	r1, [r3, #0]
 800a716:	2300      	movs	r3, #0
 800a718:	6123      	str	r3, [r4, #16]
 800a71a:	4615      	mov	r5, r2
 800a71c:	e7ba      	b.n	800a694 <_printf_i+0x150>
 800a71e:	682b      	ldr	r3, [r5, #0]
 800a720:	1d1a      	adds	r2, r3, #4
 800a722:	602a      	str	r2, [r5, #0]
 800a724:	681d      	ldr	r5, [r3, #0]
 800a726:	6862      	ldr	r2, [r4, #4]
 800a728:	2100      	movs	r1, #0
 800a72a:	4628      	mov	r0, r5
 800a72c:	f7f5 fd58 	bl	80001e0 <memchr>
 800a730:	b108      	cbz	r0, 800a736 <_printf_i+0x1f2>
 800a732:	1b40      	subs	r0, r0, r5
 800a734:	6060      	str	r0, [r4, #4]
 800a736:	6863      	ldr	r3, [r4, #4]
 800a738:	6123      	str	r3, [r4, #16]
 800a73a:	2300      	movs	r3, #0
 800a73c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a740:	e7a8      	b.n	800a694 <_printf_i+0x150>
 800a742:	6923      	ldr	r3, [r4, #16]
 800a744:	462a      	mov	r2, r5
 800a746:	4649      	mov	r1, r9
 800a748:	4640      	mov	r0, r8
 800a74a:	47d0      	blx	sl
 800a74c:	3001      	adds	r0, #1
 800a74e:	d0ab      	beq.n	800a6a8 <_printf_i+0x164>
 800a750:	6823      	ldr	r3, [r4, #0]
 800a752:	079b      	lsls	r3, r3, #30
 800a754:	d413      	bmi.n	800a77e <_printf_i+0x23a>
 800a756:	68e0      	ldr	r0, [r4, #12]
 800a758:	9b03      	ldr	r3, [sp, #12]
 800a75a:	4298      	cmp	r0, r3
 800a75c:	bfb8      	it	lt
 800a75e:	4618      	movlt	r0, r3
 800a760:	e7a4      	b.n	800a6ac <_printf_i+0x168>
 800a762:	2301      	movs	r3, #1
 800a764:	4632      	mov	r2, r6
 800a766:	4649      	mov	r1, r9
 800a768:	4640      	mov	r0, r8
 800a76a:	47d0      	blx	sl
 800a76c:	3001      	adds	r0, #1
 800a76e:	d09b      	beq.n	800a6a8 <_printf_i+0x164>
 800a770:	3501      	adds	r5, #1
 800a772:	68e3      	ldr	r3, [r4, #12]
 800a774:	9903      	ldr	r1, [sp, #12]
 800a776:	1a5b      	subs	r3, r3, r1
 800a778:	42ab      	cmp	r3, r5
 800a77a:	dcf2      	bgt.n	800a762 <_printf_i+0x21e>
 800a77c:	e7eb      	b.n	800a756 <_printf_i+0x212>
 800a77e:	2500      	movs	r5, #0
 800a780:	f104 0619 	add.w	r6, r4, #25
 800a784:	e7f5      	b.n	800a772 <_printf_i+0x22e>
 800a786:	bf00      	nop
 800a788:	0800b883 	.word	0x0800b883
 800a78c:	0800b894 	.word	0x0800b894

0800a790 <_scanf_chars>:
 800a790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a794:	4615      	mov	r5, r2
 800a796:	688a      	ldr	r2, [r1, #8]
 800a798:	4680      	mov	r8, r0
 800a79a:	460c      	mov	r4, r1
 800a79c:	b932      	cbnz	r2, 800a7ac <_scanf_chars+0x1c>
 800a79e:	698a      	ldr	r2, [r1, #24]
 800a7a0:	2a00      	cmp	r2, #0
 800a7a2:	bf0c      	ite	eq
 800a7a4:	2201      	moveq	r2, #1
 800a7a6:	f04f 32ff 	movne.w	r2, #4294967295
 800a7aa:	608a      	str	r2, [r1, #8]
 800a7ac:	6822      	ldr	r2, [r4, #0]
 800a7ae:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a840 <_scanf_chars+0xb0>
 800a7b2:	06d1      	lsls	r1, r2, #27
 800a7b4:	bf5f      	itttt	pl
 800a7b6:	681a      	ldrpl	r2, [r3, #0]
 800a7b8:	1d11      	addpl	r1, r2, #4
 800a7ba:	6019      	strpl	r1, [r3, #0]
 800a7bc:	6816      	ldrpl	r6, [r2, #0]
 800a7be:	2700      	movs	r7, #0
 800a7c0:	69a0      	ldr	r0, [r4, #24]
 800a7c2:	b188      	cbz	r0, 800a7e8 <_scanf_chars+0x58>
 800a7c4:	2801      	cmp	r0, #1
 800a7c6:	d107      	bne.n	800a7d8 <_scanf_chars+0x48>
 800a7c8:	682a      	ldr	r2, [r5, #0]
 800a7ca:	7811      	ldrb	r1, [r2, #0]
 800a7cc:	6962      	ldr	r2, [r4, #20]
 800a7ce:	5c52      	ldrb	r2, [r2, r1]
 800a7d0:	b952      	cbnz	r2, 800a7e8 <_scanf_chars+0x58>
 800a7d2:	2f00      	cmp	r7, #0
 800a7d4:	d031      	beq.n	800a83a <_scanf_chars+0xaa>
 800a7d6:	e022      	b.n	800a81e <_scanf_chars+0x8e>
 800a7d8:	2802      	cmp	r0, #2
 800a7da:	d120      	bne.n	800a81e <_scanf_chars+0x8e>
 800a7dc:	682b      	ldr	r3, [r5, #0]
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a7e4:	071b      	lsls	r3, r3, #28
 800a7e6:	d41a      	bmi.n	800a81e <_scanf_chars+0x8e>
 800a7e8:	6823      	ldr	r3, [r4, #0]
 800a7ea:	06da      	lsls	r2, r3, #27
 800a7ec:	bf5e      	ittt	pl
 800a7ee:	682b      	ldrpl	r3, [r5, #0]
 800a7f0:	781b      	ldrbpl	r3, [r3, #0]
 800a7f2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a7f6:	682a      	ldr	r2, [r5, #0]
 800a7f8:	686b      	ldr	r3, [r5, #4]
 800a7fa:	3201      	adds	r2, #1
 800a7fc:	602a      	str	r2, [r5, #0]
 800a7fe:	68a2      	ldr	r2, [r4, #8]
 800a800:	3b01      	subs	r3, #1
 800a802:	3a01      	subs	r2, #1
 800a804:	606b      	str	r3, [r5, #4]
 800a806:	3701      	adds	r7, #1
 800a808:	60a2      	str	r2, [r4, #8]
 800a80a:	b142      	cbz	r2, 800a81e <_scanf_chars+0x8e>
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	dcd7      	bgt.n	800a7c0 <_scanf_chars+0x30>
 800a810:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a814:	4629      	mov	r1, r5
 800a816:	4640      	mov	r0, r8
 800a818:	4798      	blx	r3
 800a81a:	2800      	cmp	r0, #0
 800a81c:	d0d0      	beq.n	800a7c0 <_scanf_chars+0x30>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	f013 0310 	ands.w	r3, r3, #16
 800a824:	d105      	bne.n	800a832 <_scanf_chars+0xa2>
 800a826:	68e2      	ldr	r2, [r4, #12]
 800a828:	3201      	adds	r2, #1
 800a82a:	60e2      	str	r2, [r4, #12]
 800a82c:	69a2      	ldr	r2, [r4, #24]
 800a82e:	b102      	cbz	r2, 800a832 <_scanf_chars+0xa2>
 800a830:	7033      	strb	r3, [r6, #0]
 800a832:	6923      	ldr	r3, [r4, #16]
 800a834:	443b      	add	r3, r7
 800a836:	6123      	str	r3, [r4, #16]
 800a838:	2000      	movs	r0, #0
 800a83a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a83e:	bf00      	nop
 800a840:	0800b8c1 	.word	0x0800b8c1

0800a844 <_scanf_i>:
 800a844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a848:	4698      	mov	r8, r3
 800a84a:	4b76      	ldr	r3, [pc, #472]	; (800aa24 <_scanf_i+0x1e0>)
 800a84c:	460c      	mov	r4, r1
 800a84e:	4682      	mov	sl, r0
 800a850:	4616      	mov	r6, r2
 800a852:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a856:	b087      	sub	sp, #28
 800a858:	ab03      	add	r3, sp, #12
 800a85a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a85e:	4b72      	ldr	r3, [pc, #456]	; (800aa28 <_scanf_i+0x1e4>)
 800a860:	69a1      	ldr	r1, [r4, #24]
 800a862:	4a72      	ldr	r2, [pc, #456]	; (800aa2c <_scanf_i+0x1e8>)
 800a864:	2903      	cmp	r1, #3
 800a866:	bf18      	it	ne
 800a868:	461a      	movne	r2, r3
 800a86a:	68a3      	ldr	r3, [r4, #8]
 800a86c:	9201      	str	r2, [sp, #4]
 800a86e:	1e5a      	subs	r2, r3, #1
 800a870:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a874:	bf88      	it	hi
 800a876:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a87a:	4627      	mov	r7, r4
 800a87c:	bf82      	ittt	hi
 800a87e:	eb03 0905 	addhi.w	r9, r3, r5
 800a882:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a886:	60a3      	strhi	r3, [r4, #8]
 800a888:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a88c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a890:	bf98      	it	ls
 800a892:	f04f 0900 	movls.w	r9, #0
 800a896:	6023      	str	r3, [r4, #0]
 800a898:	463d      	mov	r5, r7
 800a89a:	f04f 0b00 	mov.w	fp, #0
 800a89e:	6831      	ldr	r1, [r6, #0]
 800a8a0:	ab03      	add	r3, sp, #12
 800a8a2:	7809      	ldrb	r1, [r1, #0]
 800a8a4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a8a8:	2202      	movs	r2, #2
 800a8aa:	f7f5 fc99 	bl	80001e0 <memchr>
 800a8ae:	b328      	cbz	r0, 800a8fc <_scanf_i+0xb8>
 800a8b0:	f1bb 0f01 	cmp.w	fp, #1
 800a8b4:	d159      	bne.n	800a96a <_scanf_i+0x126>
 800a8b6:	6862      	ldr	r2, [r4, #4]
 800a8b8:	b92a      	cbnz	r2, 800a8c6 <_scanf_i+0x82>
 800a8ba:	6822      	ldr	r2, [r4, #0]
 800a8bc:	2308      	movs	r3, #8
 800a8be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a8c2:	6063      	str	r3, [r4, #4]
 800a8c4:	6022      	str	r2, [r4, #0]
 800a8c6:	6822      	ldr	r2, [r4, #0]
 800a8c8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a8cc:	6022      	str	r2, [r4, #0]
 800a8ce:	68a2      	ldr	r2, [r4, #8]
 800a8d0:	1e51      	subs	r1, r2, #1
 800a8d2:	60a1      	str	r1, [r4, #8]
 800a8d4:	b192      	cbz	r2, 800a8fc <_scanf_i+0xb8>
 800a8d6:	6832      	ldr	r2, [r6, #0]
 800a8d8:	1c51      	adds	r1, r2, #1
 800a8da:	6031      	str	r1, [r6, #0]
 800a8dc:	7812      	ldrb	r2, [r2, #0]
 800a8de:	f805 2b01 	strb.w	r2, [r5], #1
 800a8e2:	6872      	ldr	r2, [r6, #4]
 800a8e4:	3a01      	subs	r2, #1
 800a8e6:	2a00      	cmp	r2, #0
 800a8e8:	6072      	str	r2, [r6, #4]
 800a8ea:	dc07      	bgt.n	800a8fc <_scanf_i+0xb8>
 800a8ec:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a8f0:	4631      	mov	r1, r6
 800a8f2:	4650      	mov	r0, sl
 800a8f4:	4790      	blx	r2
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	f040 8085 	bne.w	800aa06 <_scanf_i+0x1c2>
 800a8fc:	f10b 0b01 	add.w	fp, fp, #1
 800a900:	f1bb 0f03 	cmp.w	fp, #3
 800a904:	d1cb      	bne.n	800a89e <_scanf_i+0x5a>
 800a906:	6863      	ldr	r3, [r4, #4]
 800a908:	b90b      	cbnz	r3, 800a90e <_scanf_i+0xca>
 800a90a:	230a      	movs	r3, #10
 800a90c:	6063      	str	r3, [r4, #4]
 800a90e:	6863      	ldr	r3, [r4, #4]
 800a910:	4947      	ldr	r1, [pc, #284]	; (800aa30 <_scanf_i+0x1ec>)
 800a912:	6960      	ldr	r0, [r4, #20]
 800a914:	1ac9      	subs	r1, r1, r3
 800a916:	f000 f8af 	bl	800aa78 <__sccl>
 800a91a:	f04f 0b00 	mov.w	fp, #0
 800a91e:	68a3      	ldr	r3, [r4, #8]
 800a920:	6822      	ldr	r2, [r4, #0]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d03d      	beq.n	800a9a2 <_scanf_i+0x15e>
 800a926:	6831      	ldr	r1, [r6, #0]
 800a928:	6960      	ldr	r0, [r4, #20]
 800a92a:	f891 c000 	ldrb.w	ip, [r1]
 800a92e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a932:	2800      	cmp	r0, #0
 800a934:	d035      	beq.n	800a9a2 <_scanf_i+0x15e>
 800a936:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a93a:	d124      	bne.n	800a986 <_scanf_i+0x142>
 800a93c:	0510      	lsls	r0, r2, #20
 800a93e:	d522      	bpl.n	800a986 <_scanf_i+0x142>
 800a940:	f10b 0b01 	add.w	fp, fp, #1
 800a944:	f1b9 0f00 	cmp.w	r9, #0
 800a948:	d003      	beq.n	800a952 <_scanf_i+0x10e>
 800a94a:	3301      	adds	r3, #1
 800a94c:	f109 39ff 	add.w	r9, r9, #4294967295
 800a950:	60a3      	str	r3, [r4, #8]
 800a952:	6873      	ldr	r3, [r6, #4]
 800a954:	3b01      	subs	r3, #1
 800a956:	2b00      	cmp	r3, #0
 800a958:	6073      	str	r3, [r6, #4]
 800a95a:	dd1b      	ble.n	800a994 <_scanf_i+0x150>
 800a95c:	6833      	ldr	r3, [r6, #0]
 800a95e:	3301      	adds	r3, #1
 800a960:	6033      	str	r3, [r6, #0]
 800a962:	68a3      	ldr	r3, [r4, #8]
 800a964:	3b01      	subs	r3, #1
 800a966:	60a3      	str	r3, [r4, #8]
 800a968:	e7d9      	b.n	800a91e <_scanf_i+0xda>
 800a96a:	f1bb 0f02 	cmp.w	fp, #2
 800a96e:	d1ae      	bne.n	800a8ce <_scanf_i+0x8a>
 800a970:	6822      	ldr	r2, [r4, #0]
 800a972:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a976:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a97a:	d1bf      	bne.n	800a8fc <_scanf_i+0xb8>
 800a97c:	2310      	movs	r3, #16
 800a97e:	6063      	str	r3, [r4, #4]
 800a980:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a984:	e7a2      	b.n	800a8cc <_scanf_i+0x88>
 800a986:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a98a:	6022      	str	r2, [r4, #0]
 800a98c:	780b      	ldrb	r3, [r1, #0]
 800a98e:	f805 3b01 	strb.w	r3, [r5], #1
 800a992:	e7de      	b.n	800a952 <_scanf_i+0x10e>
 800a994:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a998:	4631      	mov	r1, r6
 800a99a:	4650      	mov	r0, sl
 800a99c:	4798      	blx	r3
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	d0df      	beq.n	800a962 <_scanf_i+0x11e>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	05db      	lsls	r3, r3, #23
 800a9a6:	d50d      	bpl.n	800a9c4 <_scanf_i+0x180>
 800a9a8:	42bd      	cmp	r5, r7
 800a9aa:	d909      	bls.n	800a9c0 <_scanf_i+0x17c>
 800a9ac:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a9b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a9b4:	4632      	mov	r2, r6
 800a9b6:	4650      	mov	r0, sl
 800a9b8:	4798      	blx	r3
 800a9ba:	f105 39ff 	add.w	r9, r5, #4294967295
 800a9be:	464d      	mov	r5, r9
 800a9c0:	42bd      	cmp	r5, r7
 800a9c2:	d02d      	beq.n	800aa20 <_scanf_i+0x1dc>
 800a9c4:	6822      	ldr	r2, [r4, #0]
 800a9c6:	f012 0210 	ands.w	r2, r2, #16
 800a9ca:	d113      	bne.n	800a9f4 <_scanf_i+0x1b0>
 800a9cc:	702a      	strb	r2, [r5, #0]
 800a9ce:	6863      	ldr	r3, [r4, #4]
 800a9d0:	9e01      	ldr	r6, [sp, #4]
 800a9d2:	4639      	mov	r1, r7
 800a9d4:	4650      	mov	r0, sl
 800a9d6:	47b0      	blx	r6
 800a9d8:	6821      	ldr	r1, [r4, #0]
 800a9da:	f8d8 3000 	ldr.w	r3, [r8]
 800a9de:	f011 0f20 	tst.w	r1, #32
 800a9e2:	d013      	beq.n	800aa0c <_scanf_i+0x1c8>
 800a9e4:	1d1a      	adds	r2, r3, #4
 800a9e6:	f8c8 2000 	str.w	r2, [r8]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	6018      	str	r0, [r3, #0]
 800a9ee:	68e3      	ldr	r3, [r4, #12]
 800a9f0:	3301      	adds	r3, #1
 800a9f2:	60e3      	str	r3, [r4, #12]
 800a9f4:	1bed      	subs	r5, r5, r7
 800a9f6:	44ab      	add	fp, r5
 800a9f8:	6925      	ldr	r5, [r4, #16]
 800a9fa:	445d      	add	r5, fp
 800a9fc:	6125      	str	r5, [r4, #16]
 800a9fe:	2000      	movs	r0, #0
 800aa00:	b007      	add	sp, #28
 800aa02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa06:	f04f 0b00 	mov.w	fp, #0
 800aa0a:	e7ca      	b.n	800a9a2 <_scanf_i+0x15e>
 800aa0c:	1d1a      	adds	r2, r3, #4
 800aa0e:	f8c8 2000 	str.w	r2, [r8]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f011 0f01 	tst.w	r1, #1
 800aa18:	bf14      	ite	ne
 800aa1a:	8018      	strhne	r0, [r3, #0]
 800aa1c:	6018      	streq	r0, [r3, #0]
 800aa1e:	e7e6      	b.n	800a9ee <_scanf_i+0x1aa>
 800aa20:	2001      	movs	r0, #1
 800aa22:	e7ed      	b.n	800aa00 <_scanf_i+0x1bc>
 800aa24:	0800b648 	.word	0x0800b648
 800aa28:	0800acd5 	.word	0x0800acd5
 800aa2c:	0800abed 	.word	0x0800abed
 800aa30:	0800b8be 	.word	0x0800b8be

0800aa34 <_read_r>:
 800aa34:	b538      	push	{r3, r4, r5, lr}
 800aa36:	4d07      	ldr	r5, [pc, #28]	; (800aa54 <_read_r+0x20>)
 800aa38:	4604      	mov	r4, r0
 800aa3a:	4608      	mov	r0, r1
 800aa3c:	4611      	mov	r1, r2
 800aa3e:	2200      	movs	r2, #0
 800aa40:	602a      	str	r2, [r5, #0]
 800aa42:	461a      	mov	r2, r3
 800aa44:	f7f9 fa8a 	bl	8003f5c <_read>
 800aa48:	1c43      	adds	r3, r0, #1
 800aa4a:	d102      	bne.n	800aa52 <_read_r+0x1e>
 800aa4c:	682b      	ldr	r3, [r5, #0]
 800aa4e:	b103      	cbz	r3, 800aa52 <_read_r+0x1e>
 800aa50:	6023      	str	r3, [r4, #0]
 800aa52:	bd38      	pop	{r3, r4, r5, pc}
 800aa54:	200008a0 	.word	0x200008a0

0800aa58 <_sbrk_r>:
 800aa58:	b538      	push	{r3, r4, r5, lr}
 800aa5a:	4d06      	ldr	r5, [pc, #24]	; (800aa74 <_sbrk_r+0x1c>)
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	4604      	mov	r4, r0
 800aa60:	4608      	mov	r0, r1
 800aa62:	602b      	str	r3, [r5, #0]
 800aa64:	f7f9 fae8 	bl	8004038 <_sbrk>
 800aa68:	1c43      	adds	r3, r0, #1
 800aa6a:	d102      	bne.n	800aa72 <_sbrk_r+0x1a>
 800aa6c:	682b      	ldr	r3, [r5, #0]
 800aa6e:	b103      	cbz	r3, 800aa72 <_sbrk_r+0x1a>
 800aa70:	6023      	str	r3, [r4, #0]
 800aa72:	bd38      	pop	{r3, r4, r5, pc}
 800aa74:	200008a0 	.word	0x200008a0

0800aa78 <__sccl>:
 800aa78:	b570      	push	{r4, r5, r6, lr}
 800aa7a:	780b      	ldrb	r3, [r1, #0]
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	2b5e      	cmp	r3, #94	; 0x5e
 800aa80:	bf0b      	itete	eq
 800aa82:	784b      	ldrbeq	r3, [r1, #1]
 800aa84:	1c48      	addne	r0, r1, #1
 800aa86:	1c88      	addeq	r0, r1, #2
 800aa88:	2200      	movne	r2, #0
 800aa8a:	bf08      	it	eq
 800aa8c:	2201      	moveq	r2, #1
 800aa8e:	1e61      	subs	r1, r4, #1
 800aa90:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800aa94:	f801 2f01 	strb.w	r2, [r1, #1]!
 800aa98:	42a9      	cmp	r1, r5
 800aa9a:	d1fb      	bne.n	800aa94 <__sccl+0x1c>
 800aa9c:	b90b      	cbnz	r3, 800aaa2 <__sccl+0x2a>
 800aa9e:	3801      	subs	r0, #1
 800aaa0:	bd70      	pop	{r4, r5, r6, pc}
 800aaa2:	f082 0201 	eor.w	r2, r2, #1
 800aaa6:	54e2      	strb	r2, [r4, r3]
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	4628      	mov	r0, r5
 800aaac:	f810 1b01 	ldrb.w	r1, [r0], #1
 800aab0:	292d      	cmp	r1, #45	; 0x2d
 800aab2:	d006      	beq.n	800aac2 <__sccl+0x4a>
 800aab4:	295d      	cmp	r1, #93	; 0x5d
 800aab6:	d0f3      	beq.n	800aaa0 <__sccl+0x28>
 800aab8:	b909      	cbnz	r1, 800aabe <__sccl+0x46>
 800aaba:	4628      	mov	r0, r5
 800aabc:	e7f0      	b.n	800aaa0 <__sccl+0x28>
 800aabe:	460b      	mov	r3, r1
 800aac0:	e7f1      	b.n	800aaa6 <__sccl+0x2e>
 800aac2:	786e      	ldrb	r6, [r5, #1]
 800aac4:	2e5d      	cmp	r6, #93	; 0x5d
 800aac6:	d0fa      	beq.n	800aabe <__sccl+0x46>
 800aac8:	42b3      	cmp	r3, r6
 800aaca:	dcf8      	bgt.n	800aabe <__sccl+0x46>
 800aacc:	3502      	adds	r5, #2
 800aace:	4619      	mov	r1, r3
 800aad0:	3101      	adds	r1, #1
 800aad2:	428e      	cmp	r6, r1
 800aad4:	5462      	strb	r2, [r4, r1]
 800aad6:	dcfb      	bgt.n	800aad0 <__sccl+0x58>
 800aad8:	1af1      	subs	r1, r6, r3
 800aada:	3901      	subs	r1, #1
 800aadc:	1c58      	adds	r0, r3, #1
 800aade:	42b3      	cmp	r3, r6
 800aae0:	bfa8      	it	ge
 800aae2:	2100      	movge	r1, #0
 800aae4:	1843      	adds	r3, r0, r1
 800aae6:	e7e0      	b.n	800aaaa <__sccl+0x32>

0800aae8 <_strtol_l.constprop.0>:
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaee:	d001      	beq.n	800aaf4 <_strtol_l.constprop.0+0xc>
 800aaf0:	2b24      	cmp	r3, #36	; 0x24
 800aaf2:	d906      	bls.n	800ab02 <_strtol_l.constprop.0+0x1a>
 800aaf4:	f7fe fdce 	bl	8009694 <__errno>
 800aaf8:	2316      	movs	r3, #22
 800aafa:	6003      	str	r3, [r0, #0]
 800aafc:	2000      	movs	r0, #0
 800aafe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab02:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800abe8 <_strtol_l.constprop.0+0x100>
 800ab06:	460d      	mov	r5, r1
 800ab08:	462e      	mov	r6, r5
 800ab0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab0e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ab12:	f017 0708 	ands.w	r7, r7, #8
 800ab16:	d1f7      	bne.n	800ab08 <_strtol_l.constprop.0+0x20>
 800ab18:	2c2d      	cmp	r4, #45	; 0x2d
 800ab1a:	d132      	bne.n	800ab82 <_strtol_l.constprop.0+0x9a>
 800ab1c:	782c      	ldrb	r4, [r5, #0]
 800ab1e:	2701      	movs	r7, #1
 800ab20:	1cb5      	adds	r5, r6, #2
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d05b      	beq.n	800abde <_strtol_l.constprop.0+0xf6>
 800ab26:	2b10      	cmp	r3, #16
 800ab28:	d109      	bne.n	800ab3e <_strtol_l.constprop.0+0x56>
 800ab2a:	2c30      	cmp	r4, #48	; 0x30
 800ab2c:	d107      	bne.n	800ab3e <_strtol_l.constprop.0+0x56>
 800ab2e:	782c      	ldrb	r4, [r5, #0]
 800ab30:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ab34:	2c58      	cmp	r4, #88	; 0x58
 800ab36:	d14d      	bne.n	800abd4 <_strtol_l.constprop.0+0xec>
 800ab38:	786c      	ldrb	r4, [r5, #1]
 800ab3a:	2310      	movs	r3, #16
 800ab3c:	3502      	adds	r5, #2
 800ab3e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ab42:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab46:	f04f 0c00 	mov.w	ip, #0
 800ab4a:	fbb8 f9f3 	udiv	r9, r8, r3
 800ab4e:	4666      	mov	r6, ip
 800ab50:	fb03 8a19 	mls	sl, r3, r9, r8
 800ab54:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ab58:	f1be 0f09 	cmp.w	lr, #9
 800ab5c:	d816      	bhi.n	800ab8c <_strtol_l.constprop.0+0xa4>
 800ab5e:	4674      	mov	r4, lr
 800ab60:	42a3      	cmp	r3, r4
 800ab62:	dd24      	ble.n	800abae <_strtol_l.constprop.0+0xc6>
 800ab64:	f1bc 0f00 	cmp.w	ip, #0
 800ab68:	db1e      	blt.n	800aba8 <_strtol_l.constprop.0+0xc0>
 800ab6a:	45b1      	cmp	r9, r6
 800ab6c:	d31c      	bcc.n	800aba8 <_strtol_l.constprop.0+0xc0>
 800ab6e:	d101      	bne.n	800ab74 <_strtol_l.constprop.0+0x8c>
 800ab70:	45a2      	cmp	sl, r4
 800ab72:	db19      	blt.n	800aba8 <_strtol_l.constprop.0+0xc0>
 800ab74:	fb06 4603 	mla	r6, r6, r3, r4
 800ab78:	f04f 0c01 	mov.w	ip, #1
 800ab7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab80:	e7e8      	b.n	800ab54 <_strtol_l.constprop.0+0x6c>
 800ab82:	2c2b      	cmp	r4, #43	; 0x2b
 800ab84:	bf04      	itt	eq
 800ab86:	782c      	ldrbeq	r4, [r5, #0]
 800ab88:	1cb5      	addeq	r5, r6, #2
 800ab8a:	e7ca      	b.n	800ab22 <_strtol_l.constprop.0+0x3a>
 800ab8c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ab90:	f1be 0f19 	cmp.w	lr, #25
 800ab94:	d801      	bhi.n	800ab9a <_strtol_l.constprop.0+0xb2>
 800ab96:	3c37      	subs	r4, #55	; 0x37
 800ab98:	e7e2      	b.n	800ab60 <_strtol_l.constprop.0+0x78>
 800ab9a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ab9e:	f1be 0f19 	cmp.w	lr, #25
 800aba2:	d804      	bhi.n	800abae <_strtol_l.constprop.0+0xc6>
 800aba4:	3c57      	subs	r4, #87	; 0x57
 800aba6:	e7db      	b.n	800ab60 <_strtol_l.constprop.0+0x78>
 800aba8:	f04f 3cff 	mov.w	ip, #4294967295
 800abac:	e7e6      	b.n	800ab7c <_strtol_l.constprop.0+0x94>
 800abae:	f1bc 0f00 	cmp.w	ip, #0
 800abb2:	da05      	bge.n	800abc0 <_strtol_l.constprop.0+0xd8>
 800abb4:	2322      	movs	r3, #34	; 0x22
 800abb6:	6003      	str	r3, [r0, #0]
 800abb8:	4646      	mov	r6, r8
 800abba:	b942      	cbnz	r2, 800abce <_strtol_l.constprop.0+0xe6>
 800abbc:	4630      	mov	r0, r6
 800abbe:	e79e      	b.n	800aafe <_strtol_l.constprop.0+0x16>
 800abc0:	b107      	cbz	r7, 800abc4 <_strtol_l.constprop.0+0xdc>
 800abc2:	4276      	negs	r6, r6
 800abc4:	2a00      	cmp	r2, #0
 800abc6:	d0f9      	beq.n	800abbc <_strtol_l.constprop.0+0xd4>
 800abc8:	f1bc 0f00 	cmp.w	ip, #0
 800abcc:	d000      	beq.n	800abd0 <_strtol_l.constprop.0+0xe8>
 800abce:	1e69      	subs	r1, r5, #1
 800abd0:	6011      	str	r1, [r2, #0]
 800abd2:	e7f3      	b.n	800abbc <_strtol_l.constprop.0+0xd4>
 800abd4:	2430      	movs	r4, #48	; 0x30
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d1b1      	bne.n	800ab3e <_strtol_l.constprop.0+0x56>
 800abda:	2308      	movs	r3, #8
 800abdc:	e7af      	b.n	800ab3e <_strtol_l.constprop.0+0x56>
 800abde:	2c30      	cmp	r4, #48	; 0x30
 800abe0:	d0a5      	beq.n	800ab2e <_strtol_l.constprop.0+0x46>
 800abe2:	230a      	movs	r3, #10
 800abe4:	e7ab      	b.n	800ab3e <_strtol_l.constprop.0+0x56>
 800abe6:	bf00      	nop
 800abe8:	0800b8c1 	.word	0x0800b8c1

0800abec <_strtol_r>:
 800abec:	f7ff bf7c 	b.w	800aae8 <_strtol_l.constprop.0>

0800abf0 <_strtoul_l.constprop.0>:
 800abf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800abf4:	4f36      	ldr	r7, [pc, #216]	; (800acd0 <_strtoul_l.constprop.0+0xe0>)
 800abf6:	4686      	mov	lr, r0
 800abf8:	460d      	mov	r5, r1
 800abfa:	4628      	mov	r0, r5
 800abfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac00:	5de6      	ldrb	r6, [r4, r7]
 800ac02:	f016 0608 	ands.w	r6, r6, #8
 800ac06:	d1f8      	bne.n	800abfa <_strtoul_l.constprop.0+0xa>
 800ac08:	2c2d      	cmp	r4, #45	; 0x2d
 800ac0a:	d12f      	bne.n	800ac6c <_strtoul_l.constprop.0+0x7c>
 800ac0c:	782c      	ldrb	r4, [r5, #0]
 800ac0e:	2601      	movs	r6, #1
 800ac10:	1c85      	adds	r5, r0, #2
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d057      	beq.n	800acc6 <_strtoul_l.constprop.0+0xd6>
 800ac16:	2b10      	cmp	r3, #16
 800ac18:	d109      	bne.n	800ac2e <_strtoul_l.constprop.0+0x3e>
 800ac1a:	2c30      	cmp	r4, #48	; 0x30
 800ac1c:	d107      	bne.n	800ac2e <_strtoul_l.constprop.0+0x3e>
 800ac1e:	7828      	ldrb	r0, [r5, #0]
 800ac20:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ac24:	2858      	cmp	r0, #88	; 0x58
 800ac26:	d149      	bne.n	800acbc <_strtoul_l.constprop.0+0xcc>
 800ac28:	786c      	ldrb	r4, [r5, #1]
 800ac2a:	2310      	movs	r3, #16
 800ac2c:	3502      	adds	r5, #2
 800ac2e:	f04f 38ff 	mov.w	r8, #4294967295
 800ac32:	2700      	movs	r7, #0
 800ac34:	fbb8 f8f3 	udiv	r8, r8, r3
 800ac38:	fb03 f908 	mul.w	r9, r3, r8
 800ac3c:	ea6f 0909 	mvn.w	r9, r9
 800ac40:	4638      	mov	r0, r7
 800ac42:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ac46:	f1bc 0f09 	cmp.w	ip, #9
 800ac4a:	d814      	bhi.n	800ac76 <_strtoul_l.constprop.0+0x86>
 800ac4c:	4664      	mov	r4, ip
 800ac4e:	42a3      	cmp	r3, r4
 800ac50:	dd22      	ble.n	800ac98 <_strtoul_l.constprop.0+0xa8>
 800ac52:	2f00      	cmp	r7, #0
 800ac54:	db1d      	blt.n	800ac92 <_strtoul_l.constprop.0+0xa2>
 800ac56:	4580      	cmp	r8, r0
 800ac58:	d31b      	bcc.n	800ac92 <_strtoul_l.constprop.0+0xa2>
 800ac5a:	d101      	bne.n	800ac60 <_strtoul_l.constprop.0+0x70>
 800ac5c:	45a1      	cmp	r9, r4
 800ac5e:	db18      	blt.n	800ac92 <_strtoul_l.constprop.0+0xa2>
 800ac60:	fb00 4003 	mla	r0, r0, r3, r4
 800ac64:	2701      	movs	r7, #1
 800ac66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac6a:	e7ea      	b.n	800ac42 <_strtoul_l.constprop.0+0x52>
 800ac6c:	2c2b      	cmp	r4, #43	; 0x2b
 800ac6e:	bf04      	itt	eq
 800ac70:	782c      	ldrbeq	r4, [r5, #0]
 800ac72:	1c85      	addeq	r5, r0, #2
 800ac74:	e7cd      	b.n	800ac12 <_strtoul_l.constprop.0+0x22>
 800ac76:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ac7a:	f1bc 0f19 	cmp.w	ip, #25
 800ac7e:	d801      	bhi.n	800ac84 <_strtoul_l.constprop.0+0x94>
 800ac80:	3c37      	subs	r4, #55	; 0x37
 800ac82:	e7e4      	b.n	800ac4e <_strtoul_l.constprop.0+0x5e>
 800ac84:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ac88:	f1bc 0f19 	cmp.w	ip, #25
 800ac8c:	d804      	bhi.n	800ac98 <_strtoul_l.constprop.0+0xa8>
 800ac8e:	3c57      	subs	r4, #87	; 0x57
 800ac90:	e7dd      	b.n	800ac4e <_strtoul_l.constprop.0+0x5e>
 800ac92:	f04f 37ff 	mov.w	r7, #4294967295
 800ac96:	e7e6      	b.n	800ac66 <_strtoul_l.constprop.0+0x76>
 800ac98:	2f00      	cmp	r7, #0
 800ac9a:	da07      	bge.n	800acac <_strtoul_l.constprop.0+0xbc>
 800ac9c:	2322      	movs	r3, #34	; 0x22
 800ac9e:	f8ce 3000 	str.w	r3, [lr]
 800aca2:	f04f 30ff 	mov.w	r0, #4294967295
 800aca6:	b932      	cbnz	r2, 800acb6 <_strtoul_l.constprop.0+0xc6>
 800aca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acac:	b106      	cbz	r6, 800acb0 <_strtoul_l.constprop.0+0xc0>
 800acae:	4240      	negs	r0, r0
 800acb0:	2a00      	cmp	r2, #0
 800acb2:	d0f9      	beq.n	800aca8 <_strtoul_l.constprop.0+0xb8>
 800acb4:	b107      	cbz	r7, 800acb8 <_strtoul_l.constprop.0+0xc8>
 800acb6:	1e69      	subs	r1, r5, #1
 800acb8:	6011      	str	r1, [r2, #0]
 800acba:	e7f5      	b.n	800aca8 <_strtoul_l.constprop.0+0xb8>
 800acbc:	2430      	movs	r4, #48	; 0x30
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d1b5      	bne.n	800ac2e <_strtoul_l.constprop.0+0x3e>
 800acc2:	2308      	movs	r3, #8
 800acc4:	e7b3      	b.n	800ac2e <_strtoul_l.constprop.0+0x3e>
 800acc6:	2c30      	cmp	r4, #48	; 0x30
 800acc8:	d0a9      	beq.n	800ac1e <_strtoul_l.constprop.0+0x2e>
 800acca:	230a      	movs	r3, #10
 800accc:	e7af      	b.n	800ac2e <_strtoul_l.constprop.0+0x3e>
 800acce:	bf00      	nop
 800acd0:	0800b8c1 	.word	0x0800b8c1

0800acd4 <_strtoul_r>:
 800acd4:	f7ff bf8c 	b.w	800abf0 <_strtoul_l.constprop.0>

0800acd8 <__submore>:
 800acd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acdc:	460c      	mov	r4, r1
 800acde:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ace0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ace4:	4299      	cmp	r1, r3
 800ace6:	d11d      	bne.n	800ad24 <__submore+0x4c>
 800ace8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800acec:	f7fe fec0 	bl	8009a70 <_malloc_r>
 800acf0:	b918      	cbnz	r0, 800acfa <__submore+0x22>
 800acf2:	f04f 30ff 	mov.w	r0, #4294967295
 800acf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acfe:	63a3      	str	r3, [r4, #56]	; 0x38
 800ad00:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ad04:	6360      	str	r0, [r4, #52]	; 0x34
 800ad06:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ad0a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ad0e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ad12:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ad16:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ad1a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ad1e:	6020      	str	r0, [r4, #0]
 800ad20:	2000      	movs	r0, #0
 800ad22:	e7e8      	b.n	800acf6 <__submore+0x1e>
 800ad24:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ad26:	0077      	lsls	r7, r6, #1
 800ad28:	463a      	mov	r2, r7
 800ad2a:	f000 fb2b 	bl	800b384 <_realloc_r>
 800ad2e:	4605      	mov	r5, r0
 800ad30:	2800      	cmp	r0, #0
 800ad32:	d0de      	beq.n	800acf2 <__submore+0x1a>
 800ad34:	eb00 0806 	add.w	r8, r0, r6
 800ad38:	4601      	mov	r1, r0
 800ad3a:	4632      	mov	r2, r6
 800ad3c:	4640      	mov	r0, r8
 800ad3e:	f000 faed 	bl	800b31c <memcpy>
 800ad42:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800ad46:	f8c4 8000 	str.w	r8, [r4]
 800ad4a:	e7e9      	b.n	800ad20 <__submore+0x48>

0800ad4c <__swbuf_r>:
 800ad4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4e:	460e      	mov	r6, r1
 800ad50:	4614      	mov	r4, r2
 800ad52:	4605      	mov	r5, r0
 800ad54:	b118      	cbz	r0, 800ad5e <__swbuf_r+0x12>
 800ad56:	6983      	ldr	r3, [r0, #24]
 800ad58:	b90b      	cbnz	r3, 800ad5e <__swbuf_r+0x12>
 800ad5a:	f000 f9d9 	bl	800b110 <__sinit>
 800ad5e:	4b21      	ldr	r3, [pc, #132]	; (800ade4 <__swbuf_r+0x98>)
 800ad60:	429c      	cmp	r4, r3
 800ad62:	d12b      	bne.n	800adbc <__swbuf_r+0x70>
 800ad64:	686c      	ldr	r4, [r5, #4]
 800ad66:	69a3      	ldr	r3, [r4, #24]
 800ad68:	60a3      	str	r3, [r4, #8]
 800ad6a:	89a3      	ldrh	r3, [r4, #12]
 800ad6c:	071a      	lsls	r2, r3, #28
 800ad6e:	d52f      	bpl.n	800add0 <__swbuf_r+0x84>
 800ad70:	6923      	ldr	r3, [r4, #16]
 800ad72:	b36b      	cbz	r3, 800add0 <__swbuf_r+0x84>
 800ad74:	6923      	ldr	r3, [r4, #16]
 800ad76:	6820      	ldr	r0, [r4, #0]
 800ad78:	1ac0      	subs	r0, r0, r3
 800ad7a:	6963      	ldr	r3, [r4, #20]
 800ad7c:	b2f6      	uxtb	r6, r6
 800ad7e:	4283      	cmp	r3, r0
 800ad80:	4637      	mov	r7, r6
 800ad82:	dc04      	bgt.n	800ad8e <__swbuf_r+0x42>
 800ad84:	4621      	mov	r1, r4
 800ad86:	4628      	mov	r0, r5
 800ad88:	f000 f92e 	bl	800afe8 <_fflush_r>
 800ad8c:	bb30      	cbnz	r0, 800addc <__swbuf_r+0x90>
 800ad8e:	68a3      	ldr	r3, [r4, #8]
 800ad90:	3b01      	subs	r3, #1
 800ad92:	60a3      	str	r3, [r4, #8]
 800ad94:	6823      	ldr	r3, [r4, #0]
 800ad96:	1c5a      	adds	r2, r3, #1
 800ad98:	6022      	str	r2, [r4, #0]
 800ad9a:	701e      	strb	r6, [r3, #0]
 800ad9c:	6963      	ldr	r3, [r4, #20]
 800ad9e:	3001      	adds	r0, #1
 800ada0:	4283      	cmp	r3, r0
 800ada2:	d004      	beq.n	800adae <__swbuf_r+0x62>
 800ada4:	89a3      	ldrh	r3, [r4, #12]
 800ada6:	07db      	lsls	r3, r3, #31
 800ada8:	d506      	bpl.n	800adb8 <__swbuf_r+0x6c>
 800adaa:	2e0a      	cmp	r6, #10
 800adac:	d104      	bne.n	800adb8 <__swbuf_r+0x6c>
 800adae:	4621      	mov	r1, r4
 800adb0:	4628      	mov	r0, r5
 800adb2:	f000 f919 	bl	800afe8 <_fflush_r>
 800adb6:	b988      	cbnz	r0, 800addc <__swbuf_r+0x90>
 800adb8:	4638      	mov	r0, r7
 800adba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adbc:	4b0a      	ldr	r3, [pc, #40]	; (800ade8 <__swbuf_r+0x9c>)
 800adbe:	429c      	cmp	r4, r3
 800adc0:	d101      	bne.n	800adc6 <__swbuf_r+0x7a>
 800adc2:	68ac      	ldr	r4, [r5, #8]
 800adc4:	e7cf      	b.n	800ad66 <__swbuf_r+0x1a>
 800adc6:	4b09      	ldr	r3, [pc, #36]	; (800adec <__swbuf_r+0xa0>)
 800adc8:	429c      	cmp	r4, r3
 800adca:	bf08      	it	eq
 800adcc:	68ec      	ldreq	r4, [r5, #12]
 800adce:	e7ca      	b.n	800ad66 <__swbuf_r+0x1a>
 800add0:	4621      	mov	r1, r4
 800add2:	4628      	mov	r0, r5
 800add4:	f000 f80c 	bl	800adf0 <__swsetup_r>
 800add8:	2800      	cmp	r0, #0
 800adda:	d0cb      	beq.n	800ad74 <__swbuf_r+0x28>
 800addc:	f04f 37ff 	mov.w	r7, #4294967295
 800ade0:	e7ea      	b.n	800adb8 <__swbuf_r+0x6c>
 800ade2:	bf00      	nop
 800ade4:	0800b9e4 	.word	0x0800b9e4
 800ade8:	0800ba04 	.word	0x0800ba04
 800adec:	0800b9c4 	.word	0x0800b9c4

0800adf0 <__swsetup_r>:
 800adf0:	4b32      	ldr	r3, [pc, #200]	; (800aebc <__swsetup_r+0xcc>)
 800adf2:	b570      	push	{r4, r5, r6, lr}
 800adf4:	681d      	ldr	r5, [r3, #0]
 800adf6:	4606      	mov	r6, r0
 800adf8:	460c      	mov	r4, r1
 800adfa:	b125      	cbz	r5, 800ae06 <__swsetup_r+0x16>
 800adfc:	69ab      	ldr	r3, [r5, #24]
 800adfe:	b913      	cbnz	r3, 800ae06 <__swsetup_r+0x16>
 800ae00:	4628      	mov	r0, r5
 800ae02:	f000 f985 	bl	800b110 <__sinit>
 800ae06:	4b2e      	ldr	r3, [pc, #184]	; (800aec0 <__swsetup_r+0xd0>)
 800ae08:	429c      	cmp	r4, r3
 800ae0a:	d10f      	bne.n	800ae2c <__swsetup_r+0x3c>
 800ae0c:	686c      	ldr	r4, [r5, #4]
 800ae0e:	89a3      	ldrh	r3, [r4, #12]
 800ae10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae14:	0719      	lsls	r1, r3, #28
 800ae16:	d42c      	bmi.n	800ae72 <__swsetup_r+0x82>
 800ae18:	06dd      	lsls	r5, r3, #27
 800ae1a:	d411      	bmi.n	800ae40 <__swsetup_r+0x50>
 800ae1c:	2309      	movs	r3, #9
 800ae1e:	6033      	str	r3, [r6, #0]
 800ae20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ae24:	81a3      	strh	r3, [r4, #12]
 800ae26:	f04f 30ff 	mov.w	r0, #4294967295
 800ae2a:	e03e      	b.n	800aeaa <__swsetup_r+0xba>
 800ae2c:	4b25      	ldr	r3, [pc, #148]	; (800aec4 <__swsetup_r+0xd4>)
 800ae2e:	429c      	cmp	r4, r3
 800ae30:	d101      	bne.n	800ae36 <__swsetup_r+0x46>
 800ae32:	68ac      	ldr	r4, [r5, #8]
 800ae34:	e7eb      	b.n	800ae0e <__swsetup_r+0x1e>
 800ae36:	4b24      	ldr	r3, [pc, #144]	; (800aec8 <__swsetup_r+0xd8>)
 800ae38:	429c      	cmp	r4, r3
 800ae3a:	bf08      	it	eq
 800ae3c:	68ec      	ldreq	r4, [r5, #12]
 800ae3e:	e7e6      	b.n	800ae0e <__swsetup_r+0x1e>
 800ae40:	0758      	lsls	r0, r3, #29
 800ae42:	d512      	bpl.n	800ae6a <__swsetup_r+0x7a>
 800ae44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae46:	b141      	cbz	r1, 800ae5a <__swsetup_r+0x6a>
 800ae48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae4c:	4299      	cmp	r1, r3
 800ae4e:	d002      	beq.n	800ae56 <__swsetup_r+0x66>
 800ae50:	4630      	mov	r0, r6
 800ae52:	f7fe fda1 	bl	8009998 <_free_r>
 800ae56:	2300      	movs	r3, #0
 800ae58:	6363      	str	r3, [r4, #52]	; 0x34
 800ae5a:	89a3      	ldrh	r3, [r4, #12]
 800ae5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae60:	81a3      	strh	r3, [r4, #12]
 800ae62:	2300      	movs	r3, #0
 800ae64:	6063      	str	r3, [r4, #4]
 800ae66:	6923      	ldr	r3, [r4, #16]
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	89a3      	ldrh	r3, [r4, #12]
 800ae6c:	f043 0308 	orr.w	r3, r3, #8
 800ae70:	81a3      	strh	r3, [r4, #12]
 800ae72:	6923      	ldr	r3, [r4, #16]
 800ae74:	b94b      	cbnz	r3, 800ae8a <__swsetup_r+0x9a>
 800ae76:	89a3      	ldrh	r3, [r4, #12]
 800ae78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae80:	d003      	beq.n	800ae8a <__swsetup_r+0x9a>
 800ae82:	4621      	mov	r1, r4
 800ae84:	4630      	mov	r0, r6
 800ae86:	f000 fa09 	bl	800b29c <__smakebuf_r>
 800ae8a:	89a0      	ldrh	r0, [r4, #12]
 800ae8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae90:	f010 0301 	ands.w	r3, r0, #1
 800ae94:	d00a      	beq.n	800aeac <__swsetup_r+0xbc>
 800ae96:	2300      	movs	r3, #0
 800ae98:	60a3      	str	r3, [r4, #8]
 800ae9a:	6963      	ldr	r3, [r4, #20]
 800ae9c:	425b      	negs	r3, r3
 800ae9e:	61a3      	str	r3, [r4, #24]
 800aea0:	6923      	ldr	r3, [r4, #16]
 800aea2:	b943      	cbnz	r3, 800aeb6 <__swsetup_r+0xc6>
 800aea4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aea8:	d1ba      	bne.n	800ae20 <__swsetup_r+0x30>
 800aeaa:	bd70      	pop	{r4, r5, r6, pc}
 800aeac:	0781      	lsls	r1, r0, #30
 800aeae:	bf58      	it	pl
 800aeb0:	6963      	ldrpl	r3, [r4, #20]
 800aeb2:	60a3      	str	r3, [r4, #8]
 800aeb4:	e7f4      	b.n	800aea0 <__swsetup_r+0xb0>
 800aeb6:	2000      	movs	r0, #0
 800aeb8:	e7f7      	b.n	800aeaa <__swsetup_r+0xba>
 800aeba:	bf00      	nop
 800aebc:	20000118 	.word	0x20000118
 800aec0:	0800b9e4 	.word	0x0800b9e4
 800aec4:	0800ba04 	.word	0x0800ba04
 800aec8:	0800b9c4 	.word	0x0800b9c4

0800aecc <abort>:
 800aecc:	b508      	push	{r3, lr}
 800aece:	2006      	movs	r0, #6
 800aed0:	f000 fab0 	bl	800b434 <raise>
 800aed4:	2001      	movs	r0, #1
 800aed6:	f7f9 f837 	bl	8003f48 <_exit>
	...

0800aedc <__sflush_r>:
 800aedc:	898a      	ldrh	r2, [r1, #12]
 800aede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aee2:	4605      	mov	r5, r0
 800aee4:	0710      	lsls	r0, r2, #28
 800aee6:	460c      	mov	r4, r1
 800aee8:	d458      	bmi.n	800af9c <__sflush_r+0xc0>
 800aeea:	684b      	ldr	r3, [r1, #4]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	dc05      	bgt.n	800aefc <__sflush_r+0x20>
 800aef0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	dc02      	bgt.n	800aefc <__sflush_r+0x20>
 800aef6:	2000      	movs	r0, #0
 800aef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aefc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aefe:	2e00      	cmp	r6, #0
 800af00:	d0f9      	beq.n	800aef6 <__sflush_r+0x1a>
 800af02:	2300      	movs	r3, #0
 800af04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af08:	682f      	ldr	r7, [r5, #0]
 800af0a:	602b      	str	r3, [r5, #0]
 800af0c:	d032      	beq.n	800af74 <__sflush_r+0x98>
 800af0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af10:	89a3      	ldrh	r3, [r4, #12]
 800af12:	075a      	lsls	r2, r3, #29
 800af14:	d505      	bpl.n	800af22 <__sflush_r+0x46>
 800af16:	6863      	ldr	r3, [r4, #4]
 800af18:	1ac0      	subs	r0, r0, r3
 800af1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af1c:	b10b      	cbz	r3, 800af22 <__sflush_r+0x46>
 800af1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af20:	1ac0      	subs	r0, r0, r3
 800af22:	2300      	movs	r3, #0
 800af24:	4602      	mov	r2, r0
 800af26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af28:	6a21      	ldr	r1, [r4, #32]
 800af2a:	4628      	mov	r0, r5
 800af2c:	47b0      	blx	r6
 800af2e:	1c43      	adds	r3, r0, #1
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	d106      	bne.n	800af42 <__sflush_r+0x66>
 800af34:	6829      	ldr	r1, [r5, #0]
 800af36:	291d      	cmp	r1, #29
 800af38:	d82c      	bhi.n	800af94 <__sflush_r+0xb8>
 800af3a:	4a2a      	ldr	r2, [pc, #168]	; (800afe4 <__sflush_r+0x108>)
 800af3c:	40ca      	lsrs	r2, r1
 800af3e:	07d6      	lsls	r6, r2, #31
 800af40:	d528      	bpl.n	800af94 <__sflush_r+0xb8>
 800af42:	2200      	movs	r2, #0
 800af44:	6062      	str	r2, [r4, #4]
 800af46:	04d9      	lsls	r1, r3, #19
 800af48:	6922      	ldr	r2, [r4, #16]
 800af4a:	6022      	str	r2, [r4, #0]
 800af4c:	d504      	bpl.n	800af58 <__sflush_r+0x7c>
 800af4e:	1c42      	adds	r2, r0, #1
 800af50:	d101      	bne.n	800af56 <__sflush_r+0x7a>
 800af52:	682b      	ldr	r3, [r5, #0]
 800af54:	b903      	cbnz	r3, 800af58 <__sflush_r+0x7c>
 800af56:	6560      	str	r0, [r4, #84]	; 0x54
 800af58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af5a:	602f      	str	r7, [r5, #0]
 800af5c:	2900      	cmp	r1, #0
 800af5e:	d0ca      	beq.n	800aef6 <__sflush_r+0x1a>
 800af60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af64:	4299      	cmp	r1, r3
 800af66:	d002      	beq.n	800af6e <__sflush_r+0x92>
 800af68:	4628      	mov	r0, r5
 800af6a:	f7fe fd15 	bl	8009998 <_free_r>
 800af6e:	2000      	movs	r0, #0
 800af70:	6360      	str	r0, [r4, #52]	; 0x34
 800af72:	e7c1      	b.n	800aef8 <__sflush_r+0x1c>
 800af74:	6a21      	ldr	r1, [r4, #32]
 800af76:	2301      	movs	r3, #1
 800af78:	4628      	mov	r0, r5
 800af7a:	47b0      	blx	r6
 800af7c:	1c41      	adds	r1, r0, #1
 800af7e:	d1c7      	bne.n	800af10 <__sflush_r+0x34>
 800af80:	682b      	ldr	r3, [r5, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d0c4      	beq.n	800af10 <__sflush_r+0x34>
 800af86:	2b1d      	cmp	r3, #29
 800af88:	d001      	beq.n	800af8e <__sflush_r+0xb2>
 800af8a:	2b16      	cmp	r3, #22
 800af8c:	d101      	bne.n	800af92 <__sflush_r+0xb6>
 800af8e:	602f      	str	r7, [r5, #0]
 800af90:	e7b1      	b.n	800aef6 <__sflush_r+0x1a>
 800af92:	89a3      	ldrh	r3, [r4, #12]
 800af94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af98:	81a3      	strh	r3, [r4, #12]
 800af9a:	e7ad      	b.n	800aef8 <__sflush_r+0x1c>
 800af9c:	690f      	ldr	r7, [r1, #16]
 800af9e:	2f00      	cmp	r7, #0
 800afa0:	d0a9      	beq.n	800aef6 <__sflush_r+0x1a>
 800afa2:	0793      	lsls	r3, r2, #30
 800afa4:	680e      	ldr	r6, [r1, #0]
 800afa6:	bf08      	it	eq
 800afa8:	694b      	ldreq	r3, [r1, #20]
 800afaa:	600f      	str	r7, [r1, #0]
 800afac:	bf18      	it	ne
 800afae:	2300      	movne	r3, #0
 800afb0:	eba6 0807 	sub.w	r8, r6, r7
 800afb4:	608b      	str	r3, [r1, #8]
 800afb6:	f1b8 0f00 	cmp.w	r8, #0
 800afba:	dd9c      	ble.n	800aef6 <__sflush_r+0x1a>
 800afbc:	6a21      	ldr	r1, [r4, #32]
 800afbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afc0:	4643      	mov	r3, r8
 800afc2:	463a      	mov	r2, r7
 800afc4:	4628      	mov	r0, r5
 800afc6:	47b0      	blx	r6
 800afc8:	2800      	cmp	r0, #0
 800afca:	dc06      	bgt.n	800afda <__sflush_r+0xfe>
 800afcc:	89a3      	ldrh	r3, [r4, #12]
 800afce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afd2:	81a3      	strh	r3, [r4, #12]
 800afd4:	f04f 30ff 	mov.w	r0, #4294967295
 800afd8:	e78e      	b.n	800aef8 <__sflush_r+0x1c>
 800afda:	4407      	add	r7, r0
 800afdc:	eba8 0800 	sub.w	r8, r8, r0
 800afe0:	e7e9      	b.n	800afb6 <__sflush_r+0xda>
 800afe2:	bf00      	nop
 800afe4:	20400001 	.word	0x20400001

0800afe8 <_fflush_r>:
 800afe8:	b538      	push	{r3, r4, r5, lr}
 800afea:	690b      	ldr	r3, [r1, #16]
 800afec:	4605      	mov	r5, r0
 800afee:	460c      	mov	r4, r1
 800aff0:	b913      	cbnz	r3, 800aff8 <_fflush_r+0x10>
 800aff2:	2500      	movs	r5, #0
 800aff4:	4628      	mov	r0, r5
 800aff6:	bd38      	pop	{r3, r4, r5, pc}
 800aff8:	b118      	cbz	r0, 800b002 <_fflush_r+0x1a>
 800affa:	6983      	ldr	r3, [r0, #24]
 800affc:	b90b      	cbnz	r3, 800b002 <_fflush_r+0x1a>
 800affe:	f000 f887 	bl	800b110 <__sinit>
 800b002:	4b14      	ldr	r3, [pc, #80]	; (800b054 <_fflush_r+0x6c>)
 800b004:	429c      	cmp	r4, r3
 800b006:	d11b      	bne.n	800b040 <_fflush_r+0x58>
 800b008:	686c      	ldr	r4, [r5, #4]
 800b00a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d0ef      	beq.n	800aff2 <_fflush_r+0xa>
 800b012:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b014:	07d0      	lsls	r0, r2, #31
 800b016:	d404      	bmi.n	800b022 <_fflush_r+0x3a>
 800b018:	0599      	lsls	r1, r3, #22
 800b01a:	d402      	bmi.n	800b022 <_fflush_r+0x3a>
 800b01c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b01e:	f000 f915 	bl	800b24c <__retarget_lock_acquire_recursive>
 800b022:	4628      	mov	r0, r5
 800b024:	4621      	mov	r1, r4
 800b026:	f7ff ff59 	bl	800aedc <__sflush_r>
 800b02a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b02c:	07da      	lsls	r2, r3, #31
 800b02e:	4605      	mov	r5, r0
 800b030:	d4e0      	bmi.n	800aff4 <_fflush_r+0xc>
 800b032:	89a3      	ldrh	r3, [r4, #12]
 800b034:	059b      	lsls	r3, r3, #22
 800b036:	d4dd      	bmi.n	800aff4 <_fflush_r+0xc>
 800b038:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b03a:	f000 f908 	bl	800b24e <__retarget_lock_release_recursive>
 800b03e:	e7d9      	b.n	800aff4 <_fflush_r+0xc>
 800b040:	4b05      	ldr	r3, [pc, #20]	; (800b058 <_fflush_r+0x70>)
 800b042:	429c      	cmp	r4, r3
 800b044:	d101      	bne.n	800b04a <_fflush_r+0x62>
 800b046:	68ac      	ldr	r4, [r5, #8]
 800b048:	e7df      	b.n	800b00a <_fflush_r+0x22>
 800b04a:	4b04      	ldr	r3, [pc, #16]	; (800b05c <_fflush_r+0x74>)
 800b04c:	429c      	cmp	r4, r3
 800b04e:	bf08      	it	eq
 800b050:	68ec      	ldreq	r4, [r5, #12]
 800b052:	e7da      	b.n	800b00a <_fflush_r+0x22>
 800b054:	0800b9e4 	.word	0x0800b9e4
 800b058:	0800ba04 	.word	0x0800ba04
 800b05c:	0800b9c4 	.word	0x0800b9c4

0800b060 <std>:
 800b060:	2300      	movs	r3, #0
 800b062:	b510      	push	{r4, lr}
 800b064:	4604      	mov	r4, r0
 800b066:	e9c0 3300 	strd	r3, r3, [r0]
 800b06a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b06e:	6083      	str	r3, [r0, #8]
 800b070:	8181      	strh	r1, [r0, #12]
 800b072:	6643      	str	r3, [r0, #100]	; 0x64
 800b074:	81c2      	strh	r2, [r0, #14]
 800b076:	6183      	str	r3, [r0, #24]
 800b078:	4619      	mov	r1, r3
 800b07a:	2208      	movs	r2, #8
 800b07c:	305c      	adds	r0, #92	; 0x5c
 800b07e:	f7fe fb33 	bl	80096e8 <memset>
 800b082:	4b05      	ldr	r3, [pc, #20]	; (800b098 <std+0x38>)
 800b084:	6263      	str	r3, [r4, #36]	; 0x24
 800b086:	4b05      	ldr	r3, [pc, #20]	; (800b09c <std+0x3c>)
 800b088:	62a3      	str	r3, [r4, #40]	; 0x28
 800b08a:	4b05      	ldr	r3, [pc, #20]	; (800b0a0 <std+0x40>)
 800b08c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b08e:	4b05      	ldr	r3, [pc, #20]	; (800b0a4 <std+0x44>)
 800b090:	6224      	str	r4, [r4, #32]
 800b092:	6323      	str	r3, [r4, #48]	; 0x30
 800b094:	bd10      	pop	{r4, pc}
 800b096:	bf00      	nop
 800b098:	0800980d 	.word	0x0800980d
 800b09c:	08009833 	.word	0x08009833
 800b0a0:	0800986b 	.word	0x0800986b
 800b0a4:	0800988f 	.word	0x0800988f

0800b0a8 <_cleanup_r>:
 800b0a8:	4901      	ldr	r1, [pc, #4]	; (800b0b0 <_cleanup_r+0x8>)
 800b0aa:	f000 b8af 	b.w	800b20c <_fwalk_reent>
 800b0ae:	bf00      	nop
 800b0b0:	0800afe9 	.word	0x0800afe9

0800b0b4 <__sfmoreglue>:
 800b0b4:	b570      	push	{r4, r5, r6, lr}
 800b0b6:	2268      	movs	r2, #104	; 0x68
 800b0b8:	1e4d      	subs	r5, r1, #1
 800b0ba:	4355      	muls	r5, r2
 800b0bc:	460e      	mov	r6, r1
 800b0be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b0c2:	f7fe fcd5 	bl	8009a70 <_malloc_r>
 800b0c6:	4604      	mov	r4, r0
 800b0c8:	b140      	cbz	r0, 800b0dc <__sfmoreglue+0x28>
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	e9c0 1600 	strd	r1, r6, [r0]
 800b0d0:	300c      	adds	r0, #12
 800b0d2:	60a0      	str	r0, [r4, #8]
 800b0d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b0d8:	f7fe fb06 	bl	80096e8 <memset>
 800b0dc:	4620      	mov	r0, r4
 800b0de:	bd70      	pop	{r4, r5, r6, pc}

0800b0e0 <__sfp_lock_acquire>:
 800b0e0:	4801      	ldr	r0, [pc, #4]	; (800b0e8 <__sfp_lock_acquire+0x8>)
 800b0e2:	f000 b8b3 	b.w	800b24c <__retarget_lock_acquire_recursive>
 800b0e6:	bf00      	nop
 800b0e8:	200008a5 	.word	0x200008a5

0800b0ec <__sfp_lock_release>:
 800b0ec:	4801      	ldr	r0, [pc, #4]	; (800b0f4 <__sfp_lock_release+0x8>)
 800b0ee:	f000 b8ae 	b.w	800b24e <__retarget_lock_release_recursive>
 800b0f2:	bf00      	nop
 800b0f4:	200008a5 	.word	0x200008a5

0800b0f8 <__sinit_lock_acquire>:
 800b0f8:	4801      	ldr	r0, [pc, #4]	; (800b100 <__sinit_lock_acquire+0x8>)
 800b0fa:	f000 b8a7 	b.w	800b24c <__retarget_lock_acquire_recursive>
 800b0fe:	bf00      	nop
 800b100:	200008a6 	.word	0x200008a6

0800b104 <__sinit_lock_release>:
 800b104:	4801      	ldr	r0, [pc, #4]	; (800b10c <__sinit_lock_release+0x8>)
 800b106:	f000 b8a2 	b.w	800b24e <__retarget_lock_release_recursive>
 800b10a:	bf00      	nop
 800b10c:	200008a6 	.word	0x200008a6

0800b110 <__sinit>:
 800b110:	b510      	push	{r4, lr}
 800b112:	4604      	mov	r4, r0
 800b114:	f7ff fff0 	bl	800b0f8 <__sinit_lock_acquire>
 800b118:	69a3      	ldr	r3, [r4, #24]
 800b11a:	b11b      	cbz	r3, 800b124 <__sinit+0x14>
 800b11c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b120:	f7ff bff0 	b.w	800b104 <__sinit_lock_release>
 800b124:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b128:	6523      	str	r3, [r4, #80]	; 0x50
 800b12a:	4b13      	ldr	r3, [pc, #76]	; (800b178 <__sinit+0x68>)
 800b12c:	4a13      	ldr	r2, [pc, #76]	; (800b17c <__sinit+0x6c>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	62a2      	str	r2, [r4, #40]	; 0x28
 800b132:	42a3      	cmp	r3, r4
 800b134:	bf04      	itt	eq
 800b136:	2301      	moveq	r3, #1
 800b138:	61a3      	streq	r3, [r4, #24]
 800b13a:	4620      	mov	r0, r4
 800b13c:	f000 f820 	bl	800b180 <__sfp>
 800b140:	6060      	str	r0, [r4, #4]
 800b142:	4620      	mov	r0, r4
 800b144:	f000 f81c 	bl	800b180 <__sfp>
 800b148:	60a0      	str	r0, [r4, #8]
 800b14a:	4620      	mov	r0, r4
 800b14c:	f000 f818 	bl	800b180 <__sfp>
 800b150:	2200      	movs	r2, #0
 800b152:	60e0      	str	r0, [r4, #12]
 800b154:	2104      	movs	r1, #4
 800b156:	6860      	ldr	r0, [r4, #4]
 800b158:	f7ff ff82 	bl	800b060 <std>
 800b15c:	68a0      	ldr	r0, [r4, #8]
 800b15e:	2201      	movs	r2, #1
 800b160:	2109      	movs	r1, #9
 800b162:	f7ff ff7d 	bl	800b060 <std>
 800b166:	68e0      	ldr	r0, [r4, #12]
 800b168:	2202      	movs	r2, #2
 800b16a:	2112      	movs	r1, #18
 800b16c:	f7ff ff78 	bl	800b060 <std>
 800b170:	2301      	movs	r3, #1
 800b172:	61a3      	str	r3, [r4, #24]
 800b174:	e7d2      	b.n	800b11c <__sinit+0xc>
 800b176:	bf00      	nop
 800b178:	0800b7c0 	.word	0x0800b7c0
 800b17c:	0800b0a9 	.word	0x0800b0a9

0800b180 <__sfp>:
 800b180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b182:	4607      	mov	r7, r0
 800b184:	f7ff ffac 	bl	800b0e0 <__sfp_lock_acquire>
 800b188:	4b1e      	ldr	r3, [pc, #120]	; (800b204 <__sfp+0x84>)
 800b18a:	681e      	ldr	r6, [r3, #0]
 800b18c:	69b3      	ldr	r3, [r6, #24]
 800b18e:	b913      	cbnz	r3, 800b196 <__sfp+0x16>
 800b190:	4630      	mov	r0, r6
 800b192:	f7ff ffbd 	bl	800b110 <__sinit>
 800b196:	3648      	adds	r6, #72	; 0x48
 800b198:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b19c:	3b01      	subs	r3, #1
 800b19e:	d503      	bpl.n	800b1a8 <__sfp+0x28>
 800b1a0:	6833      	ldr	r3, [r6, #0]
 800b1a2:	b30b      	cbz	r3, 800b1e8 <__sfp+0x68>
 800b1a4:	6836      	ldr	r6, [r6, #0]
 800b1a6:	e7f7      	b.n	800b198 <__sfp+0x18>
 800b1a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b1ac:	b9d5      	cbnz	r5, 800b1e4 <__sfp+0x64>
 800b1ae:	4b16      	ldr	r3, [pc, #88]	; (800b208 <__sfp+0x88>)
 800b1b0:	60e3      	str	r3, [r4, #12]
 800b1b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b1b6:	6665      	str	r5, [r4, #100]	; 0x64
 800b1b8:	f000 f847 	bl	800b24a <__retarget_lock_init_recursive>
 800b1bc:	f7ff ff96 	bl	800b0ec <__sfp_lock_release>
 800b1c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b1c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b1c8:	6025      	str	r5, [r4, #0]
 800b1ca:	61a5      	str	r5, [r4, #24]
 800b1cc:	2208      	movs	r2, #8
 800b1ce:	4629      	mov	r1, r5
 800b1d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b1d4:	f7fe fa88 	bl	80096e8 <memset>
 800b1d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b1dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1e4:	3468      	adds	r4, #104	; 0x68
 800b1e6:	e7d9      	b.n	800b19c <__sfp+0x1c>
 800b1e8:	2104      	movs	r1, #4
 800b1ea:	4638      	mov	r0, r7
 800b1ec:	f7ff ff62 	bl	800b0b4 <__sfmoreglue>
 800b1f0:	4604      	mov	r4, r0
 800b1f2:	6030      	str	r0, [r6, #0]
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d1d5      	bne.n	800b1a4 <__sfp+0x24>
 800b1f8:	f7ff ff78 	bl	800b0ec <__sfp_lock_release>
 800b1fc:	230c      	movs	r3, #12
 800b1fe:	603b      	str	r3, [r7, #0]
 800b200:	e7ee      	b.n	800b1e0 <__sfp+0x60>
 800b202:	bf00      	nop
 800b204:	0800b7c0 	.word	0x0800b7c0
 800b208:	ffff0001 	.word	0xffff0001

0800b20c <_fwalk_reent>:
 800b20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b210:	4606      	mov	r6, r0
 800b212:	4688      	mov	r8, r1
 800b214:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b218:	2700      	movs	r7, #0
 800b21a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b21e:	f1b9 0901 	subs.w	r9, r9, #1
 800b222:	d505      	bpl.n	800b230 <_fwalk_reent+0x24>
 800b224:	6824      	ldr	r4, [r4, #0]
 800b226:	2c00      	cmp	r4, #0
 800b228:	d1f7      	bne.n	800b21a <_fwalk_reent+0xe>
 800b22a:	4638      	mov	r0, r7
 800b22c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b230:	89ab      	ldrh	r3, [r5, #12]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d907      	bls.n	800b246 <_fwalk_reent+0x3a>
 800b236:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b23a:	3301      	adds	r3, #1
 800b23c:	d003      	beq.n	800b246 <_fwalk_reent+0x3a>
 800b23e:	4629      	mov	r1, r5
 800b240:	4630      	mov	r0, r6
 800b242:	47c0      	blx	r8
 800b244:	4307      	orrs	r7, r0
 800b246:	3568      	adds	r5, #104	; 0x68
 800b248:	e7e9      	b.n	800b21e <_fwalk_reent+0x12>

0800b24a <__retarget_lock_init_recursive>:
 800b24a:	4770      	bx	lr

0800b24c <__retarget_lock_acquire_recursive>:
 800b24c:	4770      	bx	lr

0800b24e <__retarget_lock_release_recursive>:
 800b24e:	4770      	bx	lr

0800b250 <__swhatbuf_r>:
 800b250:	b570      	push	{r4, r5, r6, lr}
 800b252:	460e      	mov	r6, r1
 800b254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b258:	2900      	cmp	r1, #0
 800b25a:	b096      	sub	sp, #88	; 0x58
 800b25c:	4614      	mov	r4, r2
 800b25e:	461d      	mov	r5, r3
 800b260:	da08      	bge.n	800b274 <__swhatbuf_r+0x24>
 800b262:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b266:	2200      	movs	r2, #0
 800b268:	602a      	str	r2, [r5, #0]
 800b26a:	061a      	lsls	r2, r3, #24
 800b26c:	d410      	bmi.n	800b290 <__swhatbuf_r+0x40>
 800b26e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b272:	e00e      	b.n	800b292 <__swhatbuf_r+0x42>
 800b274:	466a      	mov	r2, sp
 800b276:	f000 f8f9 	bl	800b46c <_fstat_r>
 800b27a:	2800      	cmp	r0, #0
 800b27c:	dbf1      	blt.n	800b262 <__swhatbuf_r+0x12>
 800b27e:	9a01      	ldr	r2, [sp, #4]
 800b280:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b284:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b288:	425a      	negs	r2, r3
 800b28a:	415a      	adcs	r2, r3
 800b28c:	602a      	str	r2, [r5, #0]
 800b28e:	e7ee      	b.n	800b26e <__swhatbuf_r+0x1e>
 800b290:	2340      	movs	r3, #64	; 0x40
 800b292:	2000      	movs	r0, #0
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	b016      	add	sp, #88	; 0x58
 800b298:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b29c <__smakebuf_r>:
 800b29c:	898b      	ldrh	r3, [r1, #12]
 800b29e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b2a0:	079d      	lsls	r5, r3, #30
 800b2a2:	4606      	mov	r6, r0
 800b2a4:	460c      	mov	r4, r1
 800b2a6:	d507      	bpl.n	800b2b8 <__smakebuf_r+0x1c>
 800b2a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2ac:	6023      	str	r3, [r4, #0]
 800b2ae:	6123      	str	r3, [r4, #16]
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	6163      	str	r3, [r4, #20]
 800b2b4:	b002      	add	sp, #8
 800b2b6:	bd70      	pop	{r4, r5, r6, pc}
 800b2b8:	ab01      	add	r3, sp, #4
 800b2ba:	466a      	mov	r2, sp
 800b2bc:	f7ff ffc8 	bl	800b250 <__swhatbuf_r>
 800b2c0:	9900      	ldr	r1, [sp, #0]
 800b2c2:	4605      	mov	r5, r0
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	f7fe fbd3 	bl	8009a70 <_malloc_r>
 800b2ca:	b948      	cbnz	r0, 800b2e0 <__smakebuf_r+0x44>
 800b2cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2d0:	059a      	lsls	r2, r3, #22
 800b2d2:	d4ef      	bmi.n	800b2b4 <__smakebuf_r+0x18>
 800b2d4:	f023 0303 	bic.w	r3, r3, #3
 800b2d8:	f043 0302 	orr.w	r3, r3, #2
 800b2dc:	81a3      	strh	r3, [r4, #12]
 800b2de:	e7e3      	b.n	800b2a8 <__smakebuf_r+0xc>
 800b2e0:	4b0d      	ldr	r3, [pc, #52]	; (800b318 <__smakebuf_r+0x7c>)
 800b2e2:	62b3      	str	r3, [r6, #40]	; 0x28
 800b2e4:	89a3      	ldrh	r3, [r4, #12]
 800b2e6:	6020      	str	r0, [r4, #0]
 800b2e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2ec:	81a3      	strh	r3, [r4, #12]
 800b2ee:	9b00      	ldr	r3, [sp, #0]
 800b2f0:	6163      	str	r3, [r4, #20]
 800b2f2:	9b01      	ldr	r3, [sp, #4]
 800b2f4:	6120      	str	r0, [r4, #16]
 800b2f6:	b15b      	cbz	r3, 800b310 <__smakebuf_r+0x74>
 800b2f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2fc:	4630      	mov	r0, r6
 800b2fe:	f000 f8c7 	bl	800b490 <_isatty_r>
 800b302:	b128      	cbz	r0, 800b310 <__smakebuf_r+0x74>
 800b304:	89a3      	ldrh	r3, [r4, #12]
 800b306:	f023 0303 	bic.w	r3, r3, #3
 800b30a:	f043 0301 	orr.w	r3, r3, #1
 800b30e:	81a3      	strh	r3, [r4, #12]
 800b310:	89a0      	ldrh	r0, [r4, #12]
 800b312:	4305      	orrs	r5, r0
 800b314:	81a5      	strh	r5, [r4, #12]
 800b316:	e7cd      	b.n	800b2b4 <__smakebuf_r+0x18>
 800b318:	0800b0a9 	.word	0x0800b0a9

0800b31c <memcpy>:
 800b31c:	440a      	add	r2, r1
 800b31e:	4291      	cmp	r1, r2
 800b320:	f100 33ff 	add.w	r3, r0, #4294967295
 800b324:	d100      	bne.n	800b328 <memcpy+0xc>
 800b326:	4770      	bx	lr
 800b328:	b510      	push	{r4, lr}
 800b32a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b32e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b332:	4291      	cmp	r1, r2
 800b334:	d1f9      	bne.n	800b32a <memcpy+0xe>
 800b336:	bd10      	pop	{r4, pc}

0800b338 <memmove>:
 800b338:	4288      	cmp	r0, r1
 800b33a:	b510      	push	{r4, lr}
 800b33c:	eb01 0402 	add.w	r4, r1, r2
 800b340:	d902      	bls.n	800b348 <memmove+0x10>
 800b342:	4284      	cmp	r4, r0
 800b344:	4623      	mov	r3, r4
 800b346:	d807      	bhi.n	800b358 <memmove+0x20>
 800b348:	1e43      	subs	r3, r0, #1
 800b34a:	42a1      	cmp	r1, r4
 800b34c:	d008      	beq.n	800b360 <memmove+0x28>
 800b34e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b352:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b356:	e7f8      	b.n	800b34a <memmove+0x12>
 800b358:	4402      	add	r2, r0
 800b35a:	4601      	mov	r1, r0
 800b35c:	428a      	cmp	r2, r1
 800b35e:	d100      	bne.n	800b362 <memmove+0x2a>
 800b360:	bd10      	pop	{r4, pc}
 800b362:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b366:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b36a:	e7f7      	b.n	800b35c <memmove+0x24>

0800b36c <__malloc_lock>:
 800b36c:	4801      	ldr	r0, [pc, #4]	; (800b374 <__malloc_lock+0x8>)
 800b36e:	f7ff bf6d 	b.w	800b24c <__retarget_lock_acquire_recursive>
 800b372:	bf00      	nop
 800b374:	200008a4 	.word	0x200008a4

0800b378 <__malloc_unlock>:
 800b378:	4801      	ldr	r0, [pc, #4]	; (800b380 <__malloc_unlock+0x8>)
 800b37a:	f7ff bf68 	b.w	800b24e <__retarget_lock_release_recursive>
 800b37e:	bf00      	nop
 800b380:	200008a4 	.word	0x200008a4

0800b384 <_realloc_r>:
 800b384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b388:	4680      	mov	r8, r0
 800b38a:	4614      	mov	r4, r2
 800b38c:	460e      	mov	r6, r1
 800b38e:	b921      	cbnz	r1, 800b39a <_realloc_r+0x16>
 800b390:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b394:	4611      	mov	r1, r2
 800b396:	f7fe bb6b 	b.w	8009a70 <_malloc_r>
 800b39a:	b92a      	cbnz	r2, 800b3a8 <_realloc_r+0x24>
 800b39c:	f7fe fafc 	bl	8009998 <_free_r>
 800b3a0:	4625      	mov	r5, r4
 800b3a2:	4628      	mov	r0, r5
 800b3a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3a8:	f000 f882 	bl	800b4b0 <_malloc_usable_size_r>
 800b3ac:	4284      	cmp	r4, r0
 800b3ae:	4607      	mov	r7, r0
 800b3b0:	d802      	bhi.n	800b3b8 <_realloc_r+0x34>
 800b3b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b3b6:	d812      	bhi.n	800b3de <_realloc_r+0x5a>
 800b3b8:	4621      	mov	r1, r4
 800b3ba:	4640      	mov	r0, r8
 800b3bc:	f7fe fb58 	bl	8009a70 <_malloc_r>
 800b3c0:	4605      	mov	r5, r0
 800b3c2:	2800      	cmp	r0, #0
 800b3c4:	d0ed      	beq.n	800b3a2 <_realloc_r+0x1e>
 800b3c6:	42bc      	cmp	r4, r7
 800b3c8:	4622      	mov	r2, r4
 800b3ca:	4631      	mov	r1, r6
 800b3cc:	bf28      	it	cs
 800b3ce:	463a      	movcs	r2, r7
 800b3d0:	f7ff ffa4 	bl	800b31c <memcpy>
 800b3d4:	4631      	mov	r1, r6
 800b3d6:	4640      	mov	r0, r8
 800b3d8:	f7fe fade 	bl	8009998 <_free_r>
 800b3dc:	e7e1      	b.n	800b3a2 <_realloc_r+0x1e>
 800b3de:	4635      	mov	r5, r6
 800b3e0:	e7df      	b.n	800b3a2 <_realloc_r+0x1e>

0800b3e2 <_raise_r>:
 800b3e2:	291f      	cmp	r1, #31
 800b3e4:	b538      	push	{r3, r4, r5, lr}
 800b3e6:	4604      	mov	r4, r0
 800b3e8:	460d      	mov	r5, r1
 800b3ea:	d904      	bls.n	800b3f6 <_raise_r+0x14>
 800b3ec:	2316      	movs	r3, #22
 800b3ee:	6003      	str	r3, [r0, #0]
 800b3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f4:	bd38      	pop	{r3, r4, r5, pc}
 800b3f6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b3f8:	b112      	cbz	r2, 800b400 <_raise_r+0x1e>
 800b3fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3fe:	b94b      	cbnz	r3, 800b414 <_raise_r+0x32>
 800b400:	4620      	mov	r0, r4
 800b402:	f000 f831 	bl	800b468 <_getpid_r>
 800b406:	462a      	mov	r2, r5
 800b408:	4601      	mov	r1, r0
 800b40a:	4620      	mov	r0, r4
 800b40c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b410:	f000 b818 	b.w	800b444 <_kill_r>
 800b414:	2b01      	cmp	r3, #1
 800b416:	d00a      	beq.n	800b42e <_raise_r+0x4c>
 800b418:	1c59      	adds	r1, r3, #1
 800b41a:	d103      	bne.n	800b424 <_raise_r+0x42>
 800b41c:	2316      	movs	r3, #22
 800b41e:	6003      	str	r3, [r0, #0]
 800b420:	2001      	movs	r0, #1
 800b422:	e7e7      	b.n	800b3f4 <_raise_r+0x12>
 800b424:	2400      	movs	r4, #0
 800b426:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b42a:	4628      	mov	r0, r5
 800b42c:	4798      	blx	r3
 800b42e:	2000      	movs	r0, #0
 800b430:	e7e0      	b.n	800b3f4 <_raise_r+0x12>
	...

0800b434 <raise>:
 800b434:	4b02      	ldr	r3, [pc, #8]	; (800b440 <raise+0xc>)
 800b436:	4601      	mov	r1, r0
 800b438:	6818      	ldr	r0, [r3, #0]
 800b43a:	f7ff bfd2 	b.w	800b3e2 <_raise_r>
 800b43e:	bf00      	nop
 800b440:	20000118 	.word	0x20000118

0800b444 <_kill_r>:
 800b444:	b538      	push	{r3, r4, r5, lr}
 800b446:	4d07      	ldr	r5, [pc, #28]	; (800b464 <_kill_r+0x20>)
 800b448:	2300      	movs	r3, #0
 800b44a:	4604      	mov	r4, r0
 800b44c:	4608      	mov	r0, r1
 800b44e:	4611      	mov	r1, r2
 800b450:	602b      	str	r3, [r5, #0]
 800b452:	f7f8 fd69 	bl	8003f28 <_kill>
 800b456:	1c43      	adds	r3, r0, #1
 800b458:	d102      	bne.n	800b460 <_kill_r+0x1c>
 800b45a:	682b      	ldr	r3, [r5, #0]
 800b45c:	b103      	cbz	r3, 800b460 <_kill_r+0x1c>
 800b45e:	6023      	str	r3, [r4, #0]
 800b460:	bd38      	pop	{r3, r4, r5, pc}
 800b462:	bf00      	nop
 800b464:	200008a0 	.word	0x200008a0

0800b468 <_getpid_r>:
 800b468:	f7f8 bd56 	b.w	8003f18 <_getpid>

0800b46c <_fstat_r>:
 800b46c:	b538      	push	{r3, r4, r5, lr}
 800b46e:	4d07      	ldr	r5, [pc, #28]	; (800b48c <_fstat_r+0x20>)
 800b470:	2300      	movs	r3, #0
 800b472:	4604      	mov	r4, r0
 800b474:	4608      	mov	r0, r1
 800b476:	4611      	mov	r1, r2
 800b478:	602b      	str	r3, [r5, #0]
 800b47a:	f7f8 fdb4 	bl	8003fe6 <_fstat>
 800b47e:	1c43      	adds	r3, r0, #1
 800b480:	d102      	bne.n	800b488 <_fstat_r+0x1c>
 800b482:	682b      	ldr	r3, [r5, #0]
 800b484:	b103      	cbz	r3, 800b488 <_fstat_r+0x1c>
 800b486:	6023      	str	r3, [r4, #0]
 800b488:	bd38      	pop	{r3, r4, r5, pc}
 800b48a:	bf00      	nop
 800b48c:	200008a0 	.word	0x200008a0

0800b490 <_isatty_r>:
 800b490:	b538      	push	{r3, r4, r5, lr}
 800b492:	4d06      	ldr	r5, [pc, #24]	; (800b4ac <_isatty_r+0x1c>)
 800b494:	2300      	movs	r3, #0
 800b496:	4604      	mov	r4, r0
 800b498:	4608      	mov	r0, r1
 800b49a:	602b      	str	r3, [r5, #0]
 800b49c:	f7f8 fdb3 	bl	8004006 <_isatty>
 800b4a0:	1c43      	adds	r3, r0, #1
 800b4a2:	d102      	bne.n	800b4aa <_isatty_r+0x1a>
 800b4a4:	682b      	ldr	r3, [r5, #0]
 800b4a6:	b103      	cbz	r3, 800b4aa <_isatty_r+0x1a>
 800b4a8:	6023      	str	r3, [r4, #0]
 800b4aa:	bd38      	pop	{r3, r4, r5, pc}
 800b4ac:	200008a0 	.word	0x200008a0

0800b4b0 <_malloc_usable_size_r>:
 800b4b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4b4:	1f18      	subs	r0, r3, #4
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	bfbc      	itt	lt
 800b4ba:	580b      	ldrlt	r3, [r1, r0]
 800b4bc:	18c0      	addlt	r0, r0, r3
 800b4be:	4770      	bx	lr

0800b4c0 <_init>:
 800b4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4c2:	bf00      	nop
 800b4c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4c6:	bc08      	pop	{r3}
 800b4c8:	469e      	mov	lr, r3
 800b4ca:	4770      	bx	lr

0800b4cc <_fini>:
 800b4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ce:	bf00      	nop
 800b4d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4d2:	bc08      	pop	{r3}
 800b4d4:	469e      	mov	lr, r3
 800b4d6:	4770      	bx	lr
