{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../16-bit-cpu.gen/sources_1/bd/block_design",
      "name": "block_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "cpu_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "cpu_0": {
        "vlnv": "xilinx.com:module_ref:cpu:1.0",
        "xci_name": "block_design_cpu_0_0",
        "xci_path": "ip/block_design_cpu_0_0/block_design_cpu_0_0.xci",
        "inst_hier_path": "cpu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cpu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "cpu_0/clk"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "cpu_0/rst"
        ]
      }
    }
  }
}