{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552488977527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552488977532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 14:56:17 2019 " "Processing started: Wed Mar 13 14:56:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552488977532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488977532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488977532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552488978118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552488978118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-Behavioral " "Found design unit 1: ALU4-Behavioral" {  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aludemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDemo " "Found entity 1: ALUDemo" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/p3/parte4/bcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/p3/parte4/bcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavioral " "Found design unit 1: BCD-Behavioral" {  } { { "../Parte4/BCD.vhdl" "" { Text "C:/LSD/P3/Parte4/BCD.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989706 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../Parte4/BCD.vhdl" "" { Text "C:/LSD/P3/Parte4/BCD.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/p2/parte3/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/p2/parte3/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "../../P2/Parte3/Bin7SegDecoder.vhd" "" { Text "C:/LSD/P2/Parte3/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "../../P2/Parte3/Bin7SegDecoder.vhd" "" { Text "C:/LSD/P2/Parte3/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalchange.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalchange.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalChange-Behavioral " "Found design unit 1: SignalChange-Behavioral" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989714 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalChange " "Found entity 1: SignalChange" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488989714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDemo " "Elaborating entity \"ALUDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552488989809 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Bin7SegDecoder inst4 " "Block or symbol \"Bin7SegDecoder\" of instance \"inst4\" overlaps another block or symbol" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 160 936 1144 240 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1552488989810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst6 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst6\"" {  } { { "ALUDemo.bdf" "inst6" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 0 952 1160 80 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488989813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst2 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst2\"" {  } { { "ALUDemo.bdf" "inst2" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { -80 672 872 0 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488989817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalChange SignalChange:batatas " "Elaborating entity \"SignalChange\" for hierarchy \"SignalChange:batatas\"" {  } { { "ALUDemo.bdf" "batatas" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 96 456 632 208 "batatas" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488989819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rlinha SignalChange.vhd(28) " "VHDL Process Statement warning at SignalChange.vhd(28): signal \"s_rlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989820 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rlinha SignalChange.vhd(29) " "VHDL Process Statement warning at SignalChange.vhd(29): signal \"s_rlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989820 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_um SignalChange.vhd(29) " "VHDL Process Statement warning at SignalChange.vhd(29): signal \"s_um\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989820 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rlinha SignalChange.vhd(30) " "VHDL Process Statement warning at SignalChange.vhd(30): signal \"s_rlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989820 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mlinha SignalChange.vhd(34) " "VHDL Process Statement warning at SignalChange.vhd(34): signal \"s_mlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989820 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mlinha SignalChange.vhd(35) " "VHDL Process Statement warning at SignalChange.vhd(35): signal \"s_mlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989820 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_um SignalChange.vhd(35) " "VHDL Process Statement warning at SignalChange.vhd(35): signal \"s_um\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mlinha SignalChange.vhd(36) " "VHDL Process Statement warning at SignalChange.vhd(36): signal \"s_mlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rlinha SignalChange.vhd(38) " "VHDL Process Statement warning at SignalChange.vhd(38): signal \"s_rlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rlinha SignalChange.vhd(39) " "VHDL Process Statement warning at SignalChange.vhd(39): signal \"s_rlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_um SignalChange.vhd(39) " "VHDL Process Statement warning at SignalChange.vhd(39): signal \"s_um\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rlinha SignalChange.vhd(40) " "VHDL Process Statement warning at SignalChange.vhd(40): signal \"s_rlinha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rlinha SignalChange.vhd(17) " "VHDL Process Statement warning at SignalChange.vhd(17): inferring latch(es) for signal or variable \"s_rlinha\", which holds its previous value in one or more paths through the process" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_mlinha SignalChange.vhd(17) " "VHDL Process Statement warning at SignalChange.vhd(17): inferring latch(es) for signal or variable \"s_mlinha\", which holds its previous value in one or more paths through the process" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_mlinha\[0\] SignalChange.vhd(17) " "Inferred latch for \"s_mlinha\[0\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_mlinha\[1\] SignalChange.vhd(17) " "Inferred latch for \"s_mlinha\[1\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_mlinha\[2\] SignalChange.vhd(17) " "Inferred latch for \"s_mlinha\[2\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_mlinha\[3\] SignalChange.vhd(17) " "Inferred latch for \"s_mlinha\[3\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rlinha\[0\] SignalChange.vhd(17) " "Inferred latch for \"s_rlinha\[0\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rlinha\[1\] SignalChange.vhd(17) " "Inferred latch for \"s_rlinha\[1\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rlinha\[2\] SignalChange.vhd(17) " "Inferred latch for \"s_rlinha\[2\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rlinha\[3\] SignalChange.vhd(17) " "Inferred latch for \"s_rlinha\[3\]\" at SignalChange.vhd(17)" {  } { { "SignalChange.vhd" "" { Text "C:/LSD/P3/Parte5/SignalChange.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488989821 "|ALUDemo|SignalChange:batatas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU4:inst " "Elaborating entity \"ALU4\" for hierarchy \"ALU4:inst\"" {  } { { "ALUDemo.bdf" "inst" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 96 240 400 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488989823 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU4:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU4:inst\|Mult0\"" {  } { { "ALU4.vhd" "Mult0" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1552488990182 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU4:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU4:inst\|Div0\"" {  } { { "ALU4.vhd" "Div0" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1552488990182 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU4:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU4:inst\|Mod0\"" {  } { { "ALU4.vhd" "Mod0" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1552488990182 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1552488990182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU4:inst\|lpm_mult:Mult0\"" {  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488990238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU4:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU4:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990238 ""}  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552488990238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g1t " "Found entity 1: mult_g1t" {  } { { "db/mult_g1t.tdf" "" { Text "C:/LSD/P3/Parte5/db/mult_g1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU4:inst\|lpm_divide:Div0\"" {  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488990327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU4:inst\|lpm_divide:Div0 " "Instantiated megafunction \"ALU4:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990327 ""}  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552488990327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vo " "Found entity 1: lpm_divide_7vo" {  } { { "db/lpm_divide_7vo.tdf" "" { Text "C:/LSD/P3/Parte5/db/lpm_divide_7vo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2ag " "Found entity 1: abs_divider_2ag" {  } { { "db/abs_divider_2ag.tdf" "" { Text "C:/LSD/P3/Parte5/db/abs_divider_2ag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/LSD/P3/Parte5/db/alt_u_div_24f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/LSD/P3/Parte5/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/LSD/P3/Parte5/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "C:/LSD/P3/Parte5/db/lpm_abs_1v9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU4:inst\|lpm_divide:Mod0\"" {  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488990546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU4:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU4:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552488990546 ""}  } { { "ALU4.vhd" "" { Text "C:/LSD/P3/Parte5/ALU4.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552488990546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/LSD/P3/Parte5/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/LSD/P3/Parte5/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/LSD/P3/Parte5/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552488990632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488990632 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "2 " "Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1552488990871 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1552488990871 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1552488990871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { -48 1184 1360 -32 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552488991474 "|ALUDemo|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { -48 1184 1360 -32 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552488991474 "|ALUDemo|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { -48 1184 1360 -32 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552488991474 "|ALUDemo|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 112 1200 1376 128 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552488991474 "|ALUDemo|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 112 1200 1376 128 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552488991474 "|ALUDemo|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 112 1200 1376 128 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552488991474 "|ALUDemo|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "ALUDemo.bdf" "" { Schematic "C:/LSD/P3/Parte5/ALUDemo.bdf" { { 264 672 848 280 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552488991474 "|ALUDemo|HEX4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552488991474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552488991565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552488992352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552488992352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552488992433 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552488992433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552488992433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552488992433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552488992483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 14:56:32 2019 " "Processing ended: Wed Mar 13 14:56:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552488992483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552488992483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552488992483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552488992483 ""}
