Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Mar  1 18:06:14 2019
| Host         : raleigh-Z170X-UD5 running 64-bit Ubuntu 18.10
| Command      : report_control_sets -verbose -file MainModule_control_sets_placed.rpt
| Design       : MainModule
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | myHexDisplay/MyHex2BCD/counter[4]_i_2_n_0  | myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | myHexDisplay/MyHex2BCD/BCD_out[15]_i_1_n_0 |                                           |                3 |             16 |
|  clk_IBUF_BUFG | myHexDisplay/MyHex2BCD/digit0[3]_i_1_n_0   | myHexDisplay/MyHex2BCD/counter[4]_i_1_n_0 |                2 |             16 |
|  clk_IBUF_BUFG |                                            |                                           |                6 |             18 |
+----------------+--------------------------------------------+-------------------------------------------+------------------+----------------+


