Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 09:59:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.750        0.000                      0                 1464        0.057        0.000                      0                 1464       54.305        0.000                       0                   536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.750        0.000                      0                 1460        0.057        0.000                      0                 1460       54.305        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.844        0.000                      0                    4        0.608        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.240ns  (logic 61.125ns (59.207%)  route 42.115ns (40.794%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.585   104.552    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          LUT4 (Prop_lut4_I1_O)        0.150   104.702 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.455   105.158    sm/D_states_q[3]_i_26_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.326   105.484 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.586   106.070    sm/D_states_q[3]_i_20_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.194 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.658   106.852    sm/D_states_q[3]_i_13_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124   106.976 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.720   107.696    sm/D_states_q[3]_i_4_n_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I4_O)        0.124   107.820 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.568   108.389    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X35Y2          FDSE (Setup_fdse_C_D)       -0.061   116.139    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -108.389    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.987ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.460ns  (logic 61.160ns (59.692%)  route 41.300ns (40.309%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.967    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   104.179 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.303   104.482    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.781 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.705   105.486    sm/M_alum_out[0]
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124   105.610 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.263   105.873    display/M_sm_bra[0]
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.683   106.680    sm/override_address
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.124   106.804 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.805   107.608    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.608    
  -------------------------------------------------------------------
                         slack                                  7.987    

Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.385ns  (logic 61.160ns (59.735%)  route 41.226ns (40.265%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.967    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   104.179 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.303   104.482    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.781 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.705   105.486    sm/M_alum_out[0]
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124   105.610 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.263   105.873    display/M_sm_bra[0]
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.678   106.675    sm/override_address
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.124   106.799 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.735   107.534    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.534    
  -------------------------------------------------------------------
                         slack                                  8.062    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.836ns  (logic 61.326ns (59.635%)  route 41.510ns (40.365%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=30 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[2]/Q
                         net (fo=228, routed)         1.758     7.362    sm/D_states_q[2]
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.510 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.591    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.919 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.814    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.112    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.236 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.127    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.279 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.196    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.522 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.522    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.054 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.054    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.168 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.168    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.282    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.396    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.510    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.624    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.738    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.852    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.123 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.206    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.579 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.129 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.129    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.243 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.243    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.357    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.471 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.471    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.585    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.699    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.813    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.927 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.927    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.084 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.891    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.220 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.220    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.753 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.753    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.870 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.870    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.987 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.987    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.104 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.104    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.221 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.221    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.338 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.338    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.455 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.455    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.572 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.572    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.729 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.594    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.926 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.926    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.476 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.932    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.046 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.046    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.160 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.160    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.274 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.274    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.431 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.410    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.195 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.309 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.309    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.423 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.423    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.537 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.537    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.651 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.651    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.765 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.765    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.879 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.993 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.993    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.150 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.053    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.382 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.382    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.915 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.915    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.032 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.032    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.149 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.266 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.266    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.383 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.383    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.500 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.500    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.617 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.734 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.734    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.891 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.831    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.163 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.163    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.713 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.713    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.827    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.941    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.055    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.169 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.169    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.283 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.397 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.397    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.511 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.511    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.668 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.560    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.889 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.889    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.422 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.422    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.539 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.539    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.656 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.773 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.773    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.890    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.016    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.133 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.250 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.250    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.407 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.299    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.631 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.631    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.181 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.181    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.295 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.295    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.409 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.409    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.523 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.523    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.637 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.646    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.760 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.760    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.874 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.874    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.988 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.988    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.145 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.094    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.423 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.423    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.973 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.973    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.087 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.087    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.201 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.201    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.315 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.315    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.429 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.438    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.552 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.552    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.666    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.780 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.780    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.937 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.876    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.205 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.205    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.869 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.869    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.983 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.097 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.106    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.719 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.787    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.116 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.666 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.666    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.780 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.780    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.894 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.894    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.008 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.008    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.122 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.131    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.245 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.245    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.359 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.359    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.473 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.473    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.630 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.635    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.964 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.964    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.497 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.497    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.614 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.614    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.731 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.731    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.848 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.848    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.965 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.965    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.082 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.091    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.325 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.325    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.482 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.379    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.711 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.711    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.261 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.261    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.498    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.612    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.726    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.840 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.840    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.954 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.954    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.068 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.068    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.225 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.071    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.400 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.400    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.950 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.959    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.073 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.073    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.187 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.187    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.301 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.301    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.415 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.415    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.529 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.529    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.643 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.643    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.757 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.757    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.914 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.023    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.885 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.894    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.011 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.870 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.905    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.237 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.237    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.770 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.887 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.896    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.013 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.013    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.247 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.247    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.364 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.481 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.598 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.755 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.804    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.136 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.136    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.669 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.796    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.498 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.498    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.655 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.714    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.046 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.046    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.596 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.596    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.710 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.710    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.824 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.824    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.938 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.947    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.061 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.061    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.175 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.175    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.289 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.289    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.403 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.403    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.560 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.633    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.433 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.433    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.550 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.667 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.667    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.784 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.784    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.901 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.901    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.018 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.027    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.418 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.691    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.023 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.023    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.573 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.573    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.801 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.801    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.414 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.521    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.850 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.850    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.383 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.383    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.500 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.500    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.617 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.617    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.734 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.734    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.851 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.851    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.968 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.968    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.202 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.359 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.381    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.713 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.246 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.363 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.363    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.480 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.597 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.597    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.714 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.714    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.831 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.831    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.948 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.948    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.180    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.512 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.512    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.045 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.045    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.162 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.021 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.931    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.263 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.263    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.813 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.813    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.041 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.041    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.155 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.155    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.269 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.269    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.383 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.383    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.497 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.497    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.611 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.611    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.768 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.098    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.427 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.427    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.977 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.977    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.091 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.091    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.205 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.205    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.319 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.319    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.433    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.547    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.661    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.775    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.932 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.922    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.251 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.251    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.784 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.784    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.901 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.901    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.018 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.018    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.135 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.135    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.252 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.369 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.369    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.486 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.486    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.603 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.603    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.760 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.760    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.092 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.092    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.642 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.642    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.756 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.756    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.870 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.870    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.984 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.984    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.098 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.098    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.212 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.212    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.326 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.326    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.440 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.440    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.597 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.626    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.955 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.505 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.505    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.619 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.619    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.733 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.733    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.847 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.847    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.961 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.961    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.075 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.075    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.189 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.189    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.303 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.303    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.460 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.564    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.893 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.893    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.426 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.426    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.543 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.543    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.660 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.660    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.777 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.777    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.894 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.894    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.011 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.011    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.128 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.128    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.245 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.402 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.382    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.714 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.264 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.264    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.378 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.378    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.492 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.492    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.606 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.606    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.720 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.720    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.834 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.834    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.948 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.948    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.062 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.219 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.248    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.034 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.034    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.147 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.147    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.261 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.261    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.375 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.375    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.489 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.988 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.631    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.960 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.960    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   104.172 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.303   104.475    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.774 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.864   105.638    sm/M_alum_out[0]
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.150   105.788 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.468   106.256    sm/D_states_q[3]_i_7_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.328   106.584 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.804   107.388    sm/D_states_q[1]_i_2_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124   107.512 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.472   107.984    sm/D_states_d__0[1]
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)       -0.031   116.168    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.168    
                         arrival time                        -107.985    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.668ns  (logic 61.125ns (59.537%)  route 41.543ns (40.464%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.585   104.552    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          LUT4 (Prop_lut4_I1_O)        0.150   104.702 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.455   105.158    sm/D_states_q[3]_i_26_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.326   105.484 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.586   106.070    sm/D_states_q[3]_i_20_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.194 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.658   106.852    sm/D_states_q[3]_i_13_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124   106.976 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.716   107.692    sm/D_states_q[3]_i_4_n_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I4_O)        0.124   107.816 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   107.816    sm/D_states_d__0[3]
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X35Y2          FDSE (Setup_fdse_C_D)        0.029   116.229    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -107.816    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.667ns  (logic 61.120ns (59.532%)  route 41.547ns (40.468%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.585   104.552    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          LUT4 (Prop_lut4_I1_O)        0.150   104.702 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.455   105.158    sm/D_states_q[3]_i_26_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.326   105.484 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.586   106.070    sm/D_states_q[3]_i_20_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.194 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.658   106.852    sm/D_states_q[3]_i_13_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124   106.976 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.720   107.696    sm/D_states_q[3]_i_4_n_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I4_O)        0.119   107.815 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.815    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X35Y2          FDSE (Setup_fdse_C_D)        0.047   116.247    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.247    
                         arrival time                        -107.815    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.119ns  (logic 61.359ns (60.086%)  route 40.760ns (39.914%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.967    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   104.179 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.303   104.482    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.781 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.785   105.566    sm/M_alum_out[0]
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.120   105.686 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.443   106.129    sm/D_states_q[7]_i_10_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.327   106.456 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.151   106.608    sm/D_states_q[6]_i_5_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124   106.732 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.535   107.267    sm/D_states_d__0[6]
    SLICE_X39Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.061   116.052    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.052    
                         arrival time                        -107.267    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.831ns  (logic 61.160ns (60.060%)  route 40.672ns (39.940%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.967    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   104.179 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.303   104.482    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.781 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.785   105.566    sm/M_alum_out[0]
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.124   105.690 f  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.433   106.124    sm/D_states_q[4]_i_17_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124   106.248 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.608   106.856    sm/D_states_q[4]_i_6_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124   106.980 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   106.980    sm/D_states_d__0[4]
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X39Y3          FDSE (Setup_fdse_C_D)        0.029   116.142    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -106.980    
  -------------------------------------------------------------------
                         slack                                  9.162    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.419ns  (logic 60.912ns (60.060%)  route 40.507ns (39.940%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=29 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.967    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   104.179 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.303   104.482    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.781 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.373   105.155    sm/M_alum_out[0]
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.124   105.279 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.289   106.567    L_reg/D[0]
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.452   115.968    L_reg/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X57Y8          FDRE (Setup_fdre_C_D)       -0.067   116.053    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        116.053    
                         arrival time                        -106.567    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.575ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.505ns  (logic 61.160ns (60.253%)  route 40.345ns (39.747%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=29 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.701     7.367    sm/D_states_q[1]
    SLICE_X52Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.517 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.081     8.599    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I1_O)        0.328     8.927 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.894     9.821    sm/ram_reg_i_127_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.174    11.119    L_reg/M_sm_ra1[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           0.891    12.134    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X35Y13         LUT3 (Prop_lut3_I2_O)        0.152    12.286 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.918    13.204    sm/M_alum_a[31]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.326    13.530 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.530    alum/S[0]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.062 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.746    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.860    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.131 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.083    16.214    alum/temp_out0[31]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.373    16.587 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.092 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.807    18.898    alum/temp_out0[30]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.329    19.227 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.227    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.760 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.760    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.877 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.877    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.994 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.111 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.111    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.228 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.228    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.345 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.345    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.462 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.462    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.579 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.736 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.865    21.601    alum/temp_out0[29]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    21.933 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.933    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.483 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.483    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.597 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.597    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.711 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.711    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.825 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.825    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.939 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.939    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.053 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.053    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.167 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.167    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.281 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.281    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.438 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.979    24.417    alum/temp_out0[28]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.202 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.202    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.316    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.430 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.430    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.544 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.544    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.658 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.658    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.772    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.886 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.886    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.000 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.000    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.157 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.904    27.061    alum/temp_out0[27]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.390 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.390    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.923 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.923    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.040 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.040    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.157 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.157    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.274 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.391    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.508 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.508    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.625 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.625    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.742 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.742    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.899 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.940    29.839    alum/temp_out0[26]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.171 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.171    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.721 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.721    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.835 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.835    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.949 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.949    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.063 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.063    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.177 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.177    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.291 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.291    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.405 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.405    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.519 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.519    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.676 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.891    32.567    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.896 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.429 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.429    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.546 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.546    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.663 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.663    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.780 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.780    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.897 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.897    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.014 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.009    34.023    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.140    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.257    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.414 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.306    alum/temp_out0[24]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.638 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.638    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.188 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.188    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.302 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.302    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.416 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.416    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.530 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.530    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.653    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.767 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.767    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.881 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.881    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.995 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.995    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.152 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.949    38.101    alum/temp_out0[23]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.430 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    38.430    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.980 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.094 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.094    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.208 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.208    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.322 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.322    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.436 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.445    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.559 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.559    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.673    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.787 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.787    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.944 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.939    40.883    alum/temp_out0[22]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.212 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.212    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.762 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.762    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.876 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.876    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.990 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.990    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.104 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.113    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.227 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.227    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.341 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.341    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.455 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.455    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.569    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.726 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.068    43.794    alum/temp_out0[21]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.123 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.123    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.673 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.673    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.787 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.787    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.901 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.901    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.015 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.015    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.009    45.138    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.252 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.252    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.366 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.366    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.480 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.480    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.637 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.005    46.642    alum/temp_out0[20]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    46.971 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.971    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.504 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.504    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.621 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.621    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.738 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.738    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.855 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.089 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.098    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.215 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.215    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.332 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.332    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.489 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.897    49.386    alum/temp_out0[19]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.718 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.718    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.268 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.268    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.382 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.382    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.496 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    50.505    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.619    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.733 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.733    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.847 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.847    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.961 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.961    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.075 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.075    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.232 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.846    52.078    alum/temp_out0[18]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.407 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.407    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.957 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.009    52.966    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.080 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.080    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.194 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.194    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.308 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.308    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.422 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.422    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.536 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.536    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.650 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.921 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.031    alum/temp_out0[17]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.360 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.360    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.893 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.009    55.902    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.019 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.019    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.136 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.136    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.253 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.370 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.487 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.487    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.604 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.604    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.721 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.878 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.034    57.912    alum/temp_out0[16]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    58.244 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.244    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.894 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.009    58.903    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.020 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.020    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.137 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.137    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.254 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.762 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.050    60.812    alum/temp_out0[15]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.332    61.144 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.144    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.677 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.677    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.794 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    61.803    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.920 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.920    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.037 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.037    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.154 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.154    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.271 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.388 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.388    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.505 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.505    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.662 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    63.722    alum/temp_out0[14]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    64.054 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.054    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.604 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.604    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.718 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.832 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.832    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.946 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.009    64.955    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.069 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.183 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.183    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.297 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.297    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.411 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.411    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.568 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.072    66.640    alum/temp_out0[13]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    67.440 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.440    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.557 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.557    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.674 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.791 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.908 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.908    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.025 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    68.034    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.151 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.151    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.268 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.268    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.425 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.274    69.699    alum/temp_out0[12]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.031 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.581 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.581    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.695 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.695    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.809 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.923 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.923    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.037 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.151 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.151    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.265 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.265    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.422 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.107    72.528    alum/temp_out0[11]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.857 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.857    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.390 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.390    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.507 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.507    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.624 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.624    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.741 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.741    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.858 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.858    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.975 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.975    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.092 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.092    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.209 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.209    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.366 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.022    75.389    alum/temp_out0[10]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.721 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.721    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.254 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.254    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.371 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.371    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.488 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.488    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.605 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.605    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.722 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.722    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.839 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.839    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.956 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.073 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.073    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.230 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.958    78.188    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.520 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.520    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.053 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.053    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.170 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.170    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.287 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.287    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.404 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.404    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.521 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.521    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.637 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.637    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.754 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.754    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.871 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.871    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.028 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.909    80.938    alum/temp_out0[8]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    81.270 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.270    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.820 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.820    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.934 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.775 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.330    84.105    alum/temp_out0[7]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    84.434 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.434    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.984 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.984    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.098 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.098    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.212 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.212    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.326 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.326    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.440 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.554 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.554    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.668 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.668    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.782 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.782    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.939 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.990    86.930    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.259 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.259    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.792 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.792    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.909 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.909    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.143 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.143    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.260 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.260    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.377 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.377    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.494 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.611 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.000    89.767    alum/temp_out0[5]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.099 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.099    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.649 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.991 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.991    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.105 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.105    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.219 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.219    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.333 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.447 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.447    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.604 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.029    92.634    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.963 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.963    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.513 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.513    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.627 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.627    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.741 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.741    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.855 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.855    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.969 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.969    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.083 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.083    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.197 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.197    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.311 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.311    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.468 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    95.571    alum/temp_out0[3]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.900 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.900    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.433 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.433    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.550 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.667 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.784 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.784    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.901 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.901    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.018 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.018    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.135 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.135    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.252 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.252    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.409 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.980    98.389    alum/temp_out0[2]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.721 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.721    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.271 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.271    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.385 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.385    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.499 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.499    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.613 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.613    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.727 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.727    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.841 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.841    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.955 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.226 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.029   101.256    alum/temp_out0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   102.041 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.041    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.155 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.155    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.269 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.269    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.383 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.383    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.497 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.497    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.611 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.611    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.725 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.725    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.839 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.839    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.996 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.643   103.638    sm/temp_out0[0]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.967 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.967    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   104.179 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.303   104.482    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.299   104.781 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.696   105.477    sm/M_alum_out[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.124   105.601 f  sm/D_states_q[2]_i_16/O
                         net (fo=1, routed)           0.161   105.762    sm/D_states_q[2]_i_16_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124   105.886 f  sm/D_states_q[2]_i_4/O
                         net (fo=1, routed)           0.643   106.529    sm/D_states_q[2]_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124   106.653 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.653    sm/D_states_d__0[2]
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)        0.029   116.228    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.228    
                         arrival time                        -106.653    
  -------------------------------------------------------------------
                         slack                                  9.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.239     1.887    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.239     1.887    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.239     1.887    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.239     1.887    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.901%)  route 0.288ns (67.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.288     1.935    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.901%)  route 0.288ns (67.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.288     1.935    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X33Y1    D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X33Y6    D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y5    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y16   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y18   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.844ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.994ns (25.917%)  route 2.841ns (74.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.171     6.837    sm/D_states_q[1]
    SLICE_X47Y4          LUT2 (Prop_lut2_I0_O)        0.150     6.987 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.161     8.149    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.326     8.475 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.509     8.984    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                106.844    

Slack (MET) :             106.844ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.994ns (25.917%)  route 2.841ns (74.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.171     6.837    sm/D_states_q[1]
    SLICE_X47Y4          LUT2 (Prop_lut2_I0_O)        0.150     6.987 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.161     8.149    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.326     8.475 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.509     8.984    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                106.844    

Slack (MET) :             106.844ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.994ns (25.917%)  route 2.841ns (74.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.171     6.837    sm/D_states_q[1]
    SLICE_X47Y4          LUT2 (Prop_lut2_I0_O)        0.150     6.987 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.161     8.149    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.326     8.475 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.509     8.984    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                106.844    

Slack (MET) :             106.844ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.994ns (25.917%)  route 2.841ns (74.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.171     6.837    sm/D_states_q[1]
    SLICE_X47Y4          LUT2 (Prop_lut2_I0_O)        0.150     6.987 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.161     8.149    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.326     8.475 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.509     8.984    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                106.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.901%)  route 0.592ns (76.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.416     2.064    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.176     2.285    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X29Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.901%)  route 0.592ns (76.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.416     2.064    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.176     2.285    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X29Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.901%)  route 0.592ns (76.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.416     2.064    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.176     2.285    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X29Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.901%)  route 0.592ns (76.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.416     2.064    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.109 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.176     2.285    fifo_reset_cond/AS[0]
    SLICE_X29Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X29Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.608    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.611ns  (logic 11.752ns (30.436%)  route 26.860ns (69.564%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.970     7.578    L_reg/M_sm_timer[10]
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  L_reg/L_409e0e3f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.698     8.400    L_reg/L_409e0e3f_remainder0_carry_i_21__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.524 f  L_reg/L_409e0e3f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.811     9.335    L_reg/L_409e0e3f_remainder0_carry_i_18__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.487 f  L_reg/L_409e0e3f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.947    10.434    L_reg/L_409e0e3f_remainder0_carry_i_20__1_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.786 r  L_reg/L_409e0e3f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    11.783    L_reg/L_409e0e3f_remainder0_carry_i_10__1_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_409e0e3f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.109    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.687 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.936    13.622    L_reg/L_409e0e3f_remainder0_3[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.951 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.817    15.768    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.326    16.094 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.122    17.216    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    17.340 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.899    18.239    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.152    18.391 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.627    19.018    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.319    19.337 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.672    20.009    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.348    20.357 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.187 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.187    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.301 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.301    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.635 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.124    22.759    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.303    23.062 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.594    23.656    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.780 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.747    24.527    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.651 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.499    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.152    25.651 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.863    26.514    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.666    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.812 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.612    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.328    28.940 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.001    30.939    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.242 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.844    32.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.210 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.134    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    34.288    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    34.412 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.642    35.054    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I1_O)        0.150    35.204 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.799    40.003    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    43.764 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.764    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.540ns  (logic 11.521ns (29.892%)  route 27.019ns (70.108%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.970     7.578    L_reg/M_sm_timer[10]
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  L_reg/L_409e0e3f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.698     8.400    L_reg/L_409e0e3f_remainder0_carry_i_21__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.524 f  L_reg/L_409e0e3f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.811     9.335    L_reg/L_409e0e3f_remainder0_carry_i_18__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.487 f  L_reg/L_409e0e3f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.947    10.434    L_reg/L_409e0e3f_remainder0_carry_i_20__1_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.786 r  L_reg/L_409e0e3f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    11.783    L_reg/L_409e0e3f_remainder0_carry_i_10__1_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_409e0e3f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.109    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.687 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.936    13.622    L_reg/L_409e0e3f_remainder0_3[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.951 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.817    15.768    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.326    16.094 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.122    17.216    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    17.340 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.899    18.239    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.152    18.391 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.627    19.018    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.319    19.337 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.672    20.009    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.348    20.357 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.187 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.187    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.301 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.301    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.635 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.124    22.759    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.303    23.062 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.594    23.656    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.780 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.747    24.527    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.651 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.499    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.152    25.651 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.863    26.514    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.666    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.812 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.612    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.328    28.940 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.001    30.939    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.242 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.844    32.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.210 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.134    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    34.288    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    34.412 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.017    35.429    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124    35.553 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.583    40.137    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.692 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.692    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.467ns  (logic 11.748ns (30.540%)  route 26.720ns (69.460%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.970     7.578    L_reg/M_sm_timer[10]
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  L_reg/L_409e0e3f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.698     8.400    L_reg/L_409e0e3f_remainder0_carry_i_21__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.524 f  L_reg/L_409e0e3f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.811     9.335    L_reg/L_409e0e3f_remainder0_carry_i_18__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.487 f  L_reg/L_409e0e3f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.947    10.434    L_reg/L_409e0e3f_remainder0_carry_i_20__1_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.786 r  L_reg/L_409e0e3f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    11.783    L_reg/L_409e0e3f_remainder0_carry_i_10__1_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_409e0e3f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.109    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.687 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.936    13.622    L_reg/L_409e0e3f_remainder0_3[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.951 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.817    15.768    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.326    16.094 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.122    17.216    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    17.340 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.899    18.239    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.152    18.391 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.627    19.018    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.319    19.337 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.672    20.009    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.348    20.357 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.187 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.187    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.301 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.301    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.635 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.124    22.759    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.303    23.062 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.594    23.656    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.780 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.747    24.527    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.651 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.499    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.152    25.651 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.863    26.514    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.666    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.812 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.612    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.328    28.940 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 f  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.001    30.939    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.242 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.844    32.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.210 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.134    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    33.468 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    34.288    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    34.412 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.792    35.204    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.150    35.354 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.509    39.863    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    43.620 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.620    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.433ns  (logic 11.518ns (29.970%)  route 26.915ns (70.030%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.970     7.578    L_reg/M_sm_timer[10]
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  L_reg/L_409e0e3f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.698     8.400    L_reg/L_409e0e3f_remainder0_carry_i_21__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.524 f  L_reg/L_409e0e3f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.811     9.335    L_reg/L_409e0e3f_remainder0_carry_i_18__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.487 f  L_reg/L_409e0e3f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.947    10.434    L_reg/L_409e0e3f_remainder0_carry_i_20__1_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.786 r  L_reg/L_409e0e3f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    11.783    L_reg/L_409e0e3f_remainder0_carry_i_10__1_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_409e0e3f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.109    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.687 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.936    13.622    L_reg/L_409e0e3f_remainder0_3[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.951 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.817    15.768    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.326    16.094 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.122    17.216    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    17.340 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.899    18.239    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.152    18.391 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.627    19.018    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.319    19.337 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.672    20.009    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.348    20.357 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.187 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.187    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.301 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.301    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.635 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.124    22.759    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.303    23.062 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.594    23.656    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.780 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.747    24.527    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.651 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.499    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.152    25.651 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.863    26.514    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.666    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.812 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.612    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.328    28.940 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.001    30.939    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.242 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.844    32.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.210 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.134    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    34.288    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    34.412 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.019    35.431    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124    35.555 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.477    40.032    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.586 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.586    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.993ns  (logic 11.509ns (30.293%)  route 26.484ns (69.707%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.970     7.578    L_reg/M_sm_timer[10]
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  L_reg/L_409e0e3f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.698     8.400    L_reg/L_409e0e3f_remainder0_carry_i_21__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.524 f  L_reg/L_409e0e3f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.811     9.335    L_reg/L_409e0e3f_remainder0_carry_i_18__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.487 f  L_reg/L_409e0e3f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.947    10.434    L_reg/L_409e0e3f_remainder0_carry_i_20__1_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.786 r  L_reg/L_409e0e3f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    11.783    L_reg/L_409e0e3f_remainder0_carry_i_10__1_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_409e0e3f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.109    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.687 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.936    13.622    L_reg/L_409e0e3f_remainder0_3[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.951 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.817    15.768    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.326    16.094 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.122    17.216    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    17.340 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.899    18.239    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.152    18.391 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.627    19.018    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.319    19.337 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.672    20.009    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.348    20.357 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.187 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.187    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.301 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.301    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.635 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.124    22.759    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.303    23.062 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.594    23.656    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.780 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.747    24.527    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.651 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.499    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.152    25.651 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.863    26.514    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.666    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.812 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.612    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.328    28.940 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.001    30.939    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.242 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.844    32.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.210 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.134    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    34.288    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    34.412 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.792    35.204    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I1_O)        0.124    35.328 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.273    39.601    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.145 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.145    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.318ns  (logic 11.745ns (31.474%)  route 25.573ns (68.526%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.970     7.578    L_reg/M_sm_timer[10]
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  L_reg/L_409e0e3f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.698     8.400    L_reg/L_409e0e3f_remainder0_carry_i_21__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.524 f  L_reg/L_409e0e3f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.811     9.335    L_reg/L_409e0e3f_remainder0_carry_i_18__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.487 f  L_reg/L_409e0e3f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.947    10.434    L_reg/L_409e0e3f_remainder0_carry_i_20__1_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.786 r  L_reg/L_409e0e3f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    11.783    L_reg/L_409e0e3f_remainder0_carry_i_10__1_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_409e0e3f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.109    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.687 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.936    13.622    L_reg/L_409e0e3f_remainder0_3[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.951 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.817    15.768    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.326    16.094 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.122    17.216    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    17.340 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.899    18.239    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.152    18.391 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.627    19.018    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.319    19.337 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.672    20.009    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.348    20.357 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.187 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.187    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.301 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.301    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.635 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.124    22.759    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.303    23.062 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.594    23.656    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.780 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.747    24.527    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.651 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.499    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.152    25.651 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.863    26.514    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.666    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.812 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.612    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.328    28.940 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 f  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.001    30.939    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.242 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.844    32.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.210 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.134    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    33.468 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    34.288    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    34.412 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.017    35.429    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.154    35.583 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.137    38.720    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.470 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.470    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.107ns  (logic 11.516ns (31.034%)  route 25.591ns (68.966%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.970     7.578    L_reg/M_sm_timer[10]
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  L_reg/L_409e0e3f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.698     8.400    L_reg/L_409e0e3f_remainder0_carry_i_21__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.524 f  L_reg/L_409e0e3f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.811     9.335    L_reg/L_409e0e3f_remainder0_carry_i_18__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.487 f  L_reg/L_409e0e3f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.947    10.434    L_reg/L_409e0e3f_remainder0_carry_i_20__1_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.786 r  L_reg/L_409e0e3f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.996    11.783    L_reg/L_409e0e3f_remainder0_carry_i_10__1_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.109 r  L_reg/L_409e0e3f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.109    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.687 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.936    13.622    L_reg/L_409e0e3f_remainder0_3[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.951 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.817    15.768    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.326    16.094 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.122    17.216    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    17.340 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.899    18.239    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.152    18.391 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.627    19.018    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.319    19.337 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.672    20.009    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.348    20.357 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.680    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.187 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.187    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.301 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.301    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.635 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.124    22.759    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.303    23.062 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.594    23.656    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.780 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.747    24.527    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.651 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.848    25.499    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.152    25.651 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.863    26.514    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.666    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.146    27.812 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.612    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y2          LUT5 (Prop_lut5_I0_O)        0.328    28.940 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 r  timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.001    30.939    timerseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.242 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.844    32.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.210 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.134    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    34.288    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    34.412 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.642    35.054    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I0_O)        0.124    35.178 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.531    38.709    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.259 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.259    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.317ns  (logic 11.737ns (32.317%)  route 24.581ns (67.683%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.828     7.493    L_reg/M_sm_pac[12]
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.152     7.645 r  L_reg/L_409e0e3f_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.826     8.471    L_reg/L_409e0e3f_remainder0_carry_i_23_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.332     8.803 f  L_reg/L_409e0e3f_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.966     9.769    L_reg/L_409e0e3f_remainder0_carry_i_18_n_0
    SLICE_X59Y13         LUT3 (Prop_lut3_I1_O)        0.152     9.921 f  L_reg/L_409e0e3f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.788    10.708    L_reg/L_409e0e3f_remainder0_carry_i_20_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.326    11.034 r  L_reg/L_409e0e3f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.583    11.618    L_reg/L_409e0e3f_remainder0_carry_i_10_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.124    11.742 r  L_reg/L_409e0e3f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.742    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.292 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.292    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.605 f  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.288    13.893    L_reg/L_409e0e3f_remainder0[7]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.306    14.199 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.698    14.897    L_reg/i__carry__1_i_10_n_0
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.124    15.021 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.669    15.691    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.815 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.116    16.931    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y15         LUT3 (Prop_lut3_I2_O)        0.152    17.083 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.837    17.920    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.354    18.274 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.225    19.499    L_reg/i__carry_i_11_n_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.326    19.825 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.338    20.163    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.670 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.670    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.784 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.784    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.118 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    22.085    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.303    22.388 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.499    22.887    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.011 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.224    24.235    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.156    24.391 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.830    25.221    L_reg/i__carry_i_13_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.355    25.576 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.808    26.384    L_reg/i__carry_i_18_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.124    26.508 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.044    27.552    L_reg/i__carry_i_13_n_0
    SLICE_X65Y12         LUT3 (Prop_lut3_I1_O)        0.152    27.704 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.488    28.193    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.519 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.519    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.069 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.069    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.308 f  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.124    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.302    30.426 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.421    30.847    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.124    30.971 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.573    31.544    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I2_O)        0.124    31.668 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.804    32.472    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.124    32.596 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.035    33.631    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.146    33.777 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.907    37.684    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.464 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.464    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.190ns  (logic 11.508ns (31.800%)  route 24.682ns (68.200%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.828     7.493    L_reg/M_sm_pac[12]
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.152     7.645 r  L_reg/L_409e0e3f_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.826     8.471    L_reg/L_409e0e3f_remainder0_carry_i_23_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.332     8.803 f  L_reg/L_409e0e3f_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.966     9.769    L_reg/L_409e0e3f_remainder0_carry_i_18_n_0
    SLICE_X59Y13         LUT3 (Prop_lut3_I1_O)        0.152     9.921 f  L_reg/L_409e0e3f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.788    10.708    L_reg/L_409e0e3f_remainder0_carry_i_20_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.326    11.034 r  L_reg/L_409e0e3f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.583    11.618    L_reg/L_409e0e3f_remainder0_carry_i_10_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.124    11.742 r  L_reg/L_409e0e3f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.742    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.292 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.292    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.605 f  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.288    13.893    L_reg/L_409e0e3f_remainder0[7]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.306    14.199 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.698    14.897    L_reg/i__carry__1_i_10_n_0
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.124    15.021 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.669    15.691    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.815 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.116    16.931    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y15         LUT3 (Prop_lut3_I2_O)        0.152    17.083 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.837    17.920    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.354    18.274 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.225    19.499    L_reg/i__carry_i_11_n_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.326    19.825 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.338    20.163    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.670 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.670    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.784 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.784    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.118 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    22.085    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.303    22.388 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.499    22.887    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.011 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.224    24.235    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.156    24.391 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.830    25.221    L_reg/i__carry_i_13_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.355    25.576 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.808    26.384    L_reg/i__carry_i_18_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.124    26.508 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.044    27.552    L_reg/i__carry_i_13_n_0
    SLICE_X65Y12         LUT3 (Prop_lut3_I1_O)        0.152    27.704 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.488    28.193    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.519 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.519    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.069 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.069    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.308 r  aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    30.124    aseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.302    30.426 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.421    30.847    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.124    30.971 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.788    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    31.912 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.804    32.716    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    32.840 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.192    34.033    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.124    34.157 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.607    37.763    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.336 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.336    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.610ns  (logic 11.445ns (32.141%)  route 24.164ns (67.859%))
  Logic Levels:           29  (CARRY4=6 LUT2=3 LUT3=5 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.738 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.752     7.490    L_reg/M_sm_pbc[3]
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.146     7.636 r  L_reg/L_409e0e3f_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.568     8.204    L_reg/L_409e0e3f_remainder0_carry_i_27__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.328     8.532 f  L_reg/L_409e0e3f_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.404     9.935    L_reg/L_409e0e3f_remainder0_carry_i_13__0_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.153    10.088 f  L_reg/L_409e0e3f_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.278    10.366    L_reg/L_409e0e3f_remainder0_carry_i_19__0_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.323    10.689 r  L_reg/L_409e0e3f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.719    11.409    L_reg/L_409e0e3f_remainder0_carry_i_10__0_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I1_O)        0.328    11.737 r  L_reg/L_409e0e3f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.737    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.377 f  bseg_driver/decimal_renderer/L_409e0e3f_remainder0_carry/O[3]
                         net (fo=1, routed)           0.638    13.015    L_reg/L_409e0e3f_remainder0_1[3]
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.306    13.321 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.525    14.846    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124    14.970 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           1.118    16.088    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.212 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.706    16.919    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.150    17.069 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.685    17.753    L_reg/i__carry_i_20__2_n_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.360    18.113 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.131    19.244    L_reg/i__carry_i_11__1_n_0
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.570 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.623    20.193    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.713 r  bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.713    bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.932 f  bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.946    21.878    L_reg/L_409e0e3f_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.323    22.201 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          2.049    24.251    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    24.577 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.334    25.910    L_reg/i__carry_i_13__1_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.034 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.282    26.316    L_reg/i__carry_i_24__1_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.440 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.852    27.292    L_reg/i__carry_i_13__1_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    27.442 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.847    28.289    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.328    28.617 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.617    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.167 r  bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.167    bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.281 r  bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.281    bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.594 f  bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.219    bseg_driver/decimal_renderer/L_409e0e3f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.306    30.525 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.119    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.243 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.053    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I2_O)        0.124    32.177 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.802    32.979    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124    33.103 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.191    34.294    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.153    34.447 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.686    37.133    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.830 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.830    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.432ns (66.179%)  route 0.732ns (33.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.732     2.404    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.672 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.672    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.410ns (65.016%)  route 0.759ns (34.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.759     2.407    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.676 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.676    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.433ns (65.887%)  route 0.742ns (34.113%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.584     1.528    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.380     2.049    bseg_driver/ctr/S[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.094 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.456    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.703 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.703    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.431ns (65.340%)  route 0.759ns (34.660%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.584     1.528    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.345     2.014    bseg_driver/ctr/S[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.059 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.473    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.718 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.718    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.418ns (62.912%)  route 0.836ns (37.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.836     2.483    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.760 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.760    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.420ns (62.951%)  route 0.836ns (37.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.836     2.485    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.764 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.764    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.475ns (64.873%)  route 0.799ns (35.127%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.584     1.528    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.380     2.049    bseg_driver/ctr/S[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     2.092 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.510    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.801 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.801    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.407ns (61.122%)  route 0.895ns (38.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.895     2.543    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.809 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.809    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.460ns (63.340%)  route 0.845ns (36.660%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.584     1.528    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.345     2.014    bseg_driver/ctr/S[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.046     2.060 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.559    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.832 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.832    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.430ns (61.508%)  route 0.895ns (38.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.895     2.543    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.832 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.832    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.643ns (32.020%)  route 3.488ns (67.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.415     5.131    reset_cond/M_reset_cond_in
    SLICE_X42Y8          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y8          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.702ns  (logic 1.643ns (34.942%)  route 3.059ns (65.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.986     4.702    reset_cond/M_reset_cond_in
    SLICE_X37Y6          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y6          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.643ns (35.094%)  route 3.038ns (64.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.965     4.681    reset_cond/M_reset_cond_in
    SLICE_X33Y2          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y2          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.643ns (35.094%)  route 3.038ns (64.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.965     4.681    reset_cond/M_reset_cond_in
    SLICE_X33Y2          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y2          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.658ns (41.093%)  route 2.377ns (58.907%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.377     3.912    forLoop_idx_0_182120308[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.036 r  forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.036    forLoop_idx_0_182120308[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.444     4.849    forLoop_idx_0_182120308[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 1.653ns (41.574%)  route 2.323ns (58.426%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.323     3.852    forLoop_idx_0_182120308[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.976 r  forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.976    forLoop_idx_0_182120308[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.442     4.847    forLoop_idx_0_182120308[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.639ns (43.080%)  route 2.165ns (56.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.165     3.679    forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.803 r  forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.803    forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.442     4.847    forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 1.641ns (43.849%)  route 2.102ns (56.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.102     3.619    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.743 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.743    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.449     4.854    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.640ns (44.061%)  route 2.082ns (55.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.082     3.598    forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.722 r  forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.722    forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.442     4.847    forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.665ns  (logic 1.624ns (44.322%)  route 2.040ns (55.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.040     3.541    forLoop_idx_0_182120308[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.665 r  forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.665    forLoop_idx_0_182120308[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.449     4.854    forLoop_idx_0_182120308[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_182120308[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.319ns (30.228%)  route 0.736ns (69.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.736     1.010    forLoop_idx_0_182120308[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  forLoop_idx_0_182120308[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.055    forLoop_idx_0_182120308[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_182120308[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.824     2.014    forLoop_idx_0_182120308[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_182120308[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.313ns (27.035%)  route 0.844ns (72.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.844     1.112    forLoop_idx_0_182120308[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.157 r  forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.157    forLoop_idx_0_182120308[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.835     2.025    forLoop_idx_0_182120308[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  forLoop_idx_0_182120308[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.330ns (27.774%)  route 0.858ns (72.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.143    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.188 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.188    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.835     2.025    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.327ns (25.772%)  route 0.942ns (74.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.942     1.224    forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.269 r  forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.269    forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.828     2.018    forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.329ns (25.877%)  route 0.941ns (74.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.941     1.225    forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.270 r  forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.270    forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.828     2.018    forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_613375632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.341ns (25.076%)  route 1.020ns (74.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.020     1.316    forLoop_idx_0_182120308[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.361    forLoop_idx_0_182120308[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.828     2.018    forLoop_idx_0_182120308[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_182120308[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.347ns (24.835%)  route 1.049ns (75.165%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.049     1.351    forLoop_idx_0_182120308[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.396 r  forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.396    forLoop_idx_0_182120308[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.831     2.021    forLoop_idx_0_182120308[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_182120308[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.331ns (20.329%)  route 1.298ns (79.671%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.153    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.431     1.630    reset_cond/M_reset_cond_in
    SLICE_X33Y2          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y2          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.331ns (20.329%)  route 1.298ns (79.671%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.153    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.431     1.630    reset_cond/M_reset_cond_in
    SLICE_X33Y2          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y2          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.331ns (20.312%)  route 1.300ns (79.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.153    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.433     1.631    reset_cond/M_reset_cond_in
    SLICE_X37Y6          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y6          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





