#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec  3 12:57:20 2024
# Process ID: 38712
# Current directory: C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9416 C:\Users\Bamboo\Desktop\vivado1\MyCpu\SingleCycleCPU_new\SingleCycleCPU_new.xpr
# Log file: C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/vivado.log
# Journal file: C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sim_1/new/SingleCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
"xelab -wto e4dd5abc5d474c7ea59d4c1348e682d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_sim_behav xil_defaultlib.SingleCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e4dd5abc5d474c7ea59d4c1348e682d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_sim_behav xil_defaultlib.SingleCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'RegDst' [C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/SingleCycleCPU.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.SingleCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycleCPU_sim_behav -key {Behavioral:sim_1:Functional:SingleCycleCPU_sim} -tclbatch {SingleCycleCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SingleCycleCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycleCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 931.883 ; gain = 22.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.srcs/sim_1/new/SingleCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
"xelab -wto e4dd5abc5d474c7ea59d4c1348e682d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_sim_behav xil_defaultlib.SingleCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e4dd5abc5d474c7ea59d4c1348e682d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_sim_behav xil_defaultlib.SingleCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.SingleCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/SingleCycleCPU_new/SingleCycleCPU_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycleCPU_sim_behav -key {Behavioral:sim_1:Functional:SingleCycleCPU_sim} -tclbatch {SingleCycleCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SingleCycleCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycleCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 957.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 13:08:40 2024...
