** Name: SimpleOpAmp138

.MACRO SimpleOpAmp138 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=1e-6 W=11e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=50e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=9e-6 W=49e-6
mDiodeTransistorPmos4 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=3e-6 W=226e-6
mDiodeTransistorPmos5 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=226e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=1e-6 W=48e-6
mNormalTransistorNmos7 FirstStageYinnerOutputLoad1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=1e-6 W=48e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=382e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=382e-6
mNormalTransistorPmos10 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=9e-6 W=482e-6
mNormalTransistorPmos11 out FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=3e-6 W=226e-6
mNormalTransistorPmos12 out in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=153e-6
mNormalTransistorPmos13 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=153e-6
mNormalTransistorPmos14 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=226e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=9e-6 W=600e-6
Capacitor1 out sourceNmos 10e-12
.EOM SimpleOpAmp138

** Expected Performance Values: 
** Gain: 52 dB
** Power consumption: 8.24701 mW
** Area: 13214 (mu_m)^2
** Transit frequency: 13.0091 MHz
** Transit frequency with error factor: 13.0095 MHz
** Slew rate: 12.3472 V/mu_s
** Phase margin: 76.2034Â°
** CMRR: 112 dB
** VoutMax: 3 V
** VoutMin: 0.990001 V
** VcmMax: 3.96001 V
** VcmMin: 0.0300001 V


** Expected Currents: 
** NormalTransistorPmos: -99.3849 muA
** DiodeTransistorPmos: -702.577 muA
** NormalTransistorPmos: -702.576 muA
** NormalTransistorPmos: -702.577 muA
** DiodeTransistorPmos: -702.576 muA
** NormalTransistorNmos: 764.963 muA
** NormalTransistorNmos: 764.962 muA
** NormalTransistorNmos: 764.963 muA
** NormalTransistorNmos: 764.962 muA
** NormalTransistorPmos: -124.768 muA
** NormalTransistorPmos: -62.3849 muA
** NormalTransistorPmos: -62.3849 muA
** DiodeTransistorNmos: 99.3841 muA
** DiodeTransistorNmos: 99.3851 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.11401  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.29001  V
** out: 2.5  V
** outSourceVoltageBiasXXnXX1: 0.559001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 2.73101  V
** innerTransistorStack1Load1: 4.01401  V
** innerTransistorStack1Load2: 0.449001  V
** innerTransistorStack2Load1: 4.02101  V
** innerTransistorStack2Load2: 0.449001  V
** sourceTransconductance: 3.21501  V


.END