//
// Written by Synplify
// Product Version "Version 9.0.1"
// Program "Synplify Pro", Mapper "9.0.0, Build 145R"
// Fri May 02 20:47:55 2008
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "noname"
// file 1 "\c:\synplicity\fpga_901\lib\vhd\std.vhd "
// file 2 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\addr_sync.vhd "
// file 3 "\c:\synplicity\fpga_901\lib\vhd\std1164.vhd "
// file 4 "\c:\synplicity\fpga_901\lib\vhd\unsigned.vhd "
// file 5 "\c:\synplicity\fpga_901\lib\vhd\arith.vhd "
// file 6 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\bar.vhd "
// file 7 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\bword.vhd "
// file 8 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\car.vhd "
// file 9 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\cmdreg.vhd "
// file 10 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\cword.vhd "
// file 11 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\data_sync.vhd "
// file 12 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\dma_dout_mux.vhd "
// file 13 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\host_dec.vhd "
// file 14 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\mask.vhd "
// file 15 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\modereg.vhd "
// file 16 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\rd_sync.vhd "
// file 17 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\req_enc.vhd "
// file 18 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\request.vhd "
// file 19 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\sequencer.vhd "
// file 20 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\status.vhd "
// file 21 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\tempadd.vhd "
// file 22 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\tempreg.vhd "
// file 23 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\worddec.vhd "
// file 24 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\wr_sync.vhd "
// file 25 "\d:\projects\kxc35a\ibmpc8086\sythesis\gw8237\rtl\gw8237.vhd "

// VQM4.1+ 
module dma_dout_mux (
  RequestOut_2,
  RequestOut_3,
  RequestOut_0,
  RequestOut_1,
  MaskOut_i_2,
  MaskOut_i_3,
  MaskOut_i_0,
  MaskOut_i_1,
  StatusOut_2,
  StatusOut_3,
  StatusOut_0,
  StatusOut_1,
  CurrentAddr_1_2_2,
  CurrentAddr_1_2_10,
  CurrentAddr_1_2_3,
  CurrentAddr_1_2_11,
  CurrentAddr_1_2_0,
  CurrentAddr_1_2_8,
  CurrentAddr_1_2_1,
  CurrentAddr_1_2_9,
  CurrentAddr_1_2_4,
  CurrentAddr_1_2_12,
  CurrentAddr_1_2_13,
  CurrentAddr_1_2_7,
  CurrentAddr_1_2_6,
  CurrentAddr_1_2_5,
  CurrentAddr_1_2_15,
  CurrentAddr_1_2_14,
  CurrentAddr_1_1_10,
  CurrentAddr_1_1_11,
  CurrentAddr_1_1_8,
  CurrentAddr_1_1_9,
  CurrentAddr_1_1_12,
  CurrentAddr_1_1_13,
  CurrentAddr_1_1_15,
  CurrentAddr_1_1_14,
  CurrentAddr_1_1_4,
  CurrentAddr_1_1_2,
  CurrentAddr_1_1_3,
  CurrentAddr_1_1_0,
  CurrentAddr_1_1_1,
  CurrentAddr_1_1_5,
  CurrentAddr_1_1_7,
  CurrentAddr_1_1_6,
  DOUT_x_4,
  DOUT_x_2,
  DOUT_x_3,
  DOUT_x_0,
  DOUT_x_1,
  DOUT_x_5,
  DOUT_x_7,
  DOUT_x_6,
  CurrentWordCnt_1_2_12,
  CurrentWordCnt_1_2_10,
  CurrentWordCnt_1_2_2,
  CurrentWordCnt_1_2_11,
  CurrentWordCnt_1_2_3,
  CurrentWordCnt_1_2_0,
  CurrentWordCnt_1_2_1,
  CurrentWordCnt_1_2_4,
  CurrentWordCnt_1_2_13,
  CurrentWordCnt_1_2_15,
  CurrentWordCnt_1_2_14,
  CurrentWordCnt_1_2_7,
  CurrentWordCnt_1_2_6,
  CurrentWordCnt_1_2_5,
  CurrentWordCnt_1_2_9,
  CurrentWordCnt_1_2_8,
  DREQReg2Q_2,
  DREQReg2Q_3,
  DREQReg2Q_1,
  DREQReg2Q_0,
  CmdOut_2,
  CmdOut_3,
  CmdOut_0,
  CmdOut_1,
  CmdOut_7,
  CmdOut_5,
  CmdOut_4,
  CmdOut_6,
  chaddress_q_0,
  chaddress_q_1,
  chaddress_q_2,
  chaddress_q_3,
  chaddress_q_5,
  chaddress_q_6,
  chaddress_q_7,
  chaddress_q_4,
  TempOut_0,
  TempOut_1,
  TempOut_2,
  TempOut_3,
  TempOut_5,
  TempOut_6,
  TempOut_7,
  TempOut_4,
  CurrentWordCnt_1_1_7,
  CurrentWordCnt_1_1_15,
  CurrentWordCnt_1_1_5,
  CurrentWordCnt_1_1_13,
  CurrentWordCnt_1_1_1,
  CurrentWordCnt_1_1_9,
  CurrentWordCnt_1_1_0,
  CurrentWordCnt_1_1_8,
  CurrentWordCnt_1_1_3,
  CurrentWordCnt_1_1_11,
  CurrentWordCnt_1_1_2,
  CurrentWordCnt_1_1_10,
  CurrentWordCnt_1_1_4,
  CurrentWordCnt_1_1_12,
  CurrentWordCnt_1_1_6,
  CurrentWordCnt_1_1_14,
  ModeOut_2_4,
  ModeOut_2_0,
  ModeOut_2_1,
  ModeOut_2_2,
  ModeOut_2_5,
  ModeOut_2_3,
  ModeOut_1_4,
  ModeOut_1_0,
  ModeOut_1_1,
  ModeOut_1_2,
  ModeOut_1_5,
  ModeOut_1_3,
  ModeOut_0_4,
  ModeOut_0_0,
  ModeOut_0_1,
  ModeOut_0_2,
  ModeOut_0_5,
  ModeOut_0_3,
  ModeOut_4,
  ModeOut_0,
  ModeOut_1,
  ModeOut_2,
  ModeOut_5,
  ModeOut_3,
  ModeCounter_1,
  ModeCounter_0,
  CurrentWordCnt_1_0_13,
  CurrentWordCnt_1_0_5,
  CurrentWordCnt_1_0_15,
  CurrentWordCnt_1_0_7,
  CurrentWordCnt_1_0_14,
  CurrentWordCnt_1_0_6,
  CurrentWordCnt_1_0_12,
  CurrentWordCnt_1_0_4,
  CurrentWordCnt_1_0_9,
  CurrentWordCnt_1_0_1,
  CurrentWordCnt_1_0_11,
  CurrentWordCnt_1_0_3,
  CurrentWordCnt_1_0_8,
  CurrentWordCnt_1_0_0,
  CurrentWordCnt_1_0_10,
  CurrentWordCnt_1_0_2,
  CurrentWordCnt_1_13,
  CurrentWordCnt_1_5,
  CurrentWordCnt_1_15,
  CurrentWordCnt_1_7,
  CurrentWordCnt_1_14,
  CurrentWordCnt_1_6,
  CurrentWordCnt_1_12,
  CurrentWordCnt_1_4,
  CurrentWordCnt_1_9,
  CurrentWordCnt_1_1,
  CurrentWordCnt_1_11,
  CurrentWordCnt_1_3,
  CurrentWordCnt_1_8,
  CurrentWordCnt_1_0,
  CurrentWordCnt_1_10,
  CurrentWordCnt_1_2,
  CurrentAddr_1_0_7,
  CurrentAddr_1_0_15,
  CurrentAddr_1_0_3,
  CurrentAddr_1_0_11,
  CurrentAddr_1_0_6,
  CurrentAddr_1_0_14,
  CurrentAddr_1_0_5,
  CurrentAddr_1_0_13,
  CurrentAddr_1_0_2,
  CurrentAddr_1_0_10,
  CurrentAddr_1_0_4,
  CurrentAddr_1_0_12,
  CurrentAddr_1_0_0,
  CurrentAddr_1_0_8,
  CurrentAddr_1_0_1,
  CurrentAddr_1_0_9,
  CurrentAddr_1_7,
  CurrentAddr_1_15,
  CurrentAddr_1_3,
  CurrentAddr_1_11,
  CurrentAddr_1_6,
  CurrentAddr_1_14,
  CurrentAddr_1_5,
  CurrentAddr_1_13,
  CurrentAddr_1_2,
  CurrentAddr_1_10,
  CurrentAddr_1_4,
  CurrentAddr_1_12,
  CurrentAddr_1_0,
  CurrentAddr_1_8,
  CurrentAddr_1_1,
  CurrentAddr_1_9,
  AIN_c_0,
  AIN_c_3,
  AIN_c_1,
  AIN_c_2,
  MemToMemTemp,
  DBOverride,
  BytePointer
)
;
input RequestOut_2 ;
input RequestOut_3 ;
input RequestOut_0 ;
input RequestOut_1 ;
input MaskOut_i_2 ;
input MaskOut_i_3 ;
input MaskOut_i_0 ;
input MaskOut_i_1 ;
input StatusOut_2 ;
input StatusOut_3 ;
input StatusOut_0 ;
input StatusOut_1 ;
input CurrentAddr_1_2_2 ;
input CurrentAddr_1_2_10 ;
input CurrentAddr_1_2_3 ;
input CurrentAddr_1_2_11 ;
input CurrentAddr_1_2_0 ;
input CurrentAddr_1_2_8 ;
input CurrentAddr_1_2_1 ;
input CurrentAddr_1_2_9 ;
input CurrentAddr_1_2_4 ;
input CurrentAddr_1_2_12 ;
input CurrentAddr_1_2_13 ;
input CurrentAddr_1_2_7 ;
input CurrentAddr_1_2_6 ;
input CurrentAddr_1_2_5 ;
input CurrentAddr_1_2_15 ;
input CurrentAddr_1_2_14 ;
input CurrentAddr_1_1_10 ;
input CurrentAddr_1_1_11 ;
input CurrentAddr_1_1_8 ;
input CurrentAddr_1_1_9 ;
input CurrentAddr_1_1_12 ;
input CurrentAddr_1_1_13 ;
input CurrentAddr_1_1_15 ;
input CurrentAddr_1_1_14 ;
input CurrentAddr_1_1_4 ;
input CurrentAddr_1_1_2 ;
input CurrentAddr_1_1_3 ;
input CurrentAddr_1_1_0 ;
input CurrentAddr_1_1_1 ;
input CurrentAddr_1_1_5 ;
input CurrentAddr_1_1_7 ;
input CurrentAddr_1_1_6 ;
output DOUT_x_4 ;
output DOUT_x_2 ;
output DOUT_x_3 ;
output DOUT_x_0 ;
output DOUT_x_1 ;
output DOUT_x_5 ;
output DOUT_x_7 ;
output DOUT_x_6 ;
input CurrentWordCnt_1_2_12 ;
input CurrentWordCnt_1_2_10 ;
input CurrentWordCnt_1_2_2 ;
input CurrentWordCnt_1_2_11 ;
input CurrentWordCnt_1_2_3 ;
input CurrentWordCnt_1_2_0 ;
input CurrentWordCnt_1_2_1 ;
input CurrentWordCnt_1_2_4 ;
input CurrentWordCnt_1_2_13 ;
input CurrentWordCnt_1_2_15 ;
input CurrentWordCnt_1_2_14 ;
input CurrentWordCnt_1_2_7 ;
input CurrentWordCnt_1_2_6 ;
input CurrentWordCnt_1_2_5 ;
input CurrentWordCnt_1_2_9 ;
input CurrentWordCnt_1_2_8 ;
input DREQReg2Q_2 ;
input DREQReg2Q_3 ;
input DREQReg2Q_1 ;
input DREQReg2Q_0 ;
input CmdOut_2 ;
input CmdOut_3 ;
input CmdOut_0 ;
input CmdOut_1 ;
input CmdOut_7 ;
input CmdOut_5 ;
input CmdOut_4 ;
input CmdOut_6 ;
input chaddress_q_0 ;
input chaddress_q_1 ;
input chaddress_q_2 ;
input chaddress_q_3 ;
input chaddress_q_5 ;
input chaddress_q_6 ;
input chaddress_q_7 ;
input chaddress_q_4 ;
input TempOut_0 ;
input TempOut_1 ;
input TempOut_2 ;
input TempOut_3 ;
input TempOut_5 ;
input TempOut_6 ;
input TempOut_7 ;
input TempOut_4 ;
input CurrentWordCnt_1_1_7 ;
input CurrentWordCnt_1_1_15 ;
input CurrentWordCnt_1_1_5 ;
input CurrentWordCnt_1_1_13 ;
input CurrentWordCnt_1_1_1 ;
input CurrentWordCnt_1_1_9 ;
input CurrentWordCnt_1_1_0 ;
input CurrentWordCnt_1_1_8 ;
input CurrentWordCnt_1_1_3 ;
input CurrentWordCnt_1_1_11 ;
input CurrentWordCnt_1_1_2 ;
input CurrentWordCnt_1_1_10 ;
input CurrentWordCnt_1_1_4 ;
input CurrentWordCnt_1_1_12 ;
input CurrentWordCnt_1_1_6 ;
input CurrentWordCnt_1_1_14 ;
input ModeOut_2_4 ;
input ModeOut_2_0 ;
input ModeOut_2_1 ;
input ModeOut_2_2 ;
input ModeOut_2_5 ;
input ModeOut_2_3 ;
input ModeOut_1_4 ;
input ModeOut_1_0 ;
input ModeOut_1_1 ;
input ModeOut_1_2 ;
input ModeOut_1_5 ;
input ModeOut_1_3 ;
input ModeOut_0_4 ;
input ModeOut_0_0 ;
input ModeOut_0_1 ;
input ModeOut_0_2 ;
input ModeOut_0_5 ;
input ModeOut_0_3 ;
input ModeOut_4 ;
input ModeOut_0 ;
input ModeOut_1 ;
input ModeOut_2 ;
input ModeOut_5 ;
input ModeOut_3 ;
input ModeCounter_1 ;
input ModeCounter_0 ;
input CurrentWordCnt_1_0_13 ;
input CurrentWordCnt_1_0_5 ;
input CurrentWordCnt_1_0_15 ;
input CurrentWordCnt_1_0_7 ;
input CurrentWordCnt_1_0_14 ;
input CurrentWordCnt_1_0_6 ;
input CurrentWordCnt_1_0_12 ;
input CurrentWordCnt_1_0_4 ;
input CurrentWordCnt_1_0_9 ;
input CurrentWordCnt_1_0_1 ;
input CurrentWordCnt_1_0_11 ;
input CurrentWordCnt_1_0_3 ;
input CurrentWordCnt_1_0_8 ;
input CurrentWordCnt_1_0_0 ;
input CurrentWordCnt_1_0_10 ;
input CurrentWordCnt_1_0_2 ;
input CurrentWordCnt_1_13 ;
input CurrentWordCnt_1_5 ;
input CurrentWordCnt_1_15 ;
input CurrentWordCnt_1_7 ;
input CurrentWordCnt_1_14 ;
input CurrentWordCnt_1_6 ;
input CurrentWordCnt_1_12 ;
input CurrentWordCnt_1_4 ;
input CurrentWordCnt_1_9 ;
input CurrentWordCnt_1_1 ;
input CurrentWordCnt_1_11 ;
input CurrentWordCnt_1_3 ;
input CurrentWordCnt_1_8 ;
input CurrentWordCnt_1_0 ;
input CurrentWordCnt_1_10 ;
input CurrentWordCnt_1_2 ;
input CurrentAddr_1_0_7 ;
input CurrentAddr_1_0_15 ;
input CurrentAddr_1_0_3 ;
input CurrentAddr_1_0_11 ;
input CurrentAddr_1_0_6 ;
input CurrentAddr_1_0_14 ;
input CurrentAddr_1_0_5 ;
input CurrentAddr_1_0_13 ;
input CurrentAddr_1_0_2 ;
input CurrentAddr_1_0_10 ;
input CurrentAddr_1_0_4 ;
input CurrentAddr_1_0_12 ;
input CurrentAddr_1_0_0 ;
input CurrentAddr_1_0_8 ;
input CurrentAddr_1_0_1 ;
input CurrentAddr_1_0_9 ;
input CurrentAddr_1_7 ;
input CurrentAddr_1_15 ;
input CurrentAddr_1_3 ;
input CurrentAddr_1_11 ;
input CurrentAddr_1_6 ;
input CurrentAddr_1_14 ;
input CurrentAddr_1_5 ;
input CurrentAddr_1_13 ;
input CurrentAddr_1_2 ;
input CurrentAddr_1_10 ;
input CurrentAddr_1_4 ;
input CurrentAddr_1_12 ;
input CurrentAddr_1_0 ;
input CurrentAddr_1_8 ;
input CurrentAddr_1_1 ;
input CurrentAddr_1_9 ;
input AIN_c_0 ;
input AIN_c_3 ;
input AIN_c_1 ;
input AIN_c_2 ;
input MemToMemTemp ;
input DBOverride ;
input BytePointer ;
wire RequestOut_2 ;
wire RequestOut_3 ;
wire RequestOut_0 ;
wire RequestOut_1 ;
wire MaskOut_i_2 ;
wire MaskOut_i_3 ;
wire MaskOut_i_0 ;
wire MaskOut_i_1 ;
wire StatusOut_2 ;
wire StatusOut_3 ;
wire StatusOut_0 ;
wire StatusOut_1 ;
wire CurrentAddr_1_2_2 ;
wire CurrentAddr_1_2_10 ;
wire CurrentAddr_1_2_3 ;
wire CurrentAddr_1_2_11 ;
wire CurrentAddr_1_2_0 ;
wire CurrentAddr_1_2_8 ;
wire CurrentAddr_1_2_1 ;
wire CurrentAddr_1_2_9 ;
wire CurrentAddr_1_2_4 ;
wire CurrentAddr_1_2_12 ;
wire CurrentAddr_1_2_13 ;
wire CurrentAddr_1_2_7 ;
wire CurrentAddr_1_2_6 ;
wire CurrentAddr_1_2_5 ;
wire CurrentAddr_1_2_15 ;
wire CurrentAddr_1_2_14 ;
wire CurrentAddr_1_1_10 ;
wire CurrentAddr_1_1_11 ;
wire CurrentAddr_1_1_8 ;
wire CurrentAddr_1_1_9 ;
wire CurrentAddr_1_1_12 ;
wire CurrentAddr_1_1_13 ;
wire CurrentAddr_1_1_15 ;
wire CurrentAddr_1_1_14 ;
wire CurrentAddr_1_1_4 ;
wire CurrentAddr_1_1_2 ;
wire CurrentAddr_1_1_3 ;
wire CurrentAddr_1_1_0 ;
wire CurrentAddr_1_1_1 ;
wire CurrentAddr_1_1_5 ;
wire CurrentAddr_1_1_7 ;
wire CurrentAddr_1_1_6 ;
wire DOUT_x_4 ;
wire DOUT_x_2 ;
wire DOUT_x_3 ;
wire DOUT_x_0 ;
wire DOUT_x_1 ;
wire DOUT_x_5 ;
wire DOUT_x_7 ;
wire DOUT_x_6 ;
wire CurrentWordCnt_1_2_12 ;
wire CurrentWordCnt_1_2_10 ;
wire CurrentWordCnt_1_2_2 ;
wire CurrentWordCnt_1_2_11 ;
wire CurrentWordCnt_1_2_3 ;
wire CurrentWordCnt_1_2_0 ;
wire CurrentWordCnt_1_2_1 ;
wire CurrentWordCnt_1_2_4 ;
wire CurrentWordCnt_1_2_13 ;
wire CurrentWordCnt_1_2_15 ;
wire CurrentWordCnt_1_2_14 ;
wire CurrentWordCnt_1_2_7 ;
wire CurrentWordCnt_1_2_6 ;
wire CurrentWordCnt_1_2_5 ;
wire CurrentWordCnt_1_2_9 ;
wire CurrentWordCnt_1_2_8 ;
wire DREQReg2Q_2 ;
wire DREQReg2Q_3 ;
wire DREQReg2Q_1 ;
wire DREQReg2Q_0 ;
wire CmdOut_2 ;
wire CmdOut_3 ;
wire CmdOut_0 ;
wire CmdOut_1 ;
wire CmdOut_7 ;
wire CmdOut_5 ;
wire CmdOut_4 ;
wire CmdOut_6 ;
wire chaddress_q_0 ;
wire chaddress_q_1 ;
wire chaddress_q_2 ;
wire chaddress_q_3 ;
wire chaddress_q_5 ;
wire chaddress_q_6 ;
wire chaddress_q_7 ;
wire chaddress_q_4 ;
wire TempOut_0 ;
wire TempOut_1 ;
wire TempOut_2 ;
wire TempOut_3 ;
wire TempOut_5 ;
wire TempOut_6 ;
wire TempOut_7 ;
wire TempOut_4 ;
wire CurrentWordCnt_1_1_7 ;
wire CurrentWordCnt_1_1_15 ;
wire CurrentWordCnt_1_1_5 ;
wire CurrentWordCnt_1_1_13 ;
wire CurrentWordCnt_1_1_1 ;
wire CurrentWordCnt_1_1_9 ;
wire CurrentWordCnt_1_1_0 ;
wire CurrentWordCnt_1_1_8 ;
wire CurrentWordCnt_1_1_3 ;
wire CurrentWordCnt_1_1_11 ;
wire CurrentWordCnt_1_1_2 ;
wire CurrentWordCnt_1_1_10 ;
wire CurrentWordCnt_1_1_4 ;
wire CurrentWordCnt_1_1_12 ;
wire CurrentWordCnt_1_1_6 ;
wire CurrentWordCnt_1_1_14 ;
wire ModeOut_2_4 ;
wire ModeOut_2_0 ;
wire ModeOut_2_1 ;
wire ModeOut_2_2 ;
wire ModeOut_2_5 ;
wire ModeOut_2_3 ;
wire ModeOut_1_4 ;
wire ModeOut_1_0 ;
wire ModeOut_1_1 ;
wire ModeOut_1_2 ;
wire ModeOut_1_5 ;
wire ModeOut_1_3 ;
wire ModeOut_0_4 ;
wire ModeOut_0_0 ;
wire ModeOut_0_1 ;
wire ModeOut_0_2 ;
wire ModeOut_0_5 ;
wire ModeOut_0_3 ;
wire ModeOut_4 ;
wire ModeOut_0 ;
wire ModeOut_1 ;
wire ModeOut_2 ;
wire ModeOut_5 ;
wire ModeOut_3 ;
wire ModeCounter_1 ;
wire ModeCounter_0 ;
wire CurrentWordCnt_1_0_13 ;
wire CurrentWordCnt_1_0_5 ;
wire CurrentWordCnt_1_0_15 ;
wire CurrentWordCnt_1_0_7 ;
wire CurrentWordCnt_1_0_14 ;
wire CurrentWordCnt_1_0_6 ;
wire CurrentWordCnt_1_0_12 ;
wire CurrentWordCnt_1_0_4 ;
wire CurrentWordCnt_1_0_9 ;
wire CurrentWordCnt_1_0_1 ;
wire CurrentWordCnt_1_0_11 ;
wire CurrentWordCnt_1_0_3 ;
wire CurrentWordCnt_1_0_8 ;
wire CurrentWordCnt_1_0_0 ;
wire CurrentWordCnt_1_0_10 ;
wire CurrentWordCnt_1_0_2 ;
wire CurrentWordCnt_1_13 ;
wire CurrentWordCnt_1_5 ;
wire CurrentWordCnt_1_15 ;
wire CurrentWordCnt_1_7 ;
wire CurrentWordCnt_1_14 ;
wire CurrentWordCnt_1_6 ;
wire CurrentWordCnt_1_12 ;
wire CurrentWordCnt_1_4 ;
wire CurrentWordCnt_1_9 ;
wire CurrentWordCnt_1_1 ;
wire CurrentWordCnt_1_11 ;
wire CurrentWordCnt_1_3 ;
wire CurrentWordCnt_1_8 ;
wire CurrentWordCnt_1_0 ;
wire CurrentWordCnt_1_10 ;
wire CurrentWordCnt_1_2 ;
wire CurrentAddr_1_0_7 ;
wire CurrentAddr_1_0_15 ;
wire CurrentAddr_1_0_3 ;
wire CurrentAddr_1_0_11 ;
wire CurrentAddr_1_0_6 ;
wire CurrentAddr_1_0_14 ;
wire CurrentAddr_1_0_5 ;
wire CurrentAddr_1_0_13 ;
wire CurrentAddr_1_0_2 ;
wire CurrentAddr_1_0_10 ;
wire CurrentAddr_1_0_4 ;
wire CurrentAddr_1_0_12 ;
wire CurrentAddr_1_0_0 ;
wire CurrentAddr_1_0_8 ;
wire CurrentAddr_1_0_1 ;
wire CurrentAddr_1_0_9 ;
wire CurrentAddr_1_7 ;
wire CurrentAddr_1_15 ;
wire CurrentAddr_1_3 ;
wire CurrentAddr_1_11 ;
wire CurrentAddr_1_6 ;
wire CurrentAddr_1_14 ;
wire CurrentAddr_1_5 ;
wire CurrentAddr_1_13 ;
wire CurrentAddr_1_2 ;
wire CurrentAddr_1_10 ;
wire CurrentAddr_1_4 ;
wire CurrentAddr_1_12 ;
wire CurrentAddr_1_0 ;
wire CurrentAddr_1_8 ;
wire CurrentAddr_1_1 ;
wire CurrentAddr_1_9 ;
wire AIN_c_0 ;
wire AIN_c_3 ;
wire AIN_c_1 ;
wire AIN_c_2 ;
wire MemToMemTemp ;
wire DBOverride ;
wire BytePointer ;
wire [7:0] DOUT_12_c;
wire [7:0] DOUT_12;
wire [7:0] DOUT_11_c;
wire [7:0] DOUT_11;
wire [7:2] DOUT_36_3_c;
wire [7:2] DOUT_36_3;
wire [7:0] DOUT_2;
wire [7:0] DOUT_4;
wire [7:4] DOUT_0;
wire [7:0] DOUT_15;
wire [7:0] DOUT_6_x;
wire [3:0] DOUT_16;
wire [3:0] DOUT_1_x;
wire [7:2] DOUT_10_x;
wire [7:0] DOUT_18;
wire [7:0] DOUT_13_x;
wire [7:4] DOUT_19;
wire [7:0] DOUT_14_x;
wire [7:0] DOUT_20_x;
wire [7:0] DOUT_17_x;
wire [3:0] DOUT_19_x;
wire [6:0] DOUT_0_x;
wire [7:0] DOUT_7_x;
wire DOUT_sn_m13 ;
wire DOUT_sn_m9_x ;
wire DOUT_sn_m8_x ;
wire DOUT_sn_m11_x ;
wire DOUT_sn_m21_a ;
wire DOUT_sn_m21 ;
wire DOUT_sn_m15_x ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_comb DOUT_12_c_1_ (
	.combout(DOUT_12_c[1]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_9),
	.datad(CurrentAddr_1_1)
);
defparam DOUT_12_c_1_.lut_mask=16'hd9c8;
defparam DOUT_12_c_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_1_ (
	.combout(DOUT_12[1]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_9),
	.datac(CurrentAddr_1_0_1),
	.datad(DOUT_12_c[1])
);
defparam DOUT_12_1_.lut_mask=16'hdda0;
defparam DOUT_12_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_2_ (
	.combout(DOUT_11_c[2]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_2),
	.datad(CurrentWordCnt_1_0_2)
);
defparam DOUT_11_c_2_.lut_mask=16'hd9c8;
defparam DOUT_11_c_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_2_ (
	.combout(DOUT_11[2]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_10),
	.datac(CurrentWordCnt_1_0_10),
	.datad(DOUT_11_c[2])
);
defparam DOUT_11_2_.lut_mask=16'hdda0;
defparam DOUT_11_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_c_0_ (
	.combout(DOUT_12_c[0]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_8),
	.datad(CurrentAddr_1_0)
);
defparam DOUT_12_c_0_.lut_mask=16'hd9c8;
defparam DOUT_12_c_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_0_ (
	.combout(DOUT_12[0]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_8),
	.datac(CurrentAddr_1_0_0),
	.datad(DOUT_12_c[0])
);
defparam DOUT_12_0_.lut_mask=16'hdda0;
defparam DOUT_12_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_0_ (
	.combout(DOUT_11_c[0]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_0),
	.datad(CurrentWordCnt_1_0_0)
);
defparam DOUT_11_c_0_.lut_mask=16'hd9c8;
defparam DOUT_11_c_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_0_ (
	.combout(DOUT_11[0]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_8),
	.datac(CurrentWordCnt_1_0_8),
	.datad(DOUT_11_c[0])
);
defparam DOUT_11_0_.lut_mask=16'hdda0;
defparam DOUT_11_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_c_5_ (
	.combout(DOUT_36_3_c[5]),
	.dataa(ModeCounter_0),
	.datab(ModeCounter_1),
	.datac(ModeOut_3),
	.datad(ModeOut_0_3)
);
defparam mux_proc_DOUT_36_3_c_5_.lut_mask=16'hd9c8;
defparam mux_proc_DOUT_36_3_c_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_5_ (
	.combout(DOUT_36_3[5]),
	.dataa(ModeCounter_0),
	.datab(ModeOut_1_3),
	.datac(ModeOut_2_3),
	.datad(DOUT_36_3_c[5])
);
defparam mux_proc_DOUT_36_3_5_.lut_mask=16'hdda0;
defparam mux_proc_DOUT_36_3_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_c_4_ (
	.combout(DOUT_12_c[4]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_12),
	.datad(CurrentAddr_1_4)
);
defparam DOUT_12_c_4_.lut_mask=16'hd9c8;
defparam DOUT_12_c_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_4_ (
	.combout(DOUT_12[4]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_12),
	.datac(CurrentAddr_1_0_4),
	.datad(DOUT_12_c[4])
);
defparam DOUT_12_4_.lut_mask=16'hdda0;
defparam DOUT_12_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_3_ (
	.combout(DOUT_11_c[3]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_3),
	.datad(CurrentWordCnt_1_0_3)
);
defparam DOUT_11_c_3_.lut_mask=16'hd9c8;
defparam DOUT_11_c_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_3_ (
	.combout(DOUT_11[3]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_11),
	.datac(CurrentWordCnt_1_0_11),
	.datad(DOUT_11_c[3])
);
defparam DOUT_11_3_.lut_mask=16'hdda0;
defparam DOUT_11_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_1_ (
	.combout(DOUT_11_c[1]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_1),
	.datad(CurrentWordCnt_1_0_1)
);
defparam DOUT_11_c_1_.lut_mask=16'hd9c8;
defparam DOUT_11_c_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_1_ (
	.combout(DOUT_11[1]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_9),
	.datac(CurrentWordCnt_1_0_9),
	.datad(DOUT_11_c[1])
);
defparam DOUT_11_1_.lut_mask=16'hdda0;
defparam DOUT_11_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_c_7_ (
	.combout(DOUT_36_3_c[7]),
	.dataa(ModeCounter_0),
	.datab(ModeCounter_1),
	.datac(ModeOut_5),
	.datad(ModeOut_0_5)
);
defparam mux_proc_DOUT_36_3_c_7_.lut_mask=16'hd9c8;
defparam mux_proc_DOUT_36_3_c_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_7_ (
	.combout(DOUT_36_3[7]),
	.dataa(ModeCounter_0),
	.datab(ModeOut_1_5),
	.datac(ModeOut_2_5),
	.datad(DOUT_36_3_c[7])
);
defparam mux_proc_DOUT_36_3_7_.lut_mask=16'hdda0;
defparam mux_proc_DOUT_36_3_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_c_4_ (
	.combout(DOUT_36_3_c[4]),
	.dataa(ModeCounter_0),
	.datab(ModeCounter_1),
	.datac(ModeOut_2),
	.datad(ModeOut_0_2)
);
defparam mux_proc_DOUT_36_3_c_4_.lut_mask=16'hd9c8;
defparam mux_proc_DOUT_36_3_c_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_4_ (
	.combout(DOUT_36_3[4]),
	.dataa(ModeCounter_0),
	.datab(ModeOut_1_2),
	.datac(ModeOut_2_2),
	.datad(DOUT_36_3_c[4])
);
defparam mux_proc_DOUT_36_3_4_.lut_mask=16'hdda0;
defparam mux_proc_DOUT_36_3_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_c_3_ (
	.combout(DOUT_36_3_c[3]),
	.dataa(ModeCounter_0),
	.datab(ModeCounter_1),
	.datac(ModeOut_1),
	.datad(ModeOut_0_1)
);
defparam mux_proc_DOUT_36_3_c_3_.lut_mask=16'hd9c8;
defparam mux_proc_DOUT_36_3_c_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_3_ (
	.combout(DOUT_36_3[3]),
	.dataa(ModeCounter_0),
	.datab(ModeOut_1_1),
	.datac(ModeOut_2_1),
	.datad(DOUT_36_3_c[3])
);
defparam mux_proc_DOUT_36_3_3_.lut_mask=16'hdda0;
defparam mux_proc_DOUT_36_3_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_4_ (
	.combout(DOUT_11_c[4]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_4),
	.datad(CurrentWordCnt_1_0_4)
);
defparam DOUT_11_c_4_.lut_mask=16'hd9c8;
defparam DOUT_11_c_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_4_ (
	.combout(DOUT_11[4]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_12),
	.datac(CurrentWordCnt_1_0_12),
	.datad(DOUT_11_c[4])
);
defparam DOUT_11_4_.lut_mask=16'hdda0;
defparam DOUT_11_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_c_2_ (
	.combout(DOUT_36_3_c[2]),
	.dataa(ModeCounter_0),
	.datab(ModeCounter_1),
	.datac(ModeOut_0),
	.datad(ModeOut_0_0)
);
defparam mux_proc_DOUT_36_3_c_2_.lut_mask=16'hd9c8;
defparam mux_proc_DOUT_36_3_c_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_2_ (
	.combout(DOUT_36_3[2]),
	.dataa(ModeCounter_0),
	.datab(ModeOut_1_0),
	.datac(ModeOut_2_0),
	.datad(DOUT_36_3_c[2])
);
defparam mux_proc_DOUT_36_3_2_.lut_mask=16'hdda0;
defparam mux_proc_DOUT_36_3_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_c_2_ (
	.combout(DOUT_12_c[2]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_10),
	.datad(CurrentAddr_1_2)
);
defparam DOUT_12_c_2_.lut_mask=16'hd9c8;
defparam DOUT_12_c_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_2_ (
	.combout(DOUT_12[2]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_10),
	.datac(CurrentAddr_1_0_2),
	.datad(DOUT_12_c[2])
);
defparam DOUT_12_2_.lut_mask=16'hdda0;
defparam DOUT_12_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_6_ (
	.combout(DOUT_11_c[6]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_6),
	.datad(CurrentWordCnt_1_0_6)
);
defparam DOUT_11_c_6_.lut_mask=16'hd9c8;
defparam DOUT_11_c_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_6_ (
	.combout(DOUT_11[6]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_14),
	.datac(CurrentWordCnt_1_0_14),
	.datad(DOUT_11_c[6])
);
defparam DOUT_11_6_.lut_mask=16'hdda0;
defparam DOUT_11_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_c_6_ (
	.combout(DOUT_36_3_c[6]),
	.dataa(ModeCounter_0),
	.datab(ModeCounter_1),
	.datac(ModeOut_4),
	.datad(ModeOut_0_4)
);
defparam mux_proc_DOUT_36_3_c_6_.lut_mask=16'hd9c8;
defparam mux_proc_DOUT_36_3_c_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb mux_proc_DOUT_36_3_6_ (
	.combout(DOUT_36_3[6]),
	.dataa(ModeCounter_0),
	.datab(ModeOut_1_4),
	.datac(ModeOut_2_4),
	.datad(DOUT_36_3_c[6])
);
defparam mux_proc_DOUT_36_3_6_.lut_mask=16'hdda0;
defparam mux_proc_DOUT_36_3_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_7_ (
	.combout(DOUT_11_c[7]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_7),
	.datad(CurrentWordCnt_1_0_7)
);
defparam DOUT_11_c_7_.lut_mask=16'hd9c8;
defparam DOUT_11_c_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_7_ (
	.combout(DOUT_11[7]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_15),
	.datac(CurrentWordCnt_1_0_15),
	.datad(DOUT_11_c[7])
);
defparam DOUT_11_7_.lut_mask=16'hdda0;
defparam DOUT_11_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_c_5_ (
	.combout(DOUT_12_c[5]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_13),
	.datad(CurrentAddr_1_5)
);
defparam DOUT_12_c_5_.lut_mask=16'hd9c8;
defparam DOUT_12_c_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_5_ (
	.combout(DOUT_12[5]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_13),
	.datac(CurrentAddr_1_0_5),
	.datad(DOUT_12_c[5])
);
defparam DOUT_12_5_.lut_mask=16'hdda0;
defparam DOUT_12_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_c_5_ (
	.combout(DOUT_11_c[5]),
	.dataa(BytePointer),
	.datab(AIN_c_1),
	.datac(CurrentWordCnt_1_5),
	.datad(CurrentWordCnt_1_0_5)
);
defparam DOUT_11_c_5_.lut_mask=16'hd9c8;
defparam DOUT_11_c_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_11_5_ (
	.combout(DOUT_11[5]),
	.dataa(BytePointer),
	.datab(CurrentWordCnt_1_13),
	.datac(CurrentWordCnt_1_0_13),
	.datad(DOUT_11_c[5])
);
defparam DOUT_11_5_.lut_mask=16'hdda0;
defparam DOUT_11_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_c_6_ (
	.combout(DOUT_12_c[6]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_14),
	.datad(CurrentAddr_1_6)
);
defparam DOUT_12_c_6_.lut_mask=16'hd9c8;
defparam DOUT_12_c_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_6_ (
	.combout(DOUT_12[6]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_14),
	.datac(CurrentAddr_1_0_6),
	.datad(DOUT_12_c[6])
);
defparam DOUT_12_6_.lut_mask=16'hdda0;
defparam DOUT_12_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_c_3_ (
	.combout(DOUT_12_c[3]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_11),
	.datad(CurrentAddr_1_3)
);
defparam DOUT_12_c_3_.lut_mask=16'hd9c8;
defparam DOUT_12_c_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_3_ (
	.combout(DOUT_12[3]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_11),
	.datac(CurrentAddr_1_0_3),
	.datad(DOUT_12_c[3])
);
defparam DOUT_12_3_.lut_mask=16'hdda0;
defparam DOUT_12_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_c_7_ (
	.combout(DOUT_12_c[7]),
	.dataa(AIN_c_2),
	.datab(BytePointer),
	.datac(CurrentAddr_1_15),
	.datad(CurrentAddr_1_7)
);
defparam DOUT_12_c_7_.lut_mask=16'hd9c8;
defparam DOUT_12_c_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb DOUT_12_7_ (
	.combout(DOUT_12[7]),
	.dataa(AIN_c_2),
	.datab(CurrentAddr_1_0_15),
	.datac(CurrentAddr_1_0_7),
	.datad(DOUT_12_c[7])
);
defparam DOUT_12_7_.lut_mask=16'hdda0;
defparam DOUT_12_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_6_ (
	.combout(DOUT_2[6]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_14),
	.datac(CurrentWordCnt_1_1_6),
	.datad(BytePointer)
);
defparam DOUT_2_6_.lut_mask=16'hccf0;
defparam DOUT_2_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_4_ (
	.combout(DOUT_2[4]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_12),
	.datac(CurrentWordCnt_1_1_4),
	.datad(BytePointer)
);
defparam DOUT_2_4_.lut_mask=16'hccf0;
defparam DOUT_2_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_2_ (
	.combout(DOUT_2[2]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_10),
	.datac(CurrentWordCnt_1_1_2),
	.datad(BytePointer)
);
defparam DOUT_2_2_.lut_mask=16'hccf0;
defparam DOUT_2_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_3_ (
	.combout(DOUT_2[3]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_11),
	.datac(CurrentWordCnt_1_1_3),
	.datad(BytePointer)
);
defparam DOUT_2_3_.lut_mask=16'hccf0;
defparam DOUT_2_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_0_ (
	.combout(DOUT_2[0]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_8),
	.datac(CurrentWordCnt_1_1_0),
	.datad(BytePointer)
);
defparam DOUT_2_0_.lut_mask=16'hccf0;
defparam DOUT_2_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_1_ (
	.combout(DOUT_2[1]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_9),
	.datac(CurrentWordCnt_1_1_1),
	.datad(BytePointer)
);
defparam DOUT_2_1_.lut_mask=16'hccf0;
defparam DOUT_2_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_5_ (
	.combout(DOUT_2[5]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_13),
	.datac(CurrentWordCnt_1_1_5),
	.datad(BytePointer)
);
defparam DOUT_2_5_.lut_mask=16'hccf0;
defparam DOUT_2_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_2_7_ (
	.combout(DOUT_2[7]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_15),
	.datac(CurrentWordCnt_1_1_7),
	.datad(BytePointer)
);
defparam DOUT_2_7_.lut_mask=16'hccf0;
defparam DOUT_2_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_4_ (
	.combout(DOUT_4[4]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_4),
	.datad(chaddress_q_4)
);
defparam DOUT_4_4_.lut_mask=16'hf2d0;
defparam DOUT_4_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_4_ (
	.combout(DOUT_0[4]),
	.dataa(AIN_c_1),
	.datab(CmdOut_6),
	.datac(DREQReg2Q_0),
	.datad(CmdOut_4)
);
defparam DOUT_0_4_.lut_mask=16'hbe14;
defparam DOUT_0_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_sn_m13_cZ (
	.combout(DOUT_sn_m13),
	.dataa(AIN_c_1),
	.datab(AIN_c_3),
	.datac(AIN_c_0),
	.datad(AIN_c_2)
);
defparam DOUT_sn_m13_cZ.lut_mask=16'h101f;
defparam DOUT_sn_m13_cZ.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_5_ (
	.combout(DOUT_0[5]),
	.dataa(AIN_c_1),
	.datab(CmdOut_6),
	.datac(DREQReg2Q_1),
	.datad(CmdOut_5)
);
defparam DOUT_0_5_.lut_mask=16'hbe14;
defparam DOUT_0_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_7_ (
	.combout(DOUT_4[7]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_7),
	.datad(chaddress_q_7)
);
defparam DOUT_4_7_.lut_mask=16'hf2d0;
defparam DOUT_4_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_6_ (
	.combout(DOUT_4[6]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_6),
	.datad(chaddress_q_6)
);
defparam DOUT_4_6_.lut_mask=16'hf2d0;
defparam DOUT_4_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_7_ (
	.combout(DOUT_0[7]),
	.dataa(AIN_c_1),
	.datab(CmdOut_6),
	.datac(DREQReg2Q_3),
	.datad(CmdOut_7)
);
defparam DOUT_0_7_.lut_mask=16'hbe14;
defparam DOUT_0_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_5_ (
	.combout(DOUT_4[5]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_5),
	.datad(chaddress_q_5)
);
defparam DOUT_4_5_.lut_mask=16'hf2d0;
defparam DOUT_4_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_3_ (
	.combout(DOUT_4[3]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_3),
	.datad(chaddress_q_3)
);
defparam DOUT_4_3_.lut_mask=16'hf2d0;
defparam DOUT_4_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_2_ (
	.combout(DOUT_4[2]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_2),
	.datad(chaddress_q_2)
);
defparam DOUT_4_2_.lut_mask=16'hf2d0;
defparam DOUT_4_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_1_ (
	.combout(DOUT_4[1]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_1),
	.datad(chaddress_q_1)
);
defparam DOUT_4_1_.lut_mask=16'hf2d0;
defparam DOUT_4_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_4_0_ (
	.combout(DOUT_4[0]),
	.dataa(DBOverride),
	.datab(MemToMemTemp),
	.datac(TempOut_0),
	.datad(chaddress_q_0)
);
defparam DOUT_4_0_.lut_mask=16'hf2d0;
defparam DOUT_4_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_4_ (
	.combout(DOUT_15[4]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[4]),
	.datad(DOUT_6_x[4])
);
defparam DOUT_15_4_.lut_mask=16'hf1e0;
defparam DOUT_15_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_16_0_ (
	.combout(DOUT_16[0]),
	.dataa(AIN_c_3),
	.datab(DOUT_sn_m9_x),
	.datac(CurrentWordCnt_1_2_8),
	.datad(DOUT_1_x[0])
);
defparam DOUT_16_0_.lut_mask=16'hfbc8;
defparam DOUT_16_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_16_2_ (
	.combout(DOUT_16[2]),
	.dataa(AIN_c_0),
	.datab(DOUT_sn_m8_x),
	.datac(DOUT_10_x[2]),
	.datad(DOUT_1_x[2])
);
defparam DOUT_16_2_.lut_mask=16'hf780;
defparam DOUT_16_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_2_ (
	.combout(DOUT_15[2]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[2]),
	.datad(DOUT_6_x[2])
);
defparam DOUT_15_2_.lut_mask=16'hf1e0;
defparam DOUT_15_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_16_3_ (
	.combout(DOUT_16[3]),
	.dataa(AIN_c_0),
	.datab(DOUT_sn_m8_x),
	.datac(DOUT_10_x[3]),
	.datad(DOUT_1_x[3])
);
defparam DOUT_16_3_.lut_mask=16'hf780;
defparam DOUT_16_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_3_ (
	.combout(DOUT_15[3]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[3]),
	.datad(DOUT_6_x[3])
);
defparam DOUT_15_3_.lut_mask=16'hf1e0;
defparam DOUT_15_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_0_ (
	.combout(DOUT_15[0]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[0]),
	.datad(DOUT_6_x[0])
);
defparam DOUT_15_0_.lut_mask=16'hf1e0;
defparam DOUT_15_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_16_1_ (
	.combout(DOUT_16[1]),
	.dataa(AIN_c_3),
	.datab(DOUT_sn_m9_x),
	.datac(CurrentWordCnt_1_2_9),
	.datad(DOUT_1_x[1])
);
defparam DOUT_16_1_.lut_mask=16'hfbc8;
defparam DOUT_16_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_1_ (
	.combout(DOUT_15[1]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[1]),
	.datad(DOUT_6_x[1])
);
defparam DOUT_15_1_.lut_mask=16'hf1e0;
defparam DOUT_15_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_5_ (
	.combout(DOUT_15[5]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[5]),
	.datad(DOUT_6_x[5])
);
defparam DOUT_15_5_.lut_mask=16'hf1e0;
defparam DOUT_15_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_7_ (
	.combout(DOUT_15[7]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[7]),
	.datad(DOUT_6_x[7])
);
defparam DOUT_15_7_.lut_mask=16'hf1e0;
defparam DOUT_15_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_15_6_ (
	.combout(DOUT_15[6]),
	.dataa(AIN_c_3),
	.datab(DBOverride),
	.datac(DOUT_4[6]),
	.datad(DOUT_6_x[6])
);
defparam DOUT_15_6_.lut_mask=16'hf1e0;
defparam DOUT_15_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_4_ (
	.combout(DOUT_18[4]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[4]),
	.datad(DOUT_15[4])
);
defparam DOUT_18_4_.lut_mask=16'hf3c0;
defparam DOUT_18_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_4_ (
	.combout(DOUT_19[4]),
	.dataa(DOUT_sn_m13),
	.datab(DOUT_sn_m9_x),
	.datac(DOUT_10_x[4]),
	.datad(DOUT_14_x[4])
);
defparam DOUT_19_4_.lut_mask=16'hfb51;
defparam DOUT_19_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_2_ (
	.combout(DOUT_18[2]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[2]),
	.datad(DOUT_15[2])
);
defparam DOUT_18_2_.lut_mask=16'hf3c0;
defparam DOUT_18_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_3_ (
	.combout(DOUT_18[3]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[3]),
	.datad(DOUT_15[3])
);
defparam DOUT_18_3_.lut_mask=16'hf3c0;
defparam DOUT_18_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_0_ (
	.combout(DOUT_18[0]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[0]),
	.datad(DOUT_15[0])
);
defparam DOUT_18_0_.lut_mask=16'hf3c0;
defparam DOUT_18_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_1_ (
	.combout(DOUT_18[1]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[1]),
	.datad(DOUT_15[1])
);
defparam DOUT_18_1_.lut_mask=16'hf3c0;
defparam DOUT_18_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_5_ (
	.combout(DOUT_19[5]),
	.dataa(DOUT_sn_m13),
	.datab(DOUT_sn_m9_x),
	.datac(DOUT_10_x[5]),
	.datad(DOUT_14_x[5])
);
defparam DOUT_19_5_.lut_mask=16'hfb51;
defparam DOUT_19_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_5_ (
	.combout(DOUT_18[5]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[5]),
	.datad(DOUT_15[5])
);
defparam DOUT_18_5_.lut_mask=16'hf3c0;
defparam DOUT_18_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_7_ (
	.combout(DOUT_19[7]),
	.dataa(DOUT_sn_m13),
	.datab(DOUT_sn_m9_x),
	.datac(DOUT_10_x[7]),
	.datad(DOUT_14_x[7])
);
defparam DOUT_19_7_.lut_mask=16'hfb51;
defparam DOUT_19_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_6_ (
	.combout(DOUT_19[6]),
	.dataa(DOUT_sn_m13),
	.datab(DOUT_sn_m9_x),
	.datac(DOUT_10_x[6]),
	.datad(DOUT_14_x[6])
);
defparam DOUT_19_6_.lut_mask=16'hfb51;
defparam DOUT_19_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_7_ (
	.combout(DOUT_18[7]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[7]),
	.datad(DOUT_15[7])
);
defparam DOUT_18_7_.lut_mask=16'hf3c0;
defparam DOUT_18_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_18_6_ (
	.combout(DOUT_18[6]),
	.dataa(VCC),
	.datab(DOUT_sn_m11_x),
	.datac(DOUT_13_x[6]),
	.datad(DOUT_15[6])
);
defparam DOUT_18_6_.lut_mask=16'hf3c0;
defparam DOUT_18_6_.sum_lutc_input="datac";
// @12:173
  cycloneii_lcell_comb DOUT_sn_m21_a_cZ (
	.combout(DOUT_sn_m21_a),
	.dataa(AIN_c_0),
	.datab(AIN_c_2),
	.datac(AIN_c_1),
	.datad(BytePointer)
);
defparam DOUT_sn_m21_a_cZ.lut_mask=16'h5373;
defparam DOUT_sn_m21_a_cZ.sum_lutc_input="datac";
// @12:173
  cycloneii_lcell_comb DOUT_sn_m21_cZ (
	.combout(DOUT_sn_m21),
	.dataa(DBOverride),
	.datab(AIN_c_3),
	.datac(AIN_c_1),
	.datad(DOUT_sn_m21_a)
);
defparam DOUT_sn_m21_cZ.lut_mask=16'h4551;
defparam DOUT_sn_m21_cZ.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_6_ (
	.combout(DOUT_x_6),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[6]),
	.datad(DOUT_20_x[6])
);
defparam DOUT_x_6_.lut_mask=16'hfc30;
defparam DOUT_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_7_ (
	.combout(DOUT_x_7),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[7]),
	.datad(DOUT_20_x[7])
);
defparam DOUT_x_7_.lut_mask=16'hfc30;
defparam DOUT_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_5_ (
	.combout(DOUT_x_5),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[5]),
	.datad(DOUT_20_x[5])
);
defparam DOUT_x_5_.lut_mask=16'hfc30;
defparam DOUT_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_1_ (
	.combout(DOUT_x_1),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[1]),
	.datad(DOUT_20_x[1])
);
defparam DOUT_x_1_.lut_mask=16'hfc30;
defparam DOUT_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_0_ (
	.combout(DOUT_x_0),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[0]),
	.datad(DOUT_20_x[0])
);
defparam DOUT_x_0_.lut_mask=16'hfc30;
defparam DOUT_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_3_ (
	.combout(DOUT_x_3),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[3]),
	.datad(DOUT_20_x[3])
);
defparam DOUT_x_3_.lut_mask=16'hfc30;
defparam DOUT_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_2_ (
	.combout(DOUT_x_2),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[2]),
	.datad(DOUT_20_x[2])
);
defparam DOUT_x_2_.lut_mask=16'hfc30;
defparam DOUT_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_x_4_ (
	.combout(DOUT_x_4),
	.dataa(VCC),
	.datab(DOUT_sn_m21),
	.datac(DOUT_18[4]),
	.datad(DOUT_20_x[4])
);
defparam DOUT_x_4_.lut_mask=16'hfc30;
defparam DOUT_x_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_6_ (
	.combout(DOUT_20_x[6]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[6]),
	.datad(DOUT_19[6])
);
defparam DOUT_20_x_6_.lut_mask=16'hf3c0;
defparam DOUT_20_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_7_ (
	.combout(DOUT_20_x[7]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[7]),
	.datad(DOUT_19[7])
);
defparam DOUT_20_x_7_.lut_mask=16'hf3c0;
defparam DOUT_20_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_5_ (
	.combout(DOUT_20_x[5]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[5]),
	.datad(DOUT_19[5])
);
defparam DOUT_20_x_5_.lut_mask=16'hf3c0;
defparam DOUT_20_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_1_ (
	.combout(DOUT_20_x[1]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[1]),
	.datad(DOUT_19_x[1])
);
defparam DOUT_20_x_1_.lut_mask=16'hf3c0;
defparam DOUT_20_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_0_ (
	.combout(DOUT_20_x[0]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[0]),
	.datad(DOUT_19_x[0])
);
defparam DOUT_20_x_0_.lut_mask=16'hf3c0;
defparam DOUT_20_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_3_ (
	.combout(DOUT_20_x[3]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[3]),
	.datad(DOUT_19_x[3])
);
defparam DOUT_20_x_3_.lut_mask=16'hf3c0;
defparam DOUT_20_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_2_ (
	.combout(DOUT_20_x[2]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[2]),
	.datad(DOUT_19_x[2])
);
defparam DOUT_20_x_2_.lut_mask=16'hf3c0;
defparam DOUT_20_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_20_x_4_ (
	.combout(DOUT_20_x[4]),
	.dataa(VCC),
	.datab(DOUT_sn_m15_x),
	.datac(DOUT_17_x[4]),
	.datad(DOUT_19[4])
);
defparam DOUT_20_x_4_.lut_mask=16'hf3c0;
defparam DOUT_20_x_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_x_1_ (
	.combout(DOUT_19_x[1]),
	.dataa(VCC),
	.datab(DOUT_sn_m13),
	.datac(DOUT_16[1]),
	.datad(DOUT_14_x[1])
);
defparam DOUT_19_x_1_.lut_mask=16'hfc30;
defparam DOUT_19_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_x_0_ (
	.combout(DOUT_19_x[0]),
	.dataa(VCC),
	.datab(DOUT_sn_m13),
	.datac(DOUT_16[0]),
	.datad(DOUT_14_x[0])
);
defparam DOUT_19_x_0_.lut_mask=16'hfc30;
defparam DOUT_19_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_x_3_ (
	.combout(DOUT_19_x[3]),
	.dataa(VCC),
	.datab(DOUT_sn_m13),
	.datac(DOUT_16[3]),
	.datad(DOUT_14_x[3])
);
defparam DOUT_19_x_3_.lut_mask=16'hfc30;
defparam DOUT_19_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_19_x_2_ (
	.combout(DOUT_19_x[2]),
	.dataa(VCC),
	.datab(DOUT_sn_m13),
	.datac(DOUT_16[2]),
	.datad(DOUT_14_x[2])
);
defparam DOUT_19_x_2_.lut_mask=16'hfc30;
defparam DOUT_19_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_7_ (
	.combout(DOUT_14_x[7]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_2[7]),
	.datad(DOUT_0[7])
);
defparam DOUT_14_x_7_.lut_mask=16'hf3c0;
defparam DOUT_14_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_5_ (
	.combout(DOUT_14_x[5]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_2[5]),
	.datad(DOUT_0[5])
);
defparam DOUT_14_x_5_.lut_mask=16'hf3c0;
defparam DOUT_14_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_4_ (
	.combout(DOUT_14_x[4]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_2[4]),
	.datad(DOUT_0[4])
);
defparam DOUT_14_x_4_.lut_mask=16'hf3c0;
defparam DOUT_14_x_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_6_ (
	.combout(DOUT_14_x[6]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_0_x[6]),
	.datad(DOUT_2[6])
);
defparam DOUT_14_x_6_.lut_mask=16'hfc30;
defparam DOUT_14_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_6_ (
	.combout(DOUT_13_x[6]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_6),
	.datad(DOUT_7_x[6])
);
defparam DOUT_13_x_6_.lut_mask=16'hf3c0;
defparam DOUT_13_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_7_ (
	.combout(DOUT_13_x[7]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_7),
	.datad(DOUT_7_x[7])
);
defparam DOUT_13_x_7_.lut_mask=16'hf3c0;
defparam DOUT_13_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_5_ (
	.combout(DOUT_13_x[5]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_5),
	.datad(DOUT_7_x[5])
);
defparam DOUT_13_x_5_.lut_mask=16'hf3c0;
defparam DOUT_13_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_1_ (
	.combout(DOUT_13_x[1]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_1),
	.datad(DOUT_7_x[1])
);
defparam DOUT_13_x_1_.lut_mask=16'hf3c0;
defparam DOUT_13_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_1_ (
	.combout(DOUT_14_x[1]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_0_x[1]),
	.datad(DOUT_2[1])
);
defparam DOUT_14_x_1_.lut_mask=16'hfc30;
defparam DOUT_14_x_1_.sum_lutc_input="datac";
// @12:173
  cycloneii_lcell_comb DOUT_sn_m15_x_cZ (
	.combout(DOUT_sn_m15_x),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(AIN_c_0),
	.datad(AIN_c_3)
);
defparam DOUT_sn_m15_x_cZ.lut_mask=16'h00cf;
defparam DOUT_sn_m15_x_cZ.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_0_ (
	.combout(DOUT_13_x[0]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_0),
	.datad(DOUT_7_x[0])
);
defparam DOUT_13_x_0_.lut_mask=16'hf3c0;
defparam DOUT_13_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_0_ (
	.combout(DOUT_14_x[0]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_0_x[0]),
	.datad(DOUT_2[0])
);
defparam DOUT_14_x_0_.lut_mask=16'hfc30;
defparam DOUT_14_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_3_ (
	.combout(DOUT_13_x[3]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_3),
	.datad(DOUT_7_x[3])
);
defparam DOUT_13_x_3_.lut_mask=16'hf3c0;
defparam DOUT_13_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_3_ (
	.combout(DOUT_14_x[3]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_0_x[3]),
	.datad(DOUT_2[3])
);
defparam DOUT_14_x_3_.lut_mask=16'hfc30;
defparam DOUT_14_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_2_ (
	.combout(DOUT_13_x[2]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_2),
	.datad(DOUT_7_x[2])
);
defparam DOUT_13_x_2_.lut_mask=16'hf3c0;
defparam DOUT_13_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_14_x_2_ (
	.combout(DOUT_14_x[2]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_0_x[2]),
	.datad(DOUT_2[2])
);
defparam DOUT_14_x_2_.lut_mask=16'hfc30;
defparam DOUT_14_x_2_.sum_lutc_input="datac";
// @12:173
  cycloneii_lcell_comb DOUT_sn_m11_x_cZ (
	.combout(DOUT_sn_m11_x),
	.dataa(VCC),
	.datab(AIN_c_3),
	.datac(DBOverride),
	.datad(BytePointer)
);
defparam DOUT_sn_m11_x_cZ.lut_mask=16'h0003;
defparam DOUT_sn_m11_x_cZ.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_13_x_4_ (
	.combout(DOUT_13_x[4]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_4),
	.datad(DOUT_7_x[4])
);
defparam DOUT_13_x_4_.lut_mask=16'hf3c0;
defparam DOUT_13_x_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_x_6_ (
	.combout(DOUT_0_x[6]),
	.dataa(VCC),
	.datab(AIN_c_1),
	.datac(DREQReg2Q_2),
	.datad(CmdOut_6)
);
defparam DOUT_0_x_6_.lut_mask=16'hcf30;
defparam DOUT_0_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_sn_m9_x_cZ (
	.combout(DOUT_sn_m9_x),
	.dataa(VCC),
	.datab(AIN_c_1),
	.datac(AIN_c_2),
	.datad(AIN_c_0)
);
defparam DOUT_sn_m9_x_cZ.lut_mask=16'h0c00;
defparam DOUT_sn_m9_x_cZ.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_6_ (
	.combout(DOUT_6_x[6]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_14),
	.datad(CurrentAddr_1_2_14)
);
defparam DOUT_6_x_6_.lut_mask=16'hf3c0;
defparam DOUT_6_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_7_ (
	.combout(DOUT_6_x[7]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_15),
	.datad(CurrentAddr_1_2_15)
);
defparam DOUT_6_x_7_.lut_mask=16'hf3c0;
defparam DOUT_6_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_5_ (
	.combout(DOUT_7_x[5]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_5),
	.datad(CurrentAddr_1_2_5)
);
defparam DOUT_7_x_5_.lut_mask=16'hf3c0;
defparam DOUT_7_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_6_ (
	.combout(DOUT_7_x[6]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_6),
	.datad(CurrentAddr_1_2_6)
);
defparam DOUT_7_x_6_.lut_mask=16'hf3c0;
defparam DOUT_7_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_7_ (
	.combout(DOUT_7_x[7]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_7),
	.datad(CurrentAddr_1_2_7)
);
defparam DOUT_7_x_7_.lut_mask=16'hf3c0;
defparam DOUT_7_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_10_x_6_ (
	.combout(DOUT_10_x[6]),
	.dataa(VCC),
	.datab(AIN_c_3),
	.datac(DOUT_36_3[6]),
	.datad(CurrentWordCnt_1_2_14)
);
defparam DOUT_10_x_6_.lut_mask=16'hf3c0;
defparam DOUT_10_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_10_x_7_ (
	.combout(DOUT_10_x[7]),
	.dataa(VCC),
	.datab(AIN_c_3),
	.datac(DOUT_36_3[7]),
	.datad(CurrentWordCnt_1_2_15)
);
defparam DOUT_10_x_7_.lut_mask=16'hf3c0;
defparam DOUT_10_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_6_ (
	.combout(DOUT_17_x[6]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[6]),
	.datad(DOUT_12[6])
);
defparam DOUT_17_x_6_.lut_mask=16'hf3c0;
defparam DOUT_17_x_6_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_7_ (
	.combout(DOUT_17_x[7]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[7]),
	.datad(DOUT_12[7])
);
defparam DOUT_17_x_7_.lut_mask=16'hf3c0;
defparam DOUT_17_x_7_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_5_ (
	.combout(DOUT_6_x[5]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_13),
	.datad(CurrentAddr_1_2_13)
);
defparam DOUT_6_x_5_.lut_mask=16'hf3c0;
defparam DOUT_6_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_10_x_5_ (
	.combout(DOUT_10_x[5]),
	.dataa(VCC),
	.datab(AIN_c_3),
	.datac(DOUT_36_3[5]),
	.datad(CurrentWordCnt_1_2_13)
);
defparam DOUT_10_x_5_.lut_mask=16'hf3c0;
defparam DOUT_10_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_5_ (
	.combout(DOUT_17_x[5]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[5]),
	.datad(DOUT_12[5])
);
defparam DOUT_17_x_5_.lut_mask=16'hf3c0;
defparam DOUT_17_x_5_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_4_ (
	.combout(DOUT_6_x[4]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_12),
	.datad(CurrentAddr_1_2_12)
);
defparam DOUT_6_x_4_.lut_mask=16'hf3c0;
defparam DOUT_6_x_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_4_ (
	.combout(DOUT_7_x[4]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_4),
	.datad(CurrentAddr_1_2_4)
);
defparam DOUT_7_x_4_.lut_mask=16'hf3c0;
defparam DOUT_7_x_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_x_1_ (
	.combout(DOUT_0_x[1]),
	.dataa(VCC),
	.datab(AIN_c_1),
	.datac(CmdOut_1),
	.datad(StatusOut_1)
);
defparam DOUT_0_x_1_.lut_mask=16'hf3c0;
defparam DOUT_0_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_1_x_1_ (
	.combout(DOUT_1_x[1]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(MaskOut_i_1),
	.datad(RequestOut_1)
);
defparam DOUT_1_x_1_.lut_mask=16'h3f0c;
defparam DOUT_1_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_1_ (
	.combout(DOUT_6_x[1]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_9),
	.datad(CurrentAddr_1_2_9)
);
defparam DOUT_6_x_1_.lut_mask=16'hf3c0;
defparam DOUT_6_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_1_ (
	.combout(DOUT_7_x[1]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_1),
	.datad(CurrentAddr_1_2_1)
);
defparam DOUT_7_x_1_.lut_mask=16'hf3c0;
defparam DOUT_7_x_1_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_1_ (
	.combout(DOUT_17_x[1]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[1]),
	.datad(DOUT_12[1])
);
defparam DOUT_17_x_1_.lut_mask=16'hf3c0;
defparam DOUT_17_x_1_.sum_lutc_input="datac";
// @12:173
  cycloneii_lcell_comb DOUT_sn_m8_x_cZ (
	.combout(DOUT_sn_m8_x),
	.dataa(VCC),
	.datab(VCC),
	.datac(AIN_c_2),
	.datad(AIN_c_1)
);
defparam DOUT_sn_m8_x_cZ.lut_mask=16'h0f00;
defparam DOUT_sn_m8_x_cZ.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_x_0_ (
	.combout(DOUT_0_x[0]),
	.dataa(VCC),
	.datab(AIN_c_1),
	.datac(CmdOut_0),
	.datad(StatusOut_0)
);
defparam DOUT_0_x_0_.lut_mask=16'hf3c0;
defparam DOUT_0_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_1_x_0_ (
	.combout(DOUT_1_x[0]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(MaskOut_i_0),
	.datad(RequestOut_0)
);
defparam DOUT_1_x_0_.lut_mask=16'h3f0c;
defparam DOUT_1_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_0_ (
	.combout(DOUT_6_x[0]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_8),
	.datad(CurrentAddr_1_2_8)
);
defparam DOUT_6_x_0_.lut_mask=16'hf3c0;
defparam DOUT_6_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_0_ (
	.combout(DOUT_7_x[0]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_0),
	.datad(CurrentAddr_1_2_0)
);
defparam DOUT_7_x_0_.lut_mask=16'hf3c0;
defparam DOUT_7_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_0_ (
	.combout(DOUT_17_x[0]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[0]),
	.datad(DOUT_12[0])
);
defparam DOUT_17_x_0_.lut_mask=16'hf3c0;
defparam DOUT_17_x_0_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_x_3_ (
	.combout(DOUT_0_x[3]),
	.dataa(VCC),
	.datab(AIN_c_1),
	.datac(CmdOut_3),
	.datad(StatusOut_3)
);
defparam DOUT_0_x_3_.lut_mask=16'hf3c0;
defparam DOUT_0_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_1_x_3_ (
	.combout(DOUT_1_x[3]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(MaskOut_i_3),
	.datad(RequestOut_3)
);
defparam DOUT_1_x_3_.lut_mask=16'h3f0c;
defparam DOUT_1_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_3_ (
	.combout(DOUT_6_x[3]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_11),
	.datad(CurrentAddr_1_2_11)
);
defparam DOUT_6_x_3_.lut_mask=16'hf3c0;
defparam DOUT_6_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_3_ (
	.combout(DOUT_7_x[3]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_3),
	.datad(CurrentAddr_1_2_3)
);
defparam DOUT_7_x_3_.lut_mask=16'hf3c0;
defparam DOUT_7_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_10_x_3_ (
	.combout(DOUT_10_x[3]),
	.dataa(VCC),
	.datab(AIN_c_3),
	.datac(DOUT_36_3[3]),
	.datad(CurrentWordCnt_1_2_11)
);
defparam DOUT_10_x_3_.lut_mask=16'hf3c0;
defparam DOUT_10_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_3_ (
	.combout(DOUT_17_x[3]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[3]),
	.datad(DOUT_12[3])
);
defparam DOUT_17_x_3_.lut_mask=16'hf3c0;
defparam DOUT_17_x_3_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_0_x_2_ (
	.combout(DOUT_0_x[2]),
	.dataa(VCC),
	.datab(AIN_c_1),
	.datac(CmdOut_2),
	.datad(StatusOut_2)
);
defparam DOUT_0_x_2_.lut_mask=16'hf3c0;
defparam DOUT_0_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_1_x_2_ (
	.combout(DOUT_1_x[2]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(MaskOut_i_2),
	.datad(RequestOut_2)
);
defparam DOUT_1_x_2_.lut_mask=16'h3f0c;
defparam DOUT_1_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_6_x_2_ (
	.combout(DOUT_6_x[2]),
	.dataa(VCC),
	.datab(AIN_c_2),
	.datac(CurrentAddr_1_1_10),
	.datad(CurrentAddr_1_2_10)
);
defparam DOUT_6_x_2_.lut_mask=16'hf3c0;
defparam DOUT_6_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_7_x_2_ (
	.combout(DOUT_7_x[2]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(CurrentWordCnt_1_2_2),
	.datad(CurrentAddr_1_2_2)
);
defparam DOUT_7_x_2_.lut_mask=16'hf3c0;
defparam DOUT_7_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_10_x_2_ (
	.combout(DOUT_10_x[2]),
	.dataa(VCC),
	.datab(AIN_c_3),
	.datac(DOUT_36_3[2]),
	.datad(CurrentWordCnt_1_2_10)
);
defparam DOUT_10_x_2_.lut_mask=16'hf3c0;
defparam DOUT_10_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_2_ (
	.combout(DOUT_17_x[2]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[2]),
	.datad(DOUT_12[2])
);
defparam DOUT_17_x_2_.lut_mask=16'hf3c0;
defparam DOUT_17_x_2_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_17_x_4_ (
	.combout(DOUT_17_x[4]),
	.dataa(VCC),
	.datab(AIN_c_0),
	.datac(DOUT_11[4]),
	.datad(DOUT_12[4])
);
defparam DOUT_17_x_4_.lut_mask=16'hf3c0;
defparam DOUT_17_x_4_.sum_lutc_input="datac";
// @12:93
  cycloneii_lcell_comb DOUT_10_x_4_ (
	.combout(DOUT_10_x[4]),
	.dataa(VCC),
	.datab(AIN_c_3),
	.datac(DOUT_36_3[4]),
	.datad(CurrentWordCnt_1_2_12)
);
defparam DOUT_10_x_4_.lut_mask=16'hf3c0;
defparam DOUT_10_x_4_.sum_lutc_input="datac";
endmodule /* dma_dout_mux */

// VQM4.1+ 
module sequencer (
  state_ns_i_0_a2_0_0_0,
  CompositeRequest_0_1,
  CompositeRequest_0_0,
  CompositeRequest_0_2,
  CompositeRequest_0_3,
  CmdOut_3,
  CmdOut_2,
  CmdOut_0,
  CmdOut_5,
  next_update_1_0_iv_0_o2_0,
  ModeOut_2_0,
  ModeOut_2_4,
  ModeOut_2_1,
  ModeOut_2_5,
  ModeOut_1_0,
  ModeOut_1_4,
  ModeOut_1_1,
  ModeOut_1_5,
  Channel_1_1,
  Channel_1_0,
  ModeOut_0_0,
  ModeOut_0_4,
  ModeOut_0_1,
  ModeOut_0_5,
  ModeOut_0_d0,
  ModeOut_4,
  ModeOut_1_d0,
  ModeOut_5,
  Update_0,
  Update_1,
  Update_2,
  Update_3,
  state_9,
  state_8,
  state_6,
  state_5,
  un6_risingsampled_niorout_i_a2_x,
  nIORIN_c,
  nCS_c,
  un3_niorin_x,
  ChannelRequest_i_m2,
  nEOPIN_c,
  next_nmemr_1_i_a,
  chcarryout,
  un1_chtc,
  g0_6_0,
  G_32_x,
  HLDAReg2Q,
  HRQ_2_i_0_a2_d_1,
  READY_c,
  next_niowout8_i_o7,
  nEOPOUT_i_i_x_i,
  nMEMW_i_i_x_i,
  nIOWOUT_i_i_x_i,
  DBOverride,
  MemToMemTemp,
  DMAENABLE,
  AEN,
  DACKEnable,
  g0_6,
  HRQ,
  next_nmemr_1_i,
  fallingsampled_nmemr_i,
  next_nmemr_1_i_combout,
  risingsampled_nmemr_i,
  EndOfDMA_I,
  ADSTB,
  CLK_c,
  g0_1,
  MasterClear,
  RESET_c,
  CLK_c_i
)
;
output state_ns_i_0_a2_0_0_0 ;
input CompositeRequest_0_1 ;
input CompositeRequest_0_0 ;
input CompositeRequest_0_2 ;
input CompositeRequest_0_3 ;
input CmdOut_3 ;
input CmdOut_2 ;
input CmdOut_0 ;
input CmdOut_5 ;
output next_update_1_0_iv_0_o2_0 ;
input ModeOut_2_0 ;
input ModeOut_2_4 ;
input ModeOut_2_1 ;
input ModeOut_2_5 ;
input ModeOut_1_0 ;
input ModeOut_1_4 ;
input ModeOut_1_1 ;
input ModeOut_1_5 ;
input Channel_1_1 ;
input Channel_1_0 ;
input ModeOut_0_0 ;
input ModeOut_0_4 ;
input ModeOut_0_1 ;
input ModeOut_0_5 ;
input ModeOut_0_d0 ;
input ModeOut_4 ;
input ModeOut_1_d0 ;
input ModeOut_5 ;
output Update_0 ;
output Update_1 ;
output Update_2 ;
output Update_3 ;
output state_9 ;
output state_8 ;
output state_6 ;
output state_5 ;
output un6_risingsampled_niorout_i_a2_x ;
input nIORIN_c ;
input nCS_c ;
output un3_niorin_x ;
input ChannelRequest_i_m2 ;
input nEOPIN_c ;
output next_nmemr_1_i_a ;
input chcarryout ;
input un1_chtc ;
output g0_6_0 ;
input G_32_x ;
input HLDAReg2Q ;
output HRQ_2_i_0_a2_d_1 ;
input READY_c ;
output next_niowout8_i_o7 ;
output nEOPOUT_i_i_x_i ;
output nMEMW_i_i_x_i ;
output nIOWOUT_i_i_x_i ;
output DBOverride ;
output MemToMemTemp ;
output DMAENABLE ;
output AEN ;
output DACKEnable ;
input g0_6 ;
output HRQ ;
input next_nmemr_1_i ;
output fallingsampled_nmemr_i ;
input next_nmemr_1_i_combout ;
output risingsampled_nmemr_i ;
output EndOfDMA_I ;
output ADSTB ;
input CLK_c ;
input g0_1 ;
input MasterClear ;
input RESET_c ;
input CLK_c_i ;
wire state_ns_i_0_a2_0_0_0 ;
wire CompositeRequest_0_1 ;
wire CompositeRequest_0_0 ;
wire CompositeRequest_0_2 ;
wire CompositeRequest_0_3 ;
wire CmdOut_3 ;
wire CmdOut_2 ;
wire CmdOut_0 ;
wire CmdOut_5 ;
wire next_update_1_0_iv_0_o2_0 ;
wire ModeOut_2_0 ;
wire ModeOut_2_4 ;
wire ModeOut_2_1 ;
wire ModeOut_2_5 ;
wire ModeOut_1_0 ;
wire ModeOut_1_4 ;
wire ModeOut_1_1 ;
wire ModeOut_1_5 ;
wire Channel_1_1 ;
wire Channel_1_0 ;
wire ModeOut_0_0 ;
wire ModeOut_0_4 ;
wire ModeOut_0_1 ;
wire ModeOut_0_5 ;
wire ModeOut_0_d0 ;
wire ModeOut_4 ;
wire ModeOut_1_d0 ;
wire ModeOut_5 ;
wire Update_0 ;
wire Update_1 ;
wire Update_2 ;
wire Update_3 ;
wire state_9 ;
wire state_8 ;
wire state_6 ;
wire state_5 ;
wire un6_risingsampled_niorout_i_a2_x ;
wire nIORIN_c ;
wire nCS_c ;
wire un3_niorin_x ;
wire ChannelRequest_i_m2 ;
wire nEOPIN_c ;
wire next_nmemr_1_i_a ;
wire chcarryout ;
wire un1_chtc ;
wire g0_6_0 ;
wire G_32_x ;
wire HLDAReg2Q ;
wire HRQ_2_i_0_a2_d_1 ;
wire READY_c ;
wire next_niowout8_i_o7 ;
wire nEOPOUT_i_i_x_i ;
wire nMEMW_i_i_x_i ;
wire nIOWOUT_i_i_x_i ;
wire DBOverride ;
wire MemToMemTemp ;
wire DMAENABLE ;
wire AEN ;
wire DACKEnable ;
wire g0_6 ;
wire HRQ ;
wire next_nmemr_1_i ;
wire fallingsampled_nmemr_i ;
wire next_nmemr_1_i_combout ;
wire risingsampled_nmemr_i ;
wire EndOfDMA_I ;
wire ADSTB ;
wire CLK_c ;
wire g0_1 ;
wire MasterClear ;
wire RESET_c ;
wire CLK_c_i ;
wire [12:0] state;
wire [3:3] state_ns_i_a7;
wire [13:13] state_i;
wire [1:1] next_update_1_0_iv_i_a2;
wire [1:0] TransferMode_3_i_m2_c;
wire [1:0] TransferMode_3_i_m2;
wire [1:0] TransferType_3_i_m2_c;
wire [1:0] TransferType_3_i_m2;
wire [0:0] next_update_1_0_iv_0_a2_0;
wire [2:2] state_ns_0_o2;
wire [1:1] state_ns_i_0_a2_0_c;
wire [6:6] state_ns_i_0_a2;
wire [1:1] state_ns_i_0_a2_0_d_2;
wire [1:1] state_ns_i_0_a2_0_d_0_x;
wire next_statemachdben ;
wire next_statemachdben_1_i_a5_0_a7 ;
wire un1_next_statemachdben_1_sqmuxa_i_a2_0 ;
wire g0_4 ;
wire state_ns_i_0_39 ;
wire g0_2 ;
wire g0_0 ;
wire g0 ;
wire g0_14 ;
wire g0_13 ;
wire g2 ;
wire CycleDone ;
wire un1_next_neopout_0_sqmuxa_0 ;
wire g0_i_o4 ;
wire ADSTB_2_i_0_a2 ;
wire g0_9 ;
wire nMEMW_i ;
wire g0_8 ;
wire nIOWOUT_i ;
wire g0_7 ;
wire g0_5 ;
wire g0_4_0 ;
wire risingsampled_niorout_i ;
wire next_niorout_1_0 ;
wire fallingsampled_niorout_i ;
wire nEOPOUT_i ;
wire g0_3 ;
wire g0_2_0 ;
wire MemToMemTemp_2_i_0_a2 ;
wire StateMachDBEN ;
wire next_cycledone_2_sqmuxa_i_a2_1 ;
wire un1_next_neopout_0_sqmuxa_0_o2 ;
wire next_niorout_1_0_o7 ;
wire un1_next_statemachdben_1_sqmuxa_i_a2_a1_0 ;
wire nMEMW_2_iv_0_a7_0_1 ;
wire ADSTB_2_i_0_a2_0 ;
wire next_niorout_1_0_a2 ;
wire N_132_i_0_o2_0 ;
wire ADSTB_2_i_0_a2_1_1 ;
wire nMEMW_2_iv_0_a7_3_0 ;
wire AEN_2_i_0_1_0 ;
wire un1_next_statemachdben_1_sqmuxa_i_a2_a3 ;
wire N_134_i_i_a2_x ;
wire un1_next_statemachdben_1_sqmuxa_i_a2_a2 ;
wire un1_next_statemachdben_1_sqmuxa_i_a2_a0 ;
wire nMEMW_2_iv_0_a7_2_x ;
wire g1 ;
wire g0_7_1 ;
wire g0_8_1 ;
wire un1_next_statemachdben_1_sqmuxa_i_a2_0_1 ;
wire AEN_2_i_0_1_1 ;
wire ADSTB_2_i_0_42_1_0 ;
wire state_ns_i_0_39_a ;
wire g0_8_176 ;
wire nEOPOUT_2_0_o2_x ;
wire g0_0_a3_0 ;
wire un1_next_statemachdben_1_sqmuxa_i_a2_0_3 ;
wire un1_next_neopout_0_sqmuxa_0_a ;
wire un3_transfermode_i_0 ;
wire g0_4_a ;
wire ADSTB_2_i_0_a2_a ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @19:183
  lpm_latch StateDecProc_next_statemachdben_Z (
	.q(next_statemachdben),
	.data(next_statemachdben_1_i_a5_0_a7),
	.gate(un1_next_statemachdben_1_sqmuxa_i_a2_0),
   /* default port values */ 
   .aclr(1'b0),
   .aset(1'b0),
   .aconst(1'b0)
);
defparam StateDecProc_next_statemachdben_Z.lpm_width =  1;
defparam StateDecProc_next_statemachdben_Z.lpm_type =  "LPM_LATCH";
// @19:761
  cycloneii_lcell_ff state_0__Z (
	.regout(state[0]),
	.datain(state[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:729
  cycloneii_lcell_ff state_1__Z (
	.regout(state[1]),
	.datain(state[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:689
  cycloneii_lcell_ff state_2__Z (
	.regout(state[2]),
	.datain(state[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:667
  cycloneii_lcell_ff state_3__Z (
	.regout(state[3]),
	.datain(state[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:645
  cycloneii_lcell_ff state_4__Z (
	.regout(state[4]),
	.datain(state_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:622
  cycloneii_lcell_ff state_5__Z (
	.regout(state_5),
	.datain(state_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:600
  cycloneii_lcell_ff state_6__Z (
	.regout(state_6),
	.datain(state[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:578
  cycloneii_lcell_ff state_7__Z (
	.regout(state[7]),
	.datain(g0_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:446
  cycloneii_lcell_ff state_8__Z (
	.regout(state_8),
	.datain(state_ns_i_0_39),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:386
  cycloneii_lcell_ff state_9__Z (
	.regout(state_9),
	.datain(g0_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:281
  cycloneii_lcell_ff state_10__Z (
	.regout(state[10]),
	.datain(state_ns_i_a7[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:259
  cycloneii_lcell_ff state_11__Z (
	.regout(state[11]),
	.datain(g0_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:220
  cycloneii_lcell_ff state_12__Z (
	.regout(state[12]),
	.datain(g0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:185
  cycloneii_lcell_ff state_i_13__Z (
	.regout(state_i[13]),
	.datain(g0_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff Update_3__Z (
	.regout(Update_3),
	.datain(g0_14),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff Update_2__Z (
	.regout(Update_2),
	.datain(g0_13),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff Update_1__Z (
	.regout(Update_1),
	.datain(next_update_1_0_iv_i_a2[1]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff Update_0__Z (
	.regout(Update_0),
	.datain(g2),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:805
  cycloneii_lcell_ff CycleDone_Z (
	.regout(CycleDone),
	.datain(un1_next_neopout_0_sqmuxa_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4)
);
// @19:805
  cycloneii_lcell_ff ADSTB_Z (
	.regout(ADSTB),
	.datain(ADSTB_2_i_0_a2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:805
  cycloneii_lcell_ff EndOfDMA_I_Z (
	.regout(EndOfDMA_I),
	.datain(g0_9),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff nMEMW_i_Z (
	.regout(nMEMW_i),
	.datain(g0_8),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:896
  cycloneii_lcell_ff StateDecProc_risingsampled_nmemr_i_Z (
	.regout(risingsampled_nmemr_i),
	.datain(next_nmemr_1_i_combout),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:896
  cycloneii_lcell_ff StateDecProc_fallingsampled_nmemr_i_Z (
	.regout(fallingsampled_nmemr_i),
	.datain(next_nmemr_1_i),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff nIOWOUT_i_Z (
	.regout(nIOWOUT_i),
	.datain(g0_7),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff HRQ_Z (
	.regout(HRQ),
	.datain(g0_6),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff DACKEnable_Z (
	.regout(DACKEnable),
	.datain(g0_5),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:805
  cycloneii_lcell_ff AEN_Z (
	.regout(AEN),
	.datain(g0_4_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:896
  cycloneii_lcell_ff StateDecProc_risingsampled_niorout_i_Z (
	.regout(risingsampled_niorout_i),
	.datain(next_niorout_1_0),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:896
  cycloneii_lcell_ff StateDecProc_fallingsampled_niorout_i_Z (
	.regout(fallingsampled_niorout_i),
	.datain(next_niorout_1_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff nEOPOUT_i_Z (
	.regout(nEOPOUT_i),
	.datain(g0_3),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff DMAENABLE_Z (
	.regout(DMAENABLE),
	.datain(g0_2_0),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:805
  cycloneii_lcell_ff MemToMemTemp_Z (
	.regout(MemToMemTemp),
	.datain(MemToMemTemp_2_i_0_a2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff StateMachDBEN_Z (
	.regout(StateMachDBEN),
	.datain(next_statemachdben),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @19:847
  cycloneii_lcell_ff DBOverride_Z (
	.regout(DBOverride),
	.datain(state_i[13]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  nIOWOUT_i_i_x_i = ~ nIOWOUT_i;
  assign  nMEMW_i_i_x_i = ~ nMEMW_i;
  assign  nEOPOUT_i_i_x_i = ~ nEOPOUT_i;
  cycloneii_lcell_comb TransferMode_3_i_m2_c_1_ (
	.combout(TransferMode_3_i_m2_c[1]),
	.dataa(ModeOut_5),
	.datab(ModeOut_0_5),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam TransferMode_3_i_m2_c_1_.lut_mask=16'hf0ac;
defparam TransferMode_3_i_m2_c_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb TransferMode_3_i_m2_1_ (
	.combout(TransferMode_3_i_m2[1]),
	.dataa(ModeOut_1_5),
	.datab(ModeOut_2_5),
	.datac(Channel_1_1),
	.datad(TransferMode_3_i_m2_c[1])
);
defparam TransferMode_3_i_m2_1_.lut_mask=16'hafc0;
defparam TransferMode_3_i_m2_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb TransferType_3_i_m2_c_1_ (
	.combout(TransferType_3_i_m2_c[1]),
	.dataa(ModeOut_1_d0),
	.datab(ModeOut_0_1),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam TransferType_3_i_m2_c_1_.lut_mask=16'hf0ac;
defparam TransferType_3_i_m2_c_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb TransferType_3_i_m2_1_ (
	.combout(TransferType_3_i_m2[1]),
	.dataa(ModeOut_1_1),
	.datab(ModeOut_2_1),
	.datac(Channel_1_1),
	.datad(TransferType_3_i_m2_c[1])
);
defparam TransferType_3_i_m2_1_.lut_mask=16'hafc0;
defparam TransferType_3_i_m2_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb TransferMode_3_i_m2_c_0_ (
	.combout(TransferMode_3_i_m2_c[0]),
	.dataa(ModeOut_4),
	.datab(ModeOut_0_4),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam TransferMode_3_i_m2_c_0_.lut_mask=16'hf0ac;
defparam TransferMode_3_i_m2_c_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb TransferMode_3_i_m2_0_ (
	.combout(TransferMode_3_i_m2[0]),
	.dataa(ModeOut_1_4),
	.datab(ModeOut_2_4),
	.datac(Channel_1_1),
	.datad(TransferMode_3_i_m2_c[0])
);
defparam TransferMode_3_i_m2_0_.lut_mask=16'hafc0;
defparam TransferMode_3_i_m2_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb TransferType_3_i_m2_c_0_ (
	.combout(TransferType_3_i_m2_c[0]),
	.dataa(ModeOut_0_d0),
	.datab(ModeOut_0_0),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam TransferType_3_i_m2_c_0_.lut_mask=16'hf0ac;
defparam TransferType_3_i_m2_c_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb TransferType_3_i_m2_0_ (
	.combout(TransferType_3_i_m2[0]),
	.dataa(ModeOut_1_0),
	.datab(ModeOut_2_0),
	.datac(Channel_1_1),
	.datad(TransferType_3_i_m2_c[0])
);
defparam TransferType_3_i_m2_0_.lut_mask=16'hafc0;
defparam TransferType_3_i_m2_0_.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb next_update_1_0_iv_0_o2_0_ (
	.combout(next_update_1_0_iv_0_o2_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam next_update_1_0_iv_0_o2_0_.lut_mask=16'hfff0;
defparam next_update_1_0_iv_0_o2_0_.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb next_cycledone_2_sqmuxa_i_a2_1_cZ (
	.combout(next_cycledone_2_sqmuxa_i_a2_1),
	.dataa(VCC),
	.datab(VCC),
	.datac(state_8),
	.datad(state[0])
);
defparam next_cycledone_2_sqmuxa_i_a2_1_cZ.lut_mask=16'h000f;
defparam next_cycledone_2_sqmuxa_i_a2_1_cZ.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb un1_next_neopout_0_sqmuxa_0_o2_cZ (
	.combout(un1_next_neopout_0_sqmuxa_0_o2),
	.dataa(VCC),
	.datab(VCC),
	.datac(state_9),
	.datad(state[1])
);
defparam un1_next_neopout_0_sqmuxa_0_o2_cZ.lut_mask=16'hfff0;
defparam un1_next_neopout_0_sqmuxa_0_o2_cZ.sum_lutc_input="datac";
// @19:323
  cycloneii_lcell_comb StateDecProc_next_niowout8_i_o7 (
	.combout(next_niowout8_i_o7),
	.dataa(VCC),
	.datab(VCC),
	.datac(TransferType_3_i_m2[1]),
	.datad(TransferType_3_i_m2[0])
);
defparam StateDecProc_next_niowout8_i_o7.lut_mask=16'hff0f;
defparam StateDecProc_next_niowout8_i_o7.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb StateDecProc_next_niorout_1_0_o7 (
	.combout(next_niorout_1_0_o7),
	.dataa(VCC),
	.datab(VCC),
	.datac(TransferType_3_i_m2[1]),
	.datad(TransferType_3_i_m2[0])
);
defparam StateDecProc_next_niorout_1_0_o7.lut_mask=16'hf0ff;
defparam StateDecProc_next_niorout_1_0_o7.sum_lutc_input="datac";
// @19:817
  cycloneii_lcell_comb StateDecProc_MemToMemTemp_2_i_0_a2 (
	.combout(MemToMemTemp_2_i_0_a2),
	.dataa(VCC),
	.datab(VCC),
	.datac(state[2]),
	.datad(state[1])
);
defparam StateDecProc_MemToMemTemp_2_i_0_a2.lut_mask=16'hfff0;
defparam StateDecProc_MemToMemTemp_2_i_0_a2.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb un1_next_statemachdben_1_sqmuxa_i_a2_a1_0_cZ (
	.combout(un1_next_statemachdben_1_sqmuxa_i_a2_a1_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a1_0_cZ.lut_mask=16'h00f0;
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a1_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_14 (
	.combout(g0_14),
	.dataa(MasterClear),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(next_update_1_0_iv_0_a2_0[0])
);
defparam StateDecProc_g0_14.lut_mask=16'h4000;
defparam StateDecProc_g0_14.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_13 (
	.combout(g0_13),
	.dataa(MasterClear),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(next_update_1_0_iv_0_a2_0[0])
);
defparam StateDecProc_g0_13.lut_mask=16'h1000;
defparam StateDecProc_g0_13.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_2 (
	.combout(g0_2_0),
	.dataa(VCC),
	.datab(state_i[13]),
	.datac(MasterClear),
	.datad(state[12])
);
defparam StateDecProc_g0_2.lut_mask=16'h000c;
defparam StateDecProc_g0_2.sum_lutc_input="datac";
// @19:861
  cycloneii_lcell_comb StateDecProc_nMEMW_2_iv_0_a7_0_1 (
	.combout(nMEMW_2_iv_0_a7_0_1),
	.dataa(VCC),
	.datab(CmdOut_5),
	.datac(state[2]),
	.datad(state[1])
);
defparam StateDecProc_nMEMW_2_iv_0_a7_0_1.lut_mask=16'h003f;
defparam StateDecProc_nMEMW_2_iv_0_a7_0_1.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb state_ns_0_o2_2_ (
	.combout(state_ns_0_o2[2]),
	.dataa(VCC),
	.datab(CmdOut_0),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam state_ns_0_o2_2_.lut_mask=16'hfff3;
defparam state_ns_0_o2_2_.sum_lutc_input="datac";
// @19:817
  cycloneii_lcell_comb StateDecProc_ADSTB_2_i_0_a2_0 (
	.combout(ADSTB_2_i_0_a2_0),
	.dataa(VCC),
	.datab(CycleDone),
	.datac(state[12]),
	.datad(state[4])
);
defparam StateDecProc_ADSTB_2_i_0_a2_0.lut_mask=16'h000c;
defparam StateDecProc_ADSTB_2_i_0_a2_0.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb StateDecProc_next_niorout_1_0_a2 (
	.combout(next_niorout_1_0_a2),
	.dataa(VCC),
	.datab(state_8),
	.datac(state_9),
	.datad(state[10])
);
defparam StateDecProc_next_niorout_1_0_a2.lut_mask=16'h0003;
defparam StateDecProc_next_niorout_1_0_a2.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb N_132_i_0_o2_0_cZ (
	.combout(N_132_i_0_o2_0),
	.dataa(VCC),
	.datab(CycleDone),
	.datac(TransferMode_3_i_m2[0]),
	.datad(TransferMode_3_i_m2[1])
);
defparam N_132_i_0_o2_0_cZ.lut_mask=16'hccfc;
defparam N_132_i_0_o2_0_cZ.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb state_ns_i_0_a2_0_c_1_ (
	.combout(state_ns_i_0_a2_0_c[1]),
	.dataa(VCC),
	.datab(CmdOut_2),
	.datac(state_i[13]),
	.datad(EndOfDMA_I)
);
defparam state_ns_i_0_a2_0_c_1_.lut_mask=16'h0f0c;
defparam state_ns_i_0_a2_0_c_1_.sum_lutc_input="datac";
// @19:817
  cycloneii_lcell_comb StateDecProc_ADSTB_2_i_0_a2_1_1 (
	.combout(ADSTB_2_i_0_a2_1_1),
	.dataa(VCC),
	.datab(state[4]),
	.datac(state[12]),
	.datad(state[0])
);
defparam StateDecProc_ADSTB_2_i_0_a2_1_1.lut_mask=16'h0003;
defparam StateDecProc_ADSTB_2_i_0_a2_1_1.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_2_cZ (
	.combout(g0_2),
	.dataa(VCC),
	.datab(state[10]),
	.datac(MasterClear),
	.datad(CmdOut_3)
);
defparam g0_2_cZ.lut_mask=16'h000c;
defparam g0_2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_9 (
	.combout(g0_9),
	.dataa(CycleDone),
	.datab(MasterClear),
	.datac(state[0]),
	.datad(next_update_1_0_iv_0_a2_0[0])
);
defparam StateDecProc_g0_9.lut_mask=16'h2220;
defparam StateDecProc_g0_9.sum_lutc_input="datac";
// @19:861
  cycloneii_lcell_comb StateDecProc_nMEMW_2_iv_0_a7_3_0 (
	.combout(nMEMW_2_iv_0_a7_3_0),
	.dataa(VCC),
	.datab(CmdOut_3),
	.datac(CmdOut_5),
	.datad(state[10])
);
defparam StateDecProc_nMEMW_2_iv_0_a7_3_0.lut_mask=16'h0300;
defparam StateDecProc_nMEMW_2_iv_0_a7_3_0.sum_lutc_input="datac";
// @19:817
  cycloneii_lcell_comb StateDecProc_AEN_2_i_0_1_0 (
	.combout(AEN_2_i_0_1_0),
	.dataa(CycleDone),
	.datab(state[0]),
	.datac(state_i[13]),
	.datad(MasterClear)
);
defparam StateDecProc_AEN_2_i_0_1_0.lut_mask=16'hff8f;
defparam StateDecProc_AEN_2_i_0_1_0.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb next_update_1_0_iv_0_a2_0_0_ (
	.combout(next_update_1_0_iv_0_a2_0[0]),
	.dataa(READY_c),
	.datab(state_8),
	.datac(TransferType_3_i_m2[0]),
	.datad(TransferType_3_i_m2[1])
);
defparam next_update_1_0_iv_0_a2_0_0_.lut_mask=16'h888c;
defparam next_update_1_0_iv_0_a2_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g2 (
	.combout(g2),
	.dataa(VCC),
	.datab(state[4]),
	.datac(next_update_1_0_iv_0_o2_0),
	.datad(next_update_1_0_iv_0_a2_0[0])
);
defparam StateDecProc_g2.lut_mask=16'hcfcc;
defparam StateDecProc_g2.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb next_update_1_0_iv_i_a2_1_ (
	.combout(next_update_1_0_iv_i_a2[1]),
	.dataa(VCC),
	.datab(state[0]),
	.datac(un1_next_statemachdben_1_sqmuxa_i_a2_a1_0),
	.datad(next_update_1_0_iv_0_a2_0[0])
);
defparam next_update_1_0_iv_i_a2_1_.lut_mask=16'hfccc;
defparam next_update_1_0_iv_i_a2_1_.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb un1_next_statemachdben_1_sqmuxa_i_a2_a3_cZ (
	.combout(un1_next_statemachdben_1_sqmuxa_i_a2_a3),
	.dataa(Channel_1_0),
	.datab(CompositeRequest_0_3),
	.datac(Channel_1_1),
	.datad(TransferMode_3_i_m2[1])
);
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a3_cZ.lut_mask=16'h0020;
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a3_cZ.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb StateDecProc_next_statemachdben_1_i_a5_0_a7 (
	.combout(next_statemachdben_1_i_a5_0_a7),
	.dataa(state[3]),
	.datab(state[11]),
	.datac(state[7]),
	.datad(MemToMemTemp_2_i_0_a2)
);
defparam StateDecProc_next_statemachdben_1_i_a5_0_a7.lut_mask=16'hfffe;
defparam StateDecProc_next_statemachdben_1_i_a5_0_a7.sum_lutc_input="datac";
// @19:861
  cycloneii_lcell_comb StateDecProc_HRQ_2_i_0_a2_d_1 (
	.combout(HRQ_2_i_0_a2_d_1),
	.dataa(VCC),
	.datab(state_8),
	.datac(TransferMode_3_i_m2[1]),
	.datad(N_134_i_i_a2_x)
);
defparam StateDecProc_HRQ_2_i_0_a2_d_1.lut_mask=16'h000c;
defparam StateDecProc_HRQ_2_i_0_a2_d_1.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb state_ns_i_0_a2_6_ (
	.combout(state_ns_i_0_a2[6]),
	.dataa(state[12]),
	.datab(state[0]),
	.datac(state_ns_0_o2[2]),
	.datad(HLDAReg2Q)
);
defparam state_ns_i_0_a2_6_.lut_mask=16'h3133;
defparam state_ns_i_0_a2_6_.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb un1_next_statemachdben_1_sqmuxa_i_a2_a2_cZ (
	.combout(un1_next_statemachdben_1_sqmuxa_i_a2_a2),
	.dataa(Channel_1_0),
	.datab(CompositeRequest_0_2),
	.datac(Channel_1_1),
	.datad(TransferMode_3_i_m2[1])
);
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a2_cZ.lut_mask=16'h0010;
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a2_cZ.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb un1_next_statemachdben_1_sqmuxa_i_a2_a0_cZ (
	.combout(un1_next_statemachdben_1_sqmuxa_i_a2_a0),
	.dataa(Channel_1_0),
	.datab(CompositeRequest_0_0),
	.datac(Channel_1_1),
	.datad(TransferMode_3_i_m2[1])
);
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a0_cZ.lut_mask=16'h0001;
defparam un1_next_statemachdben_1_sqmuxa_i_a2_a0_cZ.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb StateDecProc_next_niorout_1_0 (
	.combout(next_niorout_1_0),
	.dataa(state[10]),
	.datab(nMEMW_2_iv_0_a7_2_x),
	.datac(next_niorout_1_0_a2),
	.datad(next_niorout_1_0_o7)
);
defparam StateDecProc_next_niorout_1_0.lut_mask=16'h000b;
defparam StateDecProc_next_niorout_1_0.sum_lutc_input="datac";
  cycloneii_lcell_comb g1_cZ (
	.combout(g1),
	.dataa(MasterClear),
	.datab(state[12]),
	.datac(state_ns_0_o2[2]),
	.datad(HLDAReg2Q)
);
defparam g1_cZ.lut_mask=16'h4000;
defparam g1_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_7_1 (
	.combout(g0_7_1),
	.dataa(CmdOut_3),
	.datab(CmdOut_5),
	.datac(G_32_x),
	.datad(next_niowout8_i_o7)
);
defparam StateDecProc_g0_7_1.lut_mask=16'h00ef;
defparam StateDecProc_g0_7_1.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_8_1 (
	.combout(g0_8_1),
	.dataa(MasterClear),
	.datab(nMEMW_2_iv_0_a7_2_x),
	.datac(nMEMW_2_iv_0_a7_0_1),
	.datad(next_niorout_1_0_a2)
);
defparam StateDecProc_g0_8_1.lut_mask=16'h0111;
defparam StateDecProc_g0_8_1.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb un1_next_statemachdben_1_sqmuxa_i_a2_0_1_cZ (
	.combout(un1_next_statemachdben_1_sqmuxa_i_a2_0_1),
	.dataa(CompositeRequest_0_1),
	.datab(un1_next_statemachdben_1_sqmuxa_i_a2_a1_0),
	.datac(TransferMode_3_i_m2[1]),
	.datad(un1_next_statemachdben_1_sqmuxa_i_a2_a3)
);
defparam un1_next_statemachdben_1_sqmuxa_i_a2_0_1_cZ.lut_mask=16'h00fb;
defparam un1_next_statemachdben_1_sqmuxa_i_a2_0_1_cZ.sum_lutc_input="datac";
// @19:817
  cycloneii_lcell_comb StateDecProc_AEN_2_i_0_1_1 (
	.combout(AEN_2_i_0_1_1),
	.dataa(VCC),
	.datab(AEN_2_i_0_1_0),
	.datac(N_132_i_0_o2_0),
	.datad(next_update_1_0_iv_0_a2_0[0])
);
defparam StateDecProc_AEN_2_i_0_1_1.lut_mask=16'hfccc;
defparam StateDecProc_AEN_2_i_0_1_1.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_6_0 (
	.combout(g0_6_0),
	.dataa(CycleDone),
	.datab(state[0]),
	.datac(N_132_i_0_o2_0),
	.datad(next_update_1_0_iv_0_a2_0[0])
);
defparam StateDecProc_g0_6_0.lut_mask=16'h0777;
defparam StateDecProc_g0_6_0.sum_lutc_input="datac";
// @19:817
  cycloneii_lcell_comb StateDecProc_ADSTB_2_i_0_42_1_0 (
	.combout(ADSTB_2_i_0_42_1_0),
	.dataa(state[4]),
	.datab(next_cycledone_2_sqmuxa_i_a2_1),
	.datac(ADSTB_2_i_0_a2_0),
	.datad(HLDAReg2Q)
);
defparam StateDecProc_ADSTB_2_i_0_42_1_0.lut_mask=16'hf0f4;
defparam StateDecProc_ADSTB_2_i_0_42_1_0.sum_lutc_input="datac";
  cycloneii_lcell_comb state_ns_i_0_39_a_cZ (
	.combout(state_ns_i_0_39_a),
	.dataa(VCC),
	.datab(CmdOut_3),
	.datac(state_8),
	.datad(state[10])
);
defparam state_ns_i_0_39_a_cZ.lut_mask=16'h030f;
defparam state_ns_i_0_39_a_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb state_ns_i_0_39_cZ (
	.combout(state_ns_i_0_39),
	.dataa(state_9),
	.datab(state[10]),
	.datac(state_ns_i_0_39_a),
	.datad(N_134_i_i_a2_x)
);
defparam state_ns_i_0_39_cZ.lut_mask=16'hafae;
defparam state_ns_i_0_39_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_8_176 (
	.combout(g0_8_176),
	.dataa(state_9),
	.datab(state_8),
	.datac(nMEMW_2_iv_0_a7_0_1),
	.datad(next_niorout_1_0_o7)
);
defparam StateDecProc_g0_8_176.lut_mask=16'h01ff;
defparam StateDecProc_g0_8_176.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_4_cZ (
	.combout(g0_4),
	.dataa(CycleDone),
	.datab(state[12]),
	.datac(MasterClear),
	.datad(state_ns_i_0_a2[6])
);
defparam g0_4_cZ.lut_mask=16'h000d;
defparam g0_4_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_7 (
	.combout(g0_7),
	.dataa(state[10]),
	.datab(MasterClear),
	.datac(G_32_x),
	.datad(g0_7_1)
);
defparam StateDecProc_g0_7.lut_mask=16'h2300;
defparam StateDecProc_g0_7.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_3 (
	.combout(g0_3),
	.dataa(MasterClear),
	.datab(un1_next_neopout_0_sqmuxa_0_o2),
	.datac(nEOPOUT_2_0_o2_x),
	.datad(un1_chtc)
);
defparam StateDecProc_g0_3.lut_mask=16'h4500;
defparam StateDecProc_g0_3.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_0_a3_0_cZ (
	.combout(g0_0_a3_0),
	.dataa(VCC),
	.datab(MasterClear),
	.datac(next_update_1_0_iv_0_a2_0[0]),
	.datad(chcarryout)
);
defparam g0_0_a3_0_cZ.lut_mask=16'h3000;
defparam g0_0_a3_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_8 (
	.combout(g0_8),
	.dataa(nMEMW_2_iv_0_a7_3_0),
	.datab(g0_8_1),
	.datac(next_niorout_1_0_o7),
	.datad(g0_8_176)
);
defparam StateDecProc_g0_8.lut_mask=16'hc400;
defparam StateDecProc_g0_8.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb StateDecProc_next_nmemr_1_i_a (
	.combout(next_nmemr_1_i_a),
	.dataa(READY_c),
	.datab(state_9),
	.datac(state_8),
	.datad(state[10])
);
defparam StateDecProc_next_nmemr_1_i_a.lut_mask=16'h00a3;
defparam StateDecProc_next_nmemr_1_i_a.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb state_ns_i_0_a2_0_d_2_1_ (
	.combout(state_ns_i_0_a2_0_d_2[1]),
	.dataa(RESET_c),
	.datab(CompositeRequest_0_2),
	.datac(CompositeRequest_0_3),
	.datad(CompositeRequest_0_1)
);
defparam state_ns_i_0_a2_0_d_2_1_.lut_mask=16'haaab;
defparam state_ns_i_0_a2_0_d_2_1_.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb un1_next_statemachdben_1_sqmuxa_i_a2_0_3_cZ (
	.combout(un1_next_statemachdben_1_sqmuxa_i_a2_0_3),
	.dataa(RESET_c),
	.datab(TransferMode_3_i_m2[1]),
	.datac(un1_next_statemachdben_1_sqmuxa_i_a2_a0),
	.datad(un1_next_statemachdben_1_sqmuxa_i_a2_0_1)
);
defparam un1_next_statemachdben_1_sqmuxa_i_a2_0_3_cZ.lut_mask=16'h0d00;
defparam un1_next_statemachdben_1_sqmuxa_i_a2_0_3_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(MasterClear),
	.datab(next_cycledone_2_sqmuxa_i_a2_1),
	.datac(un1_next_neopout_0_sqmuxa_0_o2),
	.datad(un1_chtc)
);
defparam g0_i_o4_cZ.lut_mask=16'heeae;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
// @19:529
  cycloneii_lcell_comb un1_next_statemachdben_1_sqmuxa_i_a2_0_cZ (
	.combout(un1_next_statemachdben_1_sqmuxa_i_a2_0),
	.dataa(N_132_i_0_o2_0),
	.datab(un1_next_statemachdben_1_sqmuxa_i_a2_a2),
	.datac(next_update_1_0_iv_0_a2_0[0]),
	.datad(un1_next_statemachdben_1_sqmuxa_i_a2_0_3)
);
defparam un1_next_statemachdben_1_sqmuxa_i_a2_0_cZ.lut_mask=16'hefff;
defparam un1_next_statemachdben_1_sqmuxa_i_a2_0_cZ.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb un1_next_neopout_0_sqmuxa_0_a_cZ (
	.combout(un1_next_neopout_0_sqmuxa_0_a),
	.dataa(nEOPIN_c),
	.datab(CmdOut_3),
	.datac(state[10]),
	.datad(state[2])
);
defparam un1_next_neopout_0_sqmuxa_0_a_cZ.lut_mask=16'h002f;
defparam un1_next_neopout_0_sqmuxa_0_a_cZ.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb un1_next_neopout_0_sqmuxa_0_cZ (
	.combout(un1_next_neopout_0_sqmuxa_0),
	.dataa(nEOPIN_c),
	.datab(un1_next_neopout_0_sqmuxa_0_o2),
	.datac(un1_next_neopout_0_sqmuxa_0_a),
	.datad(un1_chtc)
);
defparam un1_next_neopout_0_sqmuxa_0_cZ.lut_mask=16'hcfcd;
defparam un1_next_neopout_0_sqmuxa_0_cZ.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb StateDecProc_un3_transfermode_i_0 (
	.combout(un3_transfermode_i_0),
	.dataa(CycleDone),
	.datab(TransferMode_3_i_m2[0]),
	.datac(TransferMode_3_i_m2[1]),
	.datad(ChannelRequest_i_m2)
);
defparam StateDecProc_un3_transfermode_i_0.lut_mask=16'haeaf;
defparam StateDecProc_un3_transfermode_i_0.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb state_ns_i_0_a2_0_0_1_ (
	.combout(state_ns_i_0_a2_0_0_0),
	.dataa(MasterClear),
	.datab(state_ns_i_0_a2_0_c[1]),
	.datac(state_ns_i_0_a2_0_d_0_x[1]),
	.datad(state_ns_i_0_a2_0_d_2[1])
);
defparam state_ns_i_0_a2_0_0_1_.lut_mask=16'hfeee;
defparam state_ns_i_0_a2_0_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_cZ (
	.combout(g0),
	.dataa(state[12]),
	.datab(state_i[13]),
	.datac(HLDAReg2Q),
	.datad(state_ns_i_0_a2_0_0_0)
);
defparam g0_cZ.lut_mask=16'h003b;
defparam g0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_5 (
	.combout(g0_5),
	.dataa(state[12]),
	.datab(ChannelRequest_i_m2),
	.datac(HRQ_2_i_0_a2_d_1),
	.datad(AEN_2_i_0_1_1)
);
defparam StateDecProc_g0_5.lut_mask=16'h0045;
defparam StateDecProc_g0_5.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_4_a (
	.combout(g0_4_a),
	.dataa(state[12]),
	.datab(HLDAReg2Q),
	.datac(HRQ_2_i_0_a2_d_1),
	.datad(ChannelRequest_i_m2)
);
defparam StateDecProc_g0_4_a.lut_mask=16'h22f2;
defparam StateDecProc_g0_4_a.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_g0_4 (
	.combout(g0_4_0),
	.dataa(AEN_2_i_0_1_0),
	.datab(N_132_i_0_o2_0),
	.datac(next_update_1_0_iv_0_a2_0[0]),
	.datad(g0_4_a)
);
defparam StateDecProc_g0_4.lut_mask=16'h0015;
defparam StateDecProc_g0_4.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_ADSTB_2_i_0_a2_a (
	.combout(ADSTB_2_i_0_a2_a),
	.dataa(TransferMode_3_i_m2[0]),
	.datab(TransferMode_3_i_m2[1]),
	.datac(next_update_1_0_iv_0_a2_0[0]),
	.datad(ChannelRequest_i_m2)
);
defparam StateDecProc_ADSTB_2_i_0_a2_a.lut_mask=16'h2f3f;
defparam StateDecProc_ADSTB_2_i_0_a2_a.sum_lutc_input="datac";
  cycloneii_lcell_comb StateDecProc_ADSTB_2_i_0_a2 (
	.combout(ADSTB_2_i_0_a2),
	.dataa(ADSTB_2_i_0_a2_1_1),
	.datab(ADSTB_2_i_0_42_1_0),
	.datac(chcarryout),
	.datad(ADSTB_2_i_0_a2_a)
);
defparam StateDecProc_ADSTB_2_i_0_a2.lut_mask=16'h1131;
defparam StateDecProc_ADSTB_2_i_0_a2.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_0_cZ (
	.combout(g0_0),
	.dataa(VCC),
	.datab(g1),
	.datac(un3_transfermode_i_0),
	.datad(g0_0_a3_0)
);
defparam g0_0_cZ.lut_mask=16'hcfcc;
defparam g0_0_cZ.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb state_ns_i_0_a2_0_d_0_x_1_ (
	.combout(state_ns_i_0_a2_0_d_0_x[1]),
	.dataa(VCC),
	.datab(RESET_c),
	.datac(state_i[13]),
	.datad(CompositeRequest_0_0)
);
defparam state_ns_i_0_a2_0_d_0_x_1_.lut_mask=16'h0c0f;
defparam state_ns_i_0_a2_0_d_0_x_1_.sum_lutc_input="datac";
// @19:861
  cycloneii_lcell_comb StateDecProc_nEOPOUT_2_0_o2_x (
	.combout(nEOPOUT_2_0_o2_x),
	.dataa(VCC),
	.datab(nEOPIN_c),
	.datac(state[10]),
	.datad(CmdOut_3)
);
defparam StateDecProc_nEOPOUT_2_0_o2_x.lut_mask=16'h3fff;
defparam StateDecProc_nEOPOUT_2_0_o2_x.sum_lutc_input="datac";
// @19:981
  cycloneii_lcell_comb DbenProc_un3_niorin_x (
	.combout(un3_niorin_x),
	.dataa(VCC),
	.datab(nCS_c),
	.datac(nIORIN_c),
	.datad(StateMachDBEN)
);
defparam DbenProc_un3_niorin_x.lut_mask=16'hff03;
defparam DbenProc_un3_niorin_x.sum_lutc_input="datac";
// @19:963
  cycloneii_lcell_comb N_134_i_i_a2_x_cZ (
	.combout(N_134_i_i_a2_x),
	.dataa(VCC),
	.datab(READY_c),
	.datac(TransferType_3_i_m2[0]),
	.datad(TransferType_3_i_m2[1])
);
defparam N_134_i_i_a2_x_cZ.lut_mask=16'h3330;
defparam N_134_i_i_a2_x_cZ.sum_lutc_input="datac";
// @19:861
  cycloneii_lcell_comb StateDecProc_nMEMW_2_iv_0_a7_2_x (
	.combout(nMEMW_2_iv_0_a7_2_x),
	.dataa(VCC),
	.datab(VCC),
	.datac(READY_c),
	.datad(state_8)
);
defparam StateDecProc_nMEMW_2_iv_0_a7_2_x.lut_mask=16'hf000;
defparam StateDecProc_nMEMW_2_iv_0_a7_2_x.sum_lutc_input="datac";
// @19:916
  cycloneii_lcell_comb StateDecProc_un6_risingsampled_niorout_i_a2_x (
	.combout(un6_risingsampled_niorout_i_a2_x),
	.dataa(VCC),
	.datab(VCC),
	.datac(risingsampled_niorout_i),
	.datad(fallingsampled_niorout_i)
);
defparam StateDecProc_un6_risingsampled_niorout_i_a2_x.lut_mask=16'h000f;
defparam StateDecProc_un6_risingsampled_niorout_i_a2_x.sum_lutc_input="datac";
// @19:805
  cycloneii_lcell_comb state_ns_i_a7_3_ (
	.combout(state_ns_i_a7[3]),
	.dataa(state[11]),
	.datab(next_update_1_0_iv_0_a2_0[0]),
	.datac(chcarryout),
	.datad(un3_transfermode_i_0)
);
defparam state_ns_i_a7_3_.lut_mask=16'haaae;
defparam state_ns_i_a7_3_.sum_lutc_input="datac";
//@19:805
endmodule /* sequencer */

// VQM4.1+ 
module host_dec (
  LoadCh2Addr_0_a2_0,
  LoadCh2Addr_0_a2_1,
  LoadCh2WrdCnt_0_a2_0,
  LoadCh2WrdCnt_0_a2_1,
  LoadCh3Addr_0_a2_0,
  LoadCh3Addr_0_a2_1,
  LoadCh3WrdCnt_0_a2_0,
  LoadCh3WrdCnt_0_a2_1,
  LoadCh1WrdCnt_0_a2_1,
  LoadCh1WrdCnt_0_a2_0,
  LoadCh0Addr_0_a2_1,
  LoadCh0Addr_0_a2_0,
  LoadCh0WrdCnt_0_a2_1,
  LoadCh0WrdCnt_0_a2_0,
  LoadCh1Addr_0_a2_1,
  LoadCh1Addr_0_a2_0,
  AIN_c_1,
  AIN_c_0,
  AIN_c_2,
  AIN_c_3,
  SyncAddrOut_1,
  SyncAddrOut_3,
  SyncAddrOut_0,
  SyncAddrOut_2,
  ModeCounter_0,
  ModeCounter_1,
  un7_clearstatusreg_0_o2_0_x,
  LoadModeReg_17_sqmuxa_0_a2,
  LoadModeReg_10_sqmuxa_0_a2_1,
  next_bytepointer_1_iv_0_a2_2,
  SyncWrite1_i_0,
  SyncWrite2_i_0,
  un7_clearstatusreg_0_o2_1,
  un1_syncwrite1,
  SyncRead1_i_0,
  SyncRead2_i_0,
  nIORIN_c,
  nCS_c,
  next_bytepointer_1_iv_0_a2_1,
  LoadModeReg_9_sqmuxa_0_a2_0,
  I_179_x_i,
  nIORINQ_i,
  RESET_c,
  MasterClear,
  BytePointer,
  un1_masterclear_i_a2_x_i,
  CLK_c_i
)
;
output LoadCh2Addr_0_a2_0 ;
output LoadCh2Addr_0_a2_1 ;
output LoadCh2WrdCnt_0_a2_0 ;
output LoadCh2WrdCnt_0_a2_1 ;
output LoadCh3Addr_0_a2_0 ;
output LoadCh3Addr_0_a2_1 ;
output LoadCh3WrdCnt_0_a2_0 ;
output LoadCh3WrdCnt_0_a2_1 ;
output LoadCh1WrdCnt_0_a2_1 ;
output LoadCh1WrdCnt_0_a2_0 ;
output LoadCh0Addr_0_a2_1 ;
output LoadCh0Addr_0_a2_0 ;
output LoadCh0WrdCnt_0_a2_1 ;
output LoadCh0WrdCnt_0_a2_0 ;
output LoadCh1Addr_0_a2_1 ;
output LoadCh1Addr_0_a2_0 ;
input AIN_c_1 ;
input AIN_c_0 ;
input AIN_c_2 ;
input AIN_c_3 ;
input SyncAddrOut_1 ;
input SyncAddrOut_3 ;
input SyncAddrOut_0 ;
input SyncAddrOut_2 ;
output ModeCounter_0 ;
output ModeCounter_1 ;
output un7_clearstatusreg_0_o2_0_x ;
output LoadModeReg_17_sqmuxa_0_a2 ;
output LoadModeReg_10_sqmuxa_0_a2_1 ;
output next_bytepointer_1_iv_0_a2_2 ;
input SyncWrite1_i_0 ;
input SyncWrite2_i_0 ;
output un7_clearstatusreg_0_o2_1 ;
input un1_syncwrite1 ;
input SyncRead1_i_0 ;
input SyncRead2_i_0 ;
input nIORIN_c ;
input nCS_c ;
output next_bytepointer_1_iv_0_a2_1 ;
output LoadModeReg_9_sqmuxa_0_a2_0 ;
input I_179_x_i ;
output nIORINQ_i ;
input RESET_c ;
output MasterClear ;
output BytePointer ;
output un1_masterclear_i_a2_x_i ;
input CLK_c_i ;
wire LoadCh2Addr_0_a2_0 ;
wire LoadCh2Addr_0_a2_1 ;
wire LoadCh2WrdCnt_0_a2_0 ;
wire LoadCh2WrdCnt_0_a2_1 ;
wire LoadCh3Addr_0_a2_0 ;
wire LoadCh3Addr_0_a2_1 ;
wire LoadCh3WrdCnt_0_a2_0 ;
wire LoadCh3WrdCnt_0_a2_1 ;
wire LoadCh1WrdCnt_0_a2_1 ;
wire LoadCh1WrdCnt_0_a2_0 ;
wire LoadCh0Addr_0_a2_1 ;
wire LoadCh0Addr_0_a2_0 ;
wire LoadCh0WrdCnt_0_a2_1 ;
wire LoadCh0WrdCnt_0_a2_0 ;
wire LoadCh1Addr_0_a2_1 ;
wire LoadCh1Addr_0_a2_0 ;
wire AIN_c_1 ;
wire AIN_c_0 ;
wire AIN_c_2 ;
wire AIN_c_3 ;
wire SyncAddrOut_1 ;
wire SyncAddrOut_3 ;
wire SyncAddrOut_0 ;
wire SyncAddrOut_2 ;
wire ModeCounter_0 ;
wire ModeCounter_1 ;
wire un7_clearstatusreg_0_o2_0_x ;
wire LoadModeReg_17_sqmuxa_0_a2 ;
wire LoadModeReg_10_sqmuxa_0_a2_1 ;
wire next_bytepointer_1_iv_0_a2_2 ;
wire SyncWrite1_i_0 ;
wire SyncWrite2_i_0 ;
wire un7_clearstatusreg_0_o2_1 ;
wire un1_syncwrite1 ;
wire SyncRead1_i_0 ;
wire SyncRead2_i_0 ;
wire nIORIN_c ;
wire nCS_c ;
wire next_bytepointer_1_iv_0_a2_1 ;
wire LoadModeReg_9_sqmuxa_0_a2_0 ;
wire I_179_x_i ;
wire nIORINQ_i ;
wire RESET_c ;
wire MasterClear ;
wire BytePointer ;
wire un1_masterclear_i_a2_x_i ;
wire CLK_c_i ;
wire [0:0] next_modecounter_1_i_o2_0;
wire [0:0] LoadCh0WrdCnt_0_a2_1_Z;
wire [1:1] LoadCh1Addr_0_a2_1_Z;
wire [0:0] next_modecounter_1_i_o3;
wire [0:0] next_modecounter_1_i_a2_0_x;
wire g0_0 ;
wire g0_x ;
wire next_bytepointer_1_iv_0 ;
wire g0_i_o4 ;
wire g0 ;
wire ToggleBytePointerFF ;
wire un3_addrin_i_0_o2 ;
wire g1_1 ;
wire next_bytepointer_1_iv_0_a2_0 ;
wire g0_i_o4_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:183
  cycloneii_lcell_ff ModeCounter_1__Z (
	.regout(ModeCounter_1),
	.datain(g0_0),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @13:183
  cycloneii_lcell_ff ModeCounter_0__Z (
	.regout(ModeCounter_0),
	.datain(g0_x),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @13:574
  cycloneii_lcell_ff BytePointer_Z (
	.regout(BytePointer),
	.datain(next_bytepointer_1_iv_0),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4)
);
// @13:534
  cycloneii_lcell_ff MasterClear_Z (
	.regout(MasterClear),
	.datain(g0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @13:574
  cycloneii_lcell_ff ToggleBytePointerFF_Z (
	.regout(ToggleBytePointerFF),
	.datain(un3_addrin_i_0_o2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @13:147
  cycloneii_lcell_ff nIORINQ_i_Z (
	.regout(nIORINQ_i),
	.datain(I_179_x_i),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:593
  cycloneii_lcell_comb LoadModeReg_9_sqmuxa_0_a2_0_cZ (
	.combout(LoadModeReg_9_sqmuxa_0_a2_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(SyncAddrOut_2),
	.datad(SyncAddrOut_0)
);
defparam LoadModeReg_9_sqmuxa_0_a2_0_cZ.lut_mask=16'h0f00;
defparam LoadModeReg_9_sqmuxa_0_a2_0_cZ.sum_lutc_input="datac";
// @13:556
  cycloneii_lcell_comb BytePointerProc_next_bytepointer_1_iv_0_a2_1 (
	.combout(next_bytepointer_1_iv_0_a2_1),
	.dataa(VCC),
	.datab(VCC),
	.datac(SyncAddrOut_0),
	.datad(SyncAddrOut_2)
);
defparam BytePointerProc_next_bytepointer_1_iv_0_a2_1.lut_mask=16'h0f00;
defparam BytePointerProc_next_bytepointer_1_iv_0_a2_1.sum_lutc_input="datac";
// @13:169
  cycloneii_lcell_comb ModeRegCounterProc_next_modecounter_1_i_o2_0_0_ (
	.combout(next_modecounter_1_i_o2_0[0]),
	.dataa(AIN_c_3),
	.datab(nCS_c),
	.datac(AIN_c_2),
	.datad(nIORIN_c)
);
defparam ModeRegCounterProc_next_modecounter_1_i_o2_0_0_.lut_mask=16'hffdf;
defparam ModeRegCounterProc_next_modecounter_1_i_o2_0_0_.sum_lutc_input="datac";
// @13:448
  cycloneii_lcell_comb ToggleBytePointerProc_un3_addrin_i_0_o2 (
	.combout(un3_addrin_i_0_o2),
	.dataa(SyncRead2_i_0),
	.datab(SyncRead1_i_0),
	.datac(un1_syncwrite1),
	.datad(SyncAddrOut_3)
);
defparam ToggleBytePointerProc_un3_addrin_i_0_o2.lut_mask=16'h00f2;
defparam ToggleBytePointerProc_un3_addrin_i_0_o2.sum_lutc_input="datac";
// @13:135
  cycloneii_lcell_comb un7_clearstatusreg_0_o2_1_cZ (
	.combout(un7_clearstatusreg_0_o2_1),
	.dataa(AIN_c_3),
	.datab(nCS_c),
	.datac(AIN_c_2),
	.datad(nIORIN_c)
);
defparam un7_clearstatusreg_0_o2_1_cZ.lut_mask=16'hfdff;
defparam un7_clearstatusreg_0_o2_1_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g1_1_cZ (
	.combout(g1_1),
	.dataa(SyncWrite2_i_0),
	.datab(SyncWrite1_i_0),
	.datac(SyncAddrOut_1),
	.datad(SyncAddrOut_3)
);
defparam g1_1_cZ.lut_mask=16'h0200;
defparam g1_1_cZ.sum_lutc_input="datac";
// @13:556
  cycloneii_lcell_comb BytePointerProc_next_bytepointer_1_iv_0_a2_2 (
	.combout(next_bytepointer_1_iv_0_a2_2),
	.dataa(RESET_c),
	.datab(un1_syncwrite1),
	.datac(SyncAddrOut_3),
	.datad(SyncAddrOut_1)
);
defparam BytePointerProc_next_bytepointer_1_iv_0_a2_2.lut_mask=16'h0040;
defparam BytePointerProc_next_bytepointer_1_iv_0_a2_2.sum_lutc_input="datac";
// @25:593
  cycloneii_lcell_comb LoadModeReg_10_sqmuxa_0_a2_1_cZ (
	.combout(LoadModeReg_10_sqmuxa_0_a2_1),
	.dataa(RESET_c),
	.datab(un1_syncwrite1),
	.datac(SyncAddrOut_3),
	.datad(SyncAddrOut_1)
);
defparam LoadModeReg_10_sqmuxa_0_a2_1_cZ.lut_mask=16'h4000;
defparam LoadModeReg_10_sqmuxa_0_a2_1_cZ.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh0WrdCnt_0_a2_1_0_ (
	.combout(LoadCh0WrdCnt_0_a2_1_Z[0]),
	.dataa(RESET_c),
	.datab(un1_syncwrite1),
	.datac(SyncAddrOut_3),
	.datad(SyncAddrOut_1)
);
defparam LoadCh0WrdCnt_0_a2_1_0_.lut_mask=16'h0004;
defparam LoadCh0WrdCnt_0_a2_1_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh1Addr_0_a2_1_1_ (
	.combout(LoadCh1Addr_0_a2_1_Z[1]),
	.dataa(RESET_c),
	.datab(un1_syncwrite1),
	.datac(SyncAddrOut_3),
	.datad(SyncAddrOut_1)
);
defparam LoadCh1Addr_0_a2_1_1_.lut_mask=16'h0400;
defparam LoadCh1Addr_0_a2_1_1_.sum_lutc_input="datac";
// @25:593
  cycloneii_lcell_comb LoadModeReg_17_sqmuxa_0_a2_cZ (
	.combout(LoadModeReg_17_sqmuxa_0_a2),
	.dataa(VCC),
	.datab(SyncAddrOut_2),
	.datac(SyncAddrOut_0),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam LoadModeReg_17_sqmuxa_0_a2_cZ.lut_mask=16'h0c00;
defparam LoadModeReg_17_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @13:556
  cycloneii_lcell_comb BytePointerProc_next_bytepointer_1_iv_0_a2_0 (
	.combout(next_bytepointer_1_iv_0_a2_0),
	.dataa(VCC),
	.datab(SyncAddrOut_2),
	.datac(SyncAddrOut_0),
	.datad(next_bytepointer_1_iv_0_a2_2)
);
defparam BytePointerProc_next_bytepointer_1_iv_0_a2_0.lut_mask=16'h0c00;
defparam BytePointerProc_next_bytepointer_1_iv_0_a2_0.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_cZ (
	.combout(g0),
	.dataa(RESET_c),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(g1_1)
);
defparam g0_cZ.lut_mask=16'heaaa;
defparam g0_cZ.sum_lutc_input="datac";
// @13:169
  cycloneii_lcell_comb ModeRegCounterProc_next_modecounter_1_i_o3_0_ (
	.combout(next_modecounter_1_i_o3[0]),
	.dataa(AIN_c_0),
	.datab(AIN_c_1),
	.datac(un7_clearstatusreg_0_o2_1),
	.datad(nIORINQ_i)
);
defparam ModeRegCounterProc_next_modecounter_1_i_o3_0_.lut_mask=16'hf7ff;
defparam ModeRegCounterProc_next_modecounter_1_i_o3_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_0_cZ (
	.combout(g0_i_o4_0),
	.dataa(un7_clearstatusreg_0_o2_0_x),
	.datab(next_modecounter_1_i_o2_0[0]),
	.datac(ToggleBytePointerFF),
	.datad(un3_addrin_i_0_o2)
);
defparam g0_i_o4_0_cZ.lut_mask=16'h11f1;
defparam g0_i_o4_0_cZ.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh1Addr_0_a2_0_ (
	.combout(LoadCh1Addr_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh1Addr_0_a2_0_.lut_mask=16'h0100;
defparam LoadCh1Addr_0_a2_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh1Addr_0_a2_1_ (
	.combout(LoadCh1Addr_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh1Addr_0_a2_1_.lut_mask=16'h0200;
defparam LoadCh1Addr_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh0WrdCnt_0_a2_0_ (
	.combout(LoadCh0WrdCnt_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh0WrdCnt_0_a2_0_.lut_mask=16'h0400;
defparam LoadCh0WrdCnt_0_a2_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh0WrdCnt_0_a2_1_ (
	.combout(LoadCh0WrdCnt_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh0WrdCnt_0_a2_1_.lut_mask=16'h0800;
defparam LoadCh0WrdCnt_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh0Addr_0_a2_0_ (
	.combout(LoadCh0Addr_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh0Addr_0_a2_0_.lut_mask=16'h0100;
defparam LoadCh0Addr_0_a2_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh0Addr_0_a2_1_ (
	.combout(LoadCh0Addr_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh0Addr_0_a2_1_.lut_mask=16'h0200;
defparam LoadCh0Addr_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh1WrdCnt_0_a2_0_ (
	.combout(LoadCh1WrdCnt_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh1WrdCnt_0_a2_0_.lut_mask=16'h0400;
defparam LoadCh1WrdCnt_0_a2_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh1WrdCnt_0_a2_1_ (
	.combout(LoadCh1WrdCnt_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh1WrdCnt_0_a2_1_.lut_mask=16'h0800;
defparam LoadCh1WrdCnt_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh3WrdCnt_0_a2_1_ (
	.combout(LoadCh3WrdCnt_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh3WrdCnt_0_a2_1_.lut_mask=16'h8000;
defparam LoadCh3WrdCnt_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh3WrdCnt_0_a2_0_ (
	.combout(LoadCh3WrdCnt_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh3WrdCnt_0_a2_0_.lut_mask=16'h4000;
defparam LoadCh3WrdCnt_0_a2_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh3Addr_0_a2_1_ (
	.combout(LoadCh3Addr_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_2),
	.datac(SyncAddrOut_0),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh3Addr_0_a2_1_.lut_mask=16'h0800;
defparam LoadCh3Addr_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh3Addr_0_a2_0_ (
	.combout(LoadCh3Addr_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_2),
	.datac(SyncAddrOut_0),
	.datad(LoadCh1Addr_0_a2_1_Z[1])
);
defparam LoadCh3Addr_0_a2_0_.lut_mask=16'h0400;
defparam LoadCh3Addr_0_a2_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh2WrdCnt_0_a2_1_ (
	.combout(LoadCh2WrdCnt_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh2WrdCnt_0_a2_1_.lut_mask=16'h8000;
defparam LoadCh2WrdCnt_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh2WrdCnt_0_a2_0_ (
	.combout(LoadCh2WrdCnt_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh2WrdCnt_0_a2_0_.lut_mask=16'h4000;
defparam LoadCh2WrdCnt_0_a2_0_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh2Addr_0_a2_1_ (
	.combout(LoadCh2Addr_0_a2_1),
	.dataa(BytePointer),
	.datab(SyncAddrOut_2),
	.datac(SyncAddrOut_0),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh2Addr_0_a2_1_.lut_mask=16'h0800;
defparam LoadCh2Addr_0_a2_1_.sum_lutc_input="datac";
// @13:202
  cycloneii_lcell_comb LoadCh2Addr_0_a2_0_ (
	.combout(LoadCh2Addr_0_a2_0),
	.dataa(BytePointer),
	.datab(SyncAddrOut_2),
	.datac(SyncAddrOut_0),
	.datad(LoadCh0WrdCnt_0_a2_1_Z[0])
);
defparam LoadCh2Addr_0_a2_0_.lut_mask=16'h0400;
defparam LoadCh2Addr_0_a2_0_.sum_lutc_input="datac";
// @13:556
  cycloneii_lcell_comb BytePointerProc_next_bytepointer_1_iv_0 (
	.combout(next_bytepointer_1_iv_0),
	.dataa(un7_clearstatusreg_0_o2_0_x),
	.datab(next_modecounter_1_i_o2_0[0]),
	.datac(BytePointer),
	.datad(next_bytepointer_1_iv_0_a2_0)
);
defparam BytePointerProc_next_bytepointer_1_iv_0.lut_mask=16'h001f;
defparam BytePointerProc_next_bytepointer_1_iv_0.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(SyncAddrOut_2),
	.datab(SyncAddrOut_0),
	.datac(next_bytepointer_1_iv_0_a2_2),
	.datad(g0_i_o4_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hff20;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb ModeRegCounterProc_g0_0 (
	.combout(g0_0),
	.dataa(next_modecounter_1_i_a2_0_x[0]),
	.datab(ModeCounter_0),
	.datac(ModeCounter_1),
	.datad(next_modecounter_1_i_o3[0])
);
defparam ModeRegCounterProc_g0_0.lut_mask=16'h5014;
defparam ModeRegCounterProc_g0_0.sum_lutc_input="datac";
  cycloneii_lcell_comb ModeRegCounterProc_g0_x (
	.combout(g0_x),
	.dataa(VCC),
	.datab(next_modecounter_1_i_a2_0_x[0]),
	.datac(ModeCounter_0),
	.datad(next_modecounter_1_i_o3[0])
);
defparam ModeRegCounterProc_g0_x.lut_mask=16'h3003;
defparam ModeRegCounterProc_g0_x.sum_lutc_input="datac";
// @13:169
  cycloneii_lcell_comb ModeRegCounterProc_next_modecounter_1_i_a2_0_x_0_ (
	.combout(next_modecounter_1_i_a2_0_x[0]),
	.dataa(VCC),
	.datab(AIN_c_1),
	.datac(AIN_c_0),
	.datad(next_modecounter_1_i_o2_0[0])
);
defparam ModeRegCounterProc_next_modecounter_1_i_a2_0_x_0_.lut_mask=16'h000c;
defparam ModeRegCounterProc_next_modecounter_1_i_a2_0_x_0_.sum_lutc_input="datac";
// @13:135
  cycloneii_lcell_comb un7_clearstatusreg_0_o2_0_x_cZ (
	.combout(un7_clearstatusreg_0_o2_0_x),
	.dataa(VCC),
	.datab(VCC),
	.datac(AIN_c_1),
	.datad(AIN_c_0)
);
defparam un7_clearstatusreg_0_o2_0_x_cZ.lut_mask=16'hfff0;
defparam un7_clearstatusreg_0_o2_0_x_cZ.sum_lutc_input="datac";
// @13:183
  cycloneii_lcell_comb ModeRegCounterProc_un1_masterclear_i_a2_x (
	.combout(un1_masterclear_i_a2_x_i),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(MasterClear)
);
defparam ModeRegCounterProc_un1_masterclear_i_a2_x.lut_mask=16'hfff0;
defparam ModeRegCounterProc_un1_masterclear_i_a2_x.sum_lutc_input="datac";
endmodule /* host_dec */

// VQM4.1+ 
module DataSync (
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  DBIN_c_7,
  DBIN_c_6,
  DBIN_c_5,
  DBIN_c_4,
  DBIN_c_3,
  DBIN_c_2,
  DBIN_c_1,
  DBIN_c_0,
  CLK_c,
  RESET_c,
  g0_x
)
;
output SyncDataOut_0 ;
output SyncDataOut_1 ;
output SyncDataOut_2 ;
output SyncDataOut_3 ;
output SyncDataOut_4 ;
output SyncDataOut_5 ;
output SyncDataOut_6 ;
output SyncDataOut_7 ;
input DBIN_c_7 ;
input DBIN_c_6 ;
input DBIN_c_5 ;
input DBIN_c_4 ;
input DBIN_c_3 ;
input DBIN_c_2 ;
input DBIN_c_1 ;
input DBIN_c_0 ;
input CLK_c ;
input RESET_c ;
input g0_x ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire DBIN_c_7 ;
wire DBIN_c_6 ;
wire DBIN_c_5 ;
wire DBIN_c_4 ;
wire DBIN_c_3 ;
wire DBIN_c_2 ;
wire DBIN_c_1 ;
wire DBIN_c_0 ;
wire CLK_c ;
wire RESET_c ;
wire g0_x ;
wire [7:0] WriteVal;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:72
  lpm_latch WriteVal_0__Z (
	.q(WriteVal[0]),
	.data(DBIN_c_0),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_0__Z.lpm_width =  1;
defparam WriteVal_0__Z.lpm_type =  "LPM_LATCH";
// @11:72
  lpm_latch WriteVal_1__Z (
	.q(WriteVal[1]),
	.data(DBIN_c_1),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_1__Z.lpm_width =  1;
defparam WriteVal_1__Z.lpm_type =  "LPM_LATCH";
// @11:72
  lpm_latch WriteVal_2__Z (
	.q(WriteVal[2]),
	.data(DBIN_c_2),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_2__Z.lpm_width =  1;
defparam WriteVal_2__Z.lpm_type =  "LPM_LATCH";
// @11:72
  lpm_latch WriteVal_3__Z (
	.q(WriteVal[3]),
	.data(DBIN_c_3),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_3__Z.lpm_width =  1;
defparam WriteVal_3__Z.lpm_type =  "LPM_LATCH";
// @11:72
  lpm_latch WriteVal_4__Z (
	.q(WriteVal[4]),
	.data(DBIN_c_4),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_4__Z.lpm_width =  1;
defparam WriteVal_4__Z.lpm_type =  "LPM_LATCH";
// @11:72
  lpm_latch WriteVal_5__Z (
	.q(WriteVal[5]),
	.data(DBIN_c_5),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_5__Z.lpm_width =  1;
defparam WriteVal_5__Z.lpm_type =  "LPM_LATCH";
// @11:72
  lpm_latch WriteVal_6__Z (
	.q(WriteVal[6]),
	.data(DBIN_c_6),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_6__Z.lpm_width =  1;
defparam WriteVal_6__Z.lpm_type =  "LPM_LATCH";
// @11:72
  lpm_latch WriteVal_7__Z (
	.q(WriteVal[7]),
	.data(DBIN_c_7),
	.gate(g0_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam WriteVal_7__Z.lpm_width =  1;
defparam WriteVal_7__Z.lpm_type =  "LPM_LATCH";
// @11:97
  cycloneii_lcell_ff SyncDataOut_7__Z (
	.regout(SyncDataOut_7),
	.datain(WriteVal[7]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:97
  cycloneii_lcell_ff SyncDataOut_6__Z (
	.regout(SyncDataOut_6),
	.datain(WriteVal[6]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:97
  cycloneii_lcell_ff SyncDataOut_5__Z (
	.regout(SyncDataOut_5),
	.datain(WriteVal[5]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:97
  cycloneii_lcell_ff SyncDataOut_4__Z (
	.regout(SyncDataOut_4),
	.datain(WriteVal[4]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:97
  cycloneii_lcell_ff SyncDataOut_3__Z (
	.regout(SyncDataOut_3),
	.datain(WriteVal[3]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:97
  cycloneii_lcell_ff SyncDataOut_2__Z (
	.regout(SyncDataOut_2),
	.datain(WriteVal[2]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:97
  cycloneii_lcell_ff SyncDataOut_1__Z (
	.regout(SyncDataOut_1),
	.datain(WriteVal[1]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:97
  cycloneii_lcell_ff SyncDataOut_0__Z (
	.regout(SyncDataOut_0),
	.datain(WriteVal[0]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
endmodule /* DataSync */

// VQM4.1+ 
module AddrSync (
  SyncAddrOut_0,
  SyncAddrOut_1,
  SyncAddrOut_2,
  SyncAddrOut_3,
  AIN_c_3,
  AIN_c_2,
  AIN_c_1,
  AIN_c_0,
  nCS_c,
  nIOWIN_c,
  nIORIN_c,
  CLK_c,
  RESET_c
)
;
output SyncAddrOut_0 ;
output SyncAddrOut_1 ;
output SyncAddrOut_2 ;
output SyncAddrOut_3 ;
input AIN_c_3 ;
input AIN_c_2 ;
input AIN_c_1 ;
input AIN_c_0 ;
input nCS_c ;
input nIOWIN_c ;
input nIORIN_c ;
input CLK_c ;
input RESET_c ;
wire SyncAddrOut_0 ;
wire SyncAddrOut_1 ;
wire SyncAddrOut_2 ;
wire SyncAddrOut_3 ;
wire AIN_c_3 ;
wire AIN_c_2 ;
wire AIN_c_1 ;
wire AIN_c_0 ;
wire nCS_c ;
wire nIOWIN_c ;
wire nIORIN_c ;
wire CLK_c ;
wire RESET_c ;
wire [3:0] AddrVal;
wire un4_ncs_x ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @2:71
  lpm_latch AddrVal_0__Z (
	.q(AddrVal[0]),
	.data(AIN_c_0),
	.gate(un4_ncs_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam AddrVal_0__Z.lpm_width =  1;
defparam AddrVal_0__Z.lpm_type =  "LPM_LATCH";
// @2:71
  lpm_latch AddrVal_1__Z (
	.q(AddrVal[1]),
	.data(AIN_c_1),
	.gate(un4_ncs_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam AddrVal_1__Z.lpm_width =  1;
defparam AddrVal_1__Z.lpm_type =  "LPM_LATCH";
// @2:71
  lpm_latch AddrVal_2__Z (
	.q(AddrVal[2]),
	.data(AIN_c_2),
	.gate(un4_ncs_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam AddrVal_2__Z.lpm_width =  1;
defparam AddrVal_2__Z.lpm_type =  "LPM_LATCH";
// @2:71
  lpm_latch AddrVal_3__Z (
	.q(AddrVal[3]),
	.data(AIN_c_3),
	.gate(un4_ncs_x),
	.aclr(RESET_c),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam AddrVal_3__Z.lpm_width =  1;
defparam AddrVal_3__Z.lpm_type =  "LPM_LATCH";
// @2:96
  cycloneii_lcell_ff SyncAddrOut_3__Z (
	.regout(SyncAddrOut_3),
	.datain(AddrVal[3]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:96
  cycloneii_lcell_ff SyncAddrOut_2__Z (
	.regout(SyncAddrOut_2),
	.datain(AddrVal[2]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:96
  cycloneii_lcell_ff SyncAddrOut_1__Z (
	.regout(SyncAddrOut_1),
	.datain(AddrVal[1]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:96
  cycloneii_lcell_ff SyncAddrOut_0__Z (
	.regout(SyncAddrOut_0),
	.datain(AddrVal[0]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:75
  cycloneii_lcell_comb AddrLatchProc_un4_ncs_x (
	.combout(un4_ncs_x),
	.dataa(VCC),
	.datab(nIORIN_c),
	.datac(nIOWIN_c),
	.datad(nCS_c)
);
defparam AddrLatchProc_un4_ncs_x.lut_mask=16'h003f;
defparam AddrLatchProc_un4_ncs_x.sum_lutc_input="datac";
endmodule /* AddrSync */

// VQM4.1+ 
module WriteSync (
  nCS_c,
  nIOWIN_c,
  un1_syncwrite1,
  CLK_c_i,
  SyncWrite1_i_0,
  SyncWrite2_i_0,
  RESET_c,
  CLK_c,
  g0_x
)
;
input nCS_c ;
input nIOWIN_c ;
output un1_syncwrite1 ;
input CLK_c_i ;
output SyncWrite1_i_0 ;
output SyncWrite2_i_0 ;
input RESET_c ;
input CLK_c ;
output g0_x ;
wire nCS_c ;
wire nIOWIN_c ;
wire un1_syncwrite1 ;
wire CLK_c_i ;
wire SyncWrite1_i_0 ;
wire SyncWrite2_i_0 ;
wire RESET_c ;
wire CLK_c ;
wire g0_x ;
wire SampledWrite_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @24:88
  cycloneii_lcell_ff SampledWrite_i_Z (
	.regout(SampledWrite_i),
	.datain(g0_x),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @24:126
  cycloneii_lcell_ff SyncWrite2_i_0_Z (
	.regout(SyncWrite2_i_0),
	.datain(SyncWrite1_i_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @24:126
  cycloneii_lcell_ff SyncWrite1_i_0_Z (
	.regout(SyncWrite1_i_0),
	.datain(SampledWrite_i),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @24:116
  cycloneii_lcell_comb WriteSyncProc_un1_syncwrite1 (
	.combout(un1_syncwrite1),
	.dataa(VCC),
	.datab(VCC),
	.datac(SyncWrite2_i_0),
	.datad(SyncWrite1_i_0)
);
defparam WriteSyncProc_un1_syncwrite1.lut_mask=16'h00f0;
defparam WriteSyncProc_un1_syncwrite1.sum_lutc_input="datac";
  cycloneii_lcell_comb WriteSampleProc_g0_x (
	.combout(g0_x),
	.dataa(VCC),
	.datab(VCC),
	.datac(nIOWIN_c),
	.datad(nCS_c)
);
defparam WriteSampleProc_g0_x.lut_mask=16'h000f;
defparam WriteSampleProc_g0_x.sum_lutc_input="datac";
endmodule /* WriteSync */

// VQM4.1+ 
module ReadSync (
  nCS_c,
  nIORIN_c,
  CLK_c_i,
  SyncRead1_i_0,
  SyncRead2_i_0,
  RESET_c,
  CLK_c
)
;
input nCS_c ;
input nIORIN_c ;
input CLK_c_i ;
output SyncRead1_i_0 ;
output SyncRead2_i_0 ;
input RESET_c ;
input CLK_c ;
wire nCS_c ;
wire nIORIN_c ;
wire CLK_c_i ;
wire SyncRead1_i_0 ;
wire SyncRead2_i_0 ;
wire RESET_c ;
wire CLK_c ;
wire SampledRead_i ;
wire g0_x ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @16:90
  cycloneii_lcell_ff SampledRead_i_Z (
	.regout(SampledRead_i),
	.datain(g0_x),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @16:128
  cycloneii_lcell_ff SyncRead2_i_0_Z (
	.regout(SyncRead2_i_0),
	.datain(SyncRead1_i_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @16:128
  cycloneii_lcell_ff SyncRead1_i_0_Z (
	.regout(SyncRead1_i_0),
	.datain(SampledRead_i),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_comb ReadSampleProc_g0_x (
	.combout(g0_x),
	.dataa(VCC),
	.datab(VCC),
	.datac(nIORIN_c),
	.datad(nCS_c)
);
defparam ReadSampleProc_g0_x.lut_mask=16'h000f;
defparam ReadSampleProc_g0_x.sum_lutc_input="datac";
endmodule /* ReadSync */

// VQM4.1+ 
module bar (
  LoadCh0Addr_0_a2_0,
  LoadCh0Addr_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BarOut_0,
  BarOut_1,
  BarOut_2,
  BarOut_3,
  BarOut_4,
  BarOut_5,
  BarOut_6,
  BarOut_7,
  BarOut_8,
  BarOut_9,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_13,
  BarOut_14,
  BarOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh0Addr_0_a2_0 ;
input LoadCh0Addr_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BarOut_0 ;
output BarOut_1 ;
output BarOut_2 ;
output BarOut_3 ;
output BarOut_4 ;
output BarOut_5 ;
output BarOut_6 ;
output BarOut_7 ;
output BarOut_8 ;
output BarOut_9 ;
output BarOut_10 ;
output BarOut_11 ;
output BarOut_12 ;
output BarOut_13 ;
output BarOut_14 ;
output BarOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh0Addr_0_a2_0 ;
wire LoadCh0Addr_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BarOut_0 ;
wire BarOut_1 ;
wire BarOut_2 ;
wire BarOut_3 ;
wire BarOut_4 ;
wire BarOut_5 ;
wire BarOut_6 ;
wire BarOut_7 ;
wire BarOut_8 ;
wire BarOut_9 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @6:86
  cycloneii_lcell_ff BarOut_15__Z (
	.regout(BarOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_14__Z (
	.regout(BarOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_13__Z (
	.regout(BarOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_12__Z (
	.regout(BarOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_11__Z (
	.regout(BarOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_10__Z (
	.regout(BarOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_9__Z (
	.regout(BarOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_8__Z (
	.regout(BarOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_7__Z (
	.regout(BarOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_6__Z (
	.regout(BarOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_5__Z (
	.regout(BarOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_4__Z (
	.regout(BarOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_3__Z (
	.regout(BarOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_2__Z (
	.regout(BarOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_1__Z (
	.regout(BarOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_0__Z (
	.regout(BarOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0Addr_0_a2_0)
);
endmodule /* bar */

// VQM4.1+ 
module bar_1 (
  LoadCh1Addr_0_a2_0,
  LoadCh1Addr_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BarOut_0,
  BarOut_1,
  BarOut_2,
  BarOut_3,
  BarOut_4,
  BarOut_5,
  BarOut_6,
  BarOut_7,
  BarOut_8,
  BarOut_9,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_13,
  BarOut_14,
  BarOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh1Addr_0_a2_0 ;
input LoadCh1Addr_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BarOut_0 ;
output BarOut_1 ;
output BarOut_2 ;
output BarOut_3 ;
output BarOut_4 ;
output BarOut_5 ;
output BarOut_6 ;
output BarOut_7 ;
output BarOut_8 ;
output BarOut_9 ;
output BarOut_10 ;
output BarOut_11 ;
output BarOut_12 ;
output BarOut_13 ;
output BarOut_14 ;
output BarOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh1Addr_0_a2_0 ;
wire LoadCh1Addr_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BarOut_0 ;
wire BarOut_1 ;
wire BarOut_2 ;
wire BarOut_3 ;
wire BarOut_4 ;
wire BarOut_5 ;
wire BarOut_6 ;
wire BarOut_7 ;
wire BarOut_8 ;
wire BarOut_9 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @6:86
  cycloneii_lcell_ff BarOut_15__Z (
	.regout(BarOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_14__Z (
	.regout(BarOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_13__Z (
	.regout(BarOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_12__Z (
	.regout(BarOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_11__Z (
	.regout(BarOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_10__Z (
	.regout(BarOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_9__Z (
	.regout(BarOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_8__Z (
	.regout(BarOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_7__Z (
	.regout(BarOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_6__Z (
	.regout(BarOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_5__Z (
	.regout(BarOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_4__Z (
	.regout(BarOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_3__Z (
	.regout(BarOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_2__Z (
	.regout(BarOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_1__Z (
	.regout(BarOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_0__Z (
	.regout(BarOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1Addr_0_a2_0)
);
endmodule /* bar_1 */

// VQM4.1+ 
module bar_2 (
  LoadCh2Addr_0_a2_0,
  LoadCh2Addr_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BarOut_0,
  BarOut_1,
  BarOut_2,
  BarOut_3,
  BarOut_4,
  BarOut_5,
  BarOut_6,
  BarOut_7,
  BarOut_8,
  BarOut_9,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_13,
  BarOut_14,
  BarOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh2Addr_0_a2_0 ;
input LoadCh2Addr_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BarOut_0 ;
output BarOut_1 ;
output BarOut_2 ;
output BarOut_3 ;
output BarOut_4 ;
output BarOut_5 ;
output BarOut_6 ;
output BarOut_7 ;
output BarOut_8 ;
output BarOut_9 ;
output BarOut_10 ;
output BarOut_11 ;
output BarOut_12 ;
output BarOut_13 ;
output BarOut_14 ;
output BarOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh2Addr_0_a2_0 ;
wire LoadCh2Addr_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BarOut_0 ;
wire BarOut_1 ;
wire BarOut_2 ;
wire BarOut_3 ;
wire BarOut_4 ;
wire BarOut_5 ;
wire BarOut_6 ;
wire BarOut_7 ;
wire BarOut_8 ;
wire BarOut_9 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @6:86
  cycloneii_lcell_ff BarOut_15__Z (
	.regout(BarOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_14__Z (
	.regout(BarOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_13__Z (
	.regout(BarOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_12__Z (
	.regout(BarOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_11__Z (
	.regout(BarOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_10__Z (
	.regout(BarOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_9__Z (
	.regout(BarOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_8__Z (
	.regout(BarOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_7__Z (
	.regout(BarOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_6__Z (
	.regout(BarOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_5__Z (
	.regout(BarOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_4__Z (
	.regout(BarOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_3__Z (
	.regout(BarOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_2__Z (
	.regout(BarOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_1__Z (
	.regout(BarOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_0__Z (
	.regout(BarOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2Addr_0_a2_0)
);
endmodule /* bar_2 */

// VQM4.1+ 
module bar_3 (
  LoadCh3Addr_0_a2_0,
  LoadCh3Addr_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BarOut_0,
  BarOut_1,
  BarOut_2,
  BarOut_3,
  BarOut_4,
  BarOut_5,
  BarOut_6,
  BarOut_7,
  BarOut_8,
  BarOut_9,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_13,
  BarOut_14,
  BarOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh3Addr_0_a2_0 ;
input LoadCh3Addr_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BarOut_0 ;
output BarOut_1 ;
output BarOut_2 ;
output BarOut_3 ;
output BarOut_4 ;
output BarOut_5 ;
output BarOut_6 ;
output BarOut_7 ;
output BarOut_8 ;
output BarOut_9 ;
output BarOut_10 ;
output BarOut_11 ;
output BarOut_12 ;
output BarOut_13 ;
output BarOut_14 ;
output BarOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh3Addr_0_a2_0 ;
wire LoadCh3Addr_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BarOut_0 ;
wire BarOut_1 ;
wire BarOut_2 ;
wire BarOut_3 ;
wire BarOut_4 ;
wire BarOut_5 ;
wire BarOut_6 ;
wire BarOut_7 ;
wire BarOut_8 ;
wire BarOut_9 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @6:86
  cycloneii_lcell_ff BarOut_15__Z (
	.regout(BarOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_14__Z (
	.regout(BarOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_13__Z (
	.regout(BarOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_12__Z (
	.regout(BarOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_11__Z (
	.regout(BarOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_10__Z (
	.regout(BarOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_9__Z (
	.regout(BarOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_8__Z (
	.regout(BarOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_1)
);
// @6:86
  cycloneii_lcell_ff BarOut_7__Z (
	.regout(BarOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_6__Z (
	.regout(BarOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_5__Z (
	.regout(BarOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_4__Z (
	.regout(BarOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_3__Z (
	.regout(BarOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_2__Z (
	.regout(BarOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_1__Z (
	.regout(BarOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
// @6:86
  cycloneii_lcell_ff BarOut_0__Z (
	.regout(BarOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3Addr_0_a2_0)
);
endmodule /* bar_3 */

// VQM4.1+ 
module car (
  ModeOut_0,
  updateaddr_x_7,
  updateaddr_x_0,
  updateaddr_x_1,
  updateaddr_x_2,
  updateaddr_x_3,
  updateaddr_x_4,
  updateaddr_x_5,
  updateaddr_x_6,
  updateaddr_x_13,
  updateaddr_x_14,
  updateaddr_x_9,
  updateaddr_x_8,
  updateaddr_x_10,
  updateaddr_x_11,
  updateaddr_x_12,
  LoadCh0Addr_0_a2_0,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BarOut_15,
  BarOut_13,
  BarOut_14,
  BarOut_9,
  BarOut_8,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_7,
  BarOut_6,
  BarOut_5,
  BarOut_4,
  BarOut_3,
  BarOut_2,
  BarOut_1,
  BarOut_0,
  CurrentAddr_1_15,
  CurrentAddr_1_14,
  CurrentAddr_1_13,
  CurrentAddr_1_12,
  CurrentAddr_1_11,
  CurrentAddr_1_10,
  CurrentAddr_1_9,
  CurrentAddr_1_8,
  CurrentAddr_1_7,
  CurrentAddr_1_6,
  CurrentAddr_1_5,
  CurrentAddr_1_4,
  CurrentAddr_1_3,
  CurrentAddr_1_2,
  CurrentAddr_1_1,
  CurrentAddr_1_0,
  un1_chaddress_q_1_add15,
  EndOfDMA_I,
  UpdateAddr0,
  G_58,
  CurrentAddr_2_sn_m2,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input ModeOut_0 ;
input updateaddr_x_7 ;
input updateaddr_x_0 ;
input updateaddr_x_1 ;
input updateaddr_x_2 ;
input updateaddr_x_3 ;
input updateaddr_x_4 ;
input updateaddr_x_5 ;
input updateaddr_x_6 ;
input updateaddr_x_13 ;
input updateaddr_x_14 ;
input updateaddr_x_9 ;
input updateaddr_x_8 ;
input updateaddr_x_10 ;
input updateaddr_x_11 ;
input updateaddr_x_12 ;
input LoadCh0Addr_0_a2_0 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BarOut_15 ;
input BarOut_13 ;
input BarOut_14 ;
input BarOut_9 ;
input BarOut_8 ;
input BarOut_10 ;
input BarOut_11 ;
input BarOut_12 ;
input BarOut_7 ;
input BarOut_6 ;
input BarOut_5 ;
input BarOut_4 ;
input BarOut_3 ;
input BarOut_2 ;
input BarOut_1 ;
input BarOut_0 ;
output CurrentAddr_1_15 ;
output CurrentAddr_1_14 ;
output CurrentAddr_1_13 ;
output CurrentAddr_1_12 ;
output CurrentAddr_1_11 ;
output CurrentAddr_1_10 ;
output CurrentAddr_1_9 ;
output CurrentAddr_1_8 ;
output CurrentAddr_1_7 ;
output CurrentAddr_1_6 ;
output CurrentAddr_1_5 ;
output CurrentAddr_1_4 ;
output CurrentAddr_1_3 ;
output CurrentAddr_1_2 ;
output CurrentAddr_1_1 ;
output CurrentAddr_1_0 ;
input un1_chaddress_q_1_add15 ;
input EndOfDMA_I ;
input UpdateAddr0 ;
input G_58 ;
output CurrentAddr_2_sn_m2 ;
input un2_autoinit ;
input RESET_c ;
input CLK_c_i ;
wire ModeOut_0 ;
wire updateaddr_x_7 ;
wire updateaddr_x_0 ;
wire updateaddr_x_1 ;
wire updateaddr_x_2 ;
wire updateaddr_x_3 ;
wire updateaddr_x_4 ;
wire updateaddr_x_5 ;
wire updateaddr_x_6 ;
wire updateaddr_x_13 ;
wire updateaddr_x_14 ;
wire updateaddr_x_9 ;
wire updateaddr_x_8 ;
wire updateaddr_x_10 ;
wire updateaddr_x_11 ;
wire updateaddr_x_12 ;
wire LoadCh0Addr_0_a2_0 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BarOut_15 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_9 ;
wire BarOut_8 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_7 ;
wire BarOut_6 ;
wire BarOut_5 ;
wire BarOut_4 ;
wire BarOut_3 ;
wire BarOut_2 ;
wire BarOut_1 ;
wire BarOut_0 ;
wire CurrentAddr_1_15 ;
wire CurrentAddr_1_14 ;
wire CurrentAddr_1_13 ;
wire CurrentAddr_1_12 ;
wire CurrentAddr_1_11 ;
wire CurrentAddr_1_10 ;
wire CurrentAddr_1_9 ;
wire CurrentAddr_1_8 ;
wire CurrentAddr_1_7 ;
wire CurrentAddr_1_6 ;
wire CurrentAddr_1_5 ;
wire CurrentAddr_1_4 ;
wire CurrentAddr_1_3 ;
wire CurrentAddr_1_2 ;
wire CurrentAddr_1_1 ;
wire CurrentAddr_1_0 ;
wire un1_chaddress_q_1_add15 ;
wire EndOfDMA_I ;
wire UpdateAddr0 ;
wire G_58 ;
wire CurrentAddr_2_sn_m2 ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentAddr_2_0;
wire g0_i_o4 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_0__Z (
	.regout(CurrentAddr_1_0),
	.datain(CurrentAddr_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_0),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_1__Z (
	.regout(CurrentAddr_1_1),
	.datain(CurrentAddr_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_1),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_2__Z (
	.regout(CurrentAddr_1_2),
	.datain(CurrentAddr_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_2),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_3__Z (
	.regout(CurrentAddr_1_3),
	.datain(CurrentAddr_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_3),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_4__Z (
	.regout(CurrentAddr_1_4),
	.datain(CurrentAddr_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_4),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_5__Z (
	.regout(CurrentAddr_1_5),
	.datain(CurrentAddr_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_5),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_6__Z (
	.regout(CurrentAddr_1_6),
	.datain(CurrentAddr_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_6),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_7__Z (
	.regout(CurrentAddr_1_7),
	.datain(CurrentAddr_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_7),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_8__Z (
	.regout(CurrentAddr_1_8),
	.datain(CurrentAddr_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_0),
	.ena(G_58)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_9__Z (
	.regout(CurrentAddr_1_9),
	.datain(CurrentAddr_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_1),
	.ena(G_58)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_10__Z (
	.regout(CurrentAddr_1_10),
	.datain(CurrentAddr_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_2),
	.ena(G_58)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_11__Z (
	.regout(CurrentAddr_1_11),
	.datain(CurrentAddr_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_3),
	.ena(G_58)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_12__Z (
	.regout(CurrentAddr_1_12),
	.datain(CurrentAddr_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_4),
	.ena(G_58)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_13__Z (
	.regout(CurrentAddr_1_13),
	.datain(CurrentAddr_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_5),
	.ena(G_58)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_14__Z (
	.regout(CurrentAddr_1_14),
	.datain(CurrentAddr_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_6),
	.ena(G_58)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_15__Z (
	.regout(CurrentAddr_1_15),
	.datain(CurrentAddr_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2),
	.sdata(SyncDataOut_7),
	.ena(G_58)
);
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(VCC),
	.datab(VCC),
	.datac(LoadCh0Addr_0_a2_0),
	.datad(CurrentAddr_2_sn_m2)
);
defparam g0_i_o4_cZ.lut_mask=16'hf0ff;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_12_ (
	.combout(CurrentAddr_2_0[12]),
	.dataa(VCC),
	.datab(BarOut_12),
	.datac(un2_autoinit),
	.datad(updateaddr_x_12)
);
defparam CurrentAddr_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_12_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_11_ (
	.combout(CurrentAddr_2_0[11]),
	.dataa(VCC),
	.datab(BarOut_11),
	.datac(un2_autoinit),
	.datad(updateaddr_x_11)
);
defparam CurrentAddr_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_11_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_10_ (
	.combout(CurrentAddr_2_0[10]),
	.dataa(VCC),
	.datab(BarOut_10),
	.datac(un2_autoinit),
	.datad(updateaddr_x_10)
);
defparam CurrentAddr_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_10_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_8_ (
	.combout(CurrentAddr_2_0[8]),
	.dataa(VCC),
	.datab(BarOut_8),
	.datac(un2_autoinit),
	.datad(updateaddr_x_8)
);
defparam CurrentAddr_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_8_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_9_ (
	.combout(CurrentAddr_2_0[9]),
	.dataa(VCC),
	.datab(BarOut_9),
	.datac(un2_autoinit),
	.datad(updateaddr_x_9)
);
defparam CurrentAddr_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_9_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_14_ (
	.combout(CurrentAddr_2_0[14]),
	.dataa(VCC),
	.datab(BarOut_14),
	.datac(un2_autoinit),
	.datad(updateaddr_x_14)
);
defparam CurrentAddr_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_14_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_13_ (
	.combout(CurrentAddr_2_0[13]),
	.dataa(VCC),
	.datab(BarOut_13),
	.datac(un2_autoinit),
	.datad(updateaddr_x_13)
);
defparam CurrentAddr_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_13_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_6_ (
	.combout(CurrentAddr_2_0[6]),
	.dataa(VCC),
	.datab(SyncDataOut_6),
	.datac(UpdateAddr0),
	.datad(updateaddr_x_6)
);
defparam CurrentAddr_2_0_6_.lut_mask=16'hfc0c;
defparam CurrentAddr_2_0_6_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_5_ (
	.combout(CurrentAddr_2_0[5]),
	.dataa(VCC),
	.datab(SyncDataOut_5),
	.datac(UpdateAddr0),
	.datad(updateaddr_x_5)
);
defparam CurrentAddr_2_0_5_.lut_mask=16'hfc0c;
defparam CurrentAddr_2_0_5_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_4_ (
	.combout(CurrentAddr_2_0[4]),
	.dataa(VCC),
	.datab(SyncDataOut_4),
	.datac(UpdateAddr0),
	.datad(updateaddr_x_4)
);
defparam CurrentAddr_2_0_4_.lut_mask=16'hfc0c;
defparam CurrentAddr_2_0_4_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_3_ (
	.combout(CurrentAddr_2_0[3]),
	.dataa(VCC),
	.datab(SyncDataOut_3),
	.datac(UpdateAddr0),
	.datad(updateaddr_x_3)
);
defparam CurrentAddr_2_0_3_.lut_mask=16'hfc0c;
defparam CurrentAddr_2_0_3_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_2_ (
	.combout(CurrentAddr_2_0[2]),
	.dataa(VCC),
	.datab(SyncDataOut_2),
	.datac(UpdateAddr0),
	.datad(updateaddr_x_2)
);
defparam CurrentAddr_2_0_2_.lut_mask=16'hfc0c;
defparam CurrentAddr_2_0_2_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_1_ (
	.combout(CurrentAddr_2_0[1]),
	.dataa(VCC),
	.datab(SyncDataOut_1),
	.datac(UpdateAddr0),
	.datad(updateaddr_x_1)
);
defparam CurrentAddr_2_0_1_.lut_mask=16'hfc0c;
defparam CurrentAddr_2_0_1_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_0_ (
	.combout(CurrentAddr_2_0[0]),
	.dataa(VCC),
	.datab(updateaddr_x_0),
	.datac(SyncDataOut_0),
	.datad(UpdateAddr0)
);
defparam CurrentAddr_2_0_0_.lut_mask=16'hccf0;
defparam CurrentAddr_2_0_0_.sum_lutc_input="datac";
// @6:86
  cycloneii_lcell_comb CurrentAddr_2_sn_m2_cZ (
	.combout(CurrentAddr_2_sn_m2),
	.dataa(VCC),
	.datab(ModeOut_0),
	.datac(EndOfDMA_I),
	.datad(UpdateAddr0)
);
defparam CurrentAddr_2_sn_m2_cZ.lut_mask=16'h003f;
defparam CurrentAddr_2_sn_m2_cZ.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_7_ (
	.combout(CurrentAddr_2_0[7]),
	.dataa(VCC),
	.datab(SyncDataOut_7),
	.datac(UpdateAddr0),
	.datad(updateaddr_x_7)
);
defparam CurrentAddr_2_0_7_.lut_mask=16'hfc0c;
defparam CurrentAddr_2_0_7_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_15_ (
	.combout(CurrentAddr_2_0[15]),
	.dataa(RESET_c),
	.datab(BarOut_15),
	.datac(un2_autoinit),
	.datad(un1_chaddress_q_1_add15)
);
defparam CurrentAddr_2_0_15_.lut_mask=16'hc5c0;
defparam CurrentAddr_2_0_15_.sum_lutc_input="datac";
endmodule /* car */

// VQM4.1+ 
module car_1 (
  LoadCh1Addr_0_a2_0,
  Update_0,
  ModeOut_0,
  updateaddr_x_13,
  updateaddr_x_14,
  updateaddr_x_9,
  updateaddr_x_8,
  updateaddr_x_7,
  updateaddr_x_6,
  updateaddr_x_0,
  updateaddr_x_1,
  updateaddr_x_2,
  updateaddr_x_3,
  updateaddr_x_4,
  updateaddr_x_5,
  updateaddr_x_10,
  updateaddr_x_11,
  updateaddr_x_12,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BarOut_15,
  BarOut_13,
  BarOut_14,
  BarOut_9,
  BarOut_8,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_7,
  BarOut_6,
  BarOut_5,
  BarOut_4,
  BarOut_3,
  BarOut_2,
  BarOut_1,
  BarOut_0,
  CurrentAddr_1_15,
  CurrentAddr_1_14,
  CurrentAddr_1_13,
  CurrentAddr_1_12,
  CurrentAddr_1_11,
  CurrentAddr_1_10,
  CurrentAddr_1_9,
  CurrentAddr_1_8,
  CurrentAddr_1_7,
  CurrentAddr_1_6,
  CurrentAddr_1_5,
  CurrentAddr_1_4,
  CurrentAddr_1_3,
  CurrentAddr_1_2,
  CurrentAddr_1_1,
  CurrentAddr_1_0,
  un1_chaddress_q_1_add15,
  EndOfDMA_I,
  G_74,
  CurrentAddr_2_sn_m2_i,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input LoadCh1Addr_0_a2_0 ;
input Update_0 ;
input ModeOut_0 ;
input updateaddr_x_13 ;
input updateaddr_x_14 ;
input updateaddr_x_9 ;
input updateaddr_x_8 ;
input updateaddr_x_7 ;
input updateaddr_x_6 ;
input updateaddr_x_0 ;
input updateaddr_x_1 ;
input updateaddr_x_2 ;
input updateaddr_x_3 ;
input updateaddr_x_4 ;
input updateaddr_x_5 ;
input updateaddr_x_10 ;
input updateaddr_x_11 ;
input updateaddr_x_12 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BarOut_15 ;
input BarOut_13 ;
input BarOut_14 ;
input BarOut_9 ;
input BarOut_8 ;
input BarOut_10 ;
input BarOut_11 ;
input BarOut_12 ;
input BarOut_7 ;
input BarOut_6 ;
input BarOut_5 ;
input BarOut_4 ;
input BarOut_3 ;
input BarOut_2 ;
input BarOut_1 ;
input BarOut_0 ;
output CurrentAddr_1_15 ;
output CurrentAddr_1_14 ;
output CurrentAddr_1_13 ;
output CurrentAddr_1_12 ;
output CurrentAddr_1_11 ;
output CurrentAddr_1_10 ;
output CurrentAddr_1_9 ;
output CurrentAddr_1_8 ;
output CurrentAddr_1_7 ;
output CurrentAddr_1_6 ;
output CurrentAddr_1_5 ;
output CurrentAddr_1_4 ;
output CurrentAddr_1_3 ;
output CurrentAddr_1_2 ;
output CurrentAddr_1_1 ;
output CurrentAddr_1_0 ;
input un1_chaddress_q_1_add15 ;
input EndOfDMA_I ;
input G_74 ;
output CurrentAddr_2_sn_m2_i ;
input un2_autoinit ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh1Addr_0_a2_0 ;
wire Update_0 ;
wire ModeOut_0 ;
wire updateaddr_x_13 ;
wire updateaddr_x_14 ;
wire updateaddr_x_9 ;
wire updateaddr_x_8 ;
wire updateaddr_x_7 ;
wire updateaddr_x_6 ;
wire updateaddr_x_0 ;
wire updateaddr_x_1 ;
wire updateaddr_x_2 ;
wire updateaddr_x_3 ;
wire updateaddr_x_4 ;
wire updateaddr_x_5 ;
wire updateaddr_x_10 ;
wire updateaddr_x_11 ;
wire updateaddr_x_12 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BarOut_15 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_9 ;
wire BarOut_8 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_7 ;
wire BarOut_6 ;
wire BarOut_5 ;
wire BarOut_4 ;
wire BarOut_3 ;
wire BarOut_2 ;
wire BarOut_1 ;
wire BarOut_0 ;
wire CurrentAddr_1_15 ;
wire CurrentAddr_1_14 ;
wire CurrentAddr_1_13 ;
wire CurrentAddr_1_12 ;
wire CurrentAddr_1_11 ;
wire CurrentAddr_1_10 ;
wire CurrentAddr_1_9 ;
wire CurrentAddr_1_8 ;
wire CurrentAddr_1_7 ;
wire CurrentAddr_1_6 ;
wire CurrentAddr_1_5 ;
wire CurrentAddr_1_4 ;
wire CurrentAddr_1_3 ;
wire CurrentAddr_1_2 ;
wire CurrentAddr_1_1 ;
wire CurrentAddr_1_0 ;
wire un1_chaddress_q_1_add15 ;
wire EndOfDMA_I ;
wire G_74 ;
wire CurrentAddr_2_sn_m2_i ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentAddr_2_0;
wire g0_i_o4 ;
wire GND ;
wire VCC ;
wire CurrentAddr_2_sn_m2_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_0__Z (
	.regout(CurrentAddr_1_0),
	.datain(CurrentAddr_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_0),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_1__Z (
	.regout(CurrentAddr_1_1),
	.datain(CurrentAddr_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_1),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_2__Z (
	.regout(CurrentAddr_1_2),
	.datain(CurrentAddr_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_2),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_3__Z (
	.regout(CurrentAddr_1_3),
	.datain(CurrentAddr_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_3),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_4__Z (
	.regout(CurrentAddr_1_4),
	.datain(CurrentAddr_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_4),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_5__Z (
	.regout(CurrentAddr_1_5),
	.datain(CurrentAddr_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_5),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_6__Z (
	.regout(CurrentAddr_1_6),
	.datain(CurrentAddr_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_6),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_7__Z (
	.regout(CurrentAddr_1_7),
	.datain(CurrentAddr_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_7),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_8__Z (
	.regout(CurrentAddr_1_8),
	.datain(CurrentAddr_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_0),
	.ena(G_74)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_9__Z (
	.regout(CurrentAddr_1_9),
	.datain(CurrentAddr_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_1),
	.ena(G_74)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_10__Z (
	.regout(CurrentAddr_1_10),
	.datain(CurrentAddr_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_2),
	.ena(G_74)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_11__Z (
	.regout(CurrentAddr_1_11),
	.datain(CurrentAddr_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_3),
	.ena(G_74)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_12__Z (
	.regout(CurrentAddr_1_12),
	.datain(CurrentAddr_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_4),
	.ena(G_74)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_13__Z (
	.regout(CurrentAddr_1_13),
	.datain(CurrentAddr_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_5),
	.ena(G_74)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_14__Z (
	.regout(CurrentAddr_1_14),
	.datain(CurrentAddr_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_6),
	.ena(G_74)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_15__Z (
	.regout(CurrentAddr_1_15),
	.datain(CurrentAddr_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_7),
	.ena(G_74)
);
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_12_ (
	.combout(CurrentAddr_2_0[12]),
	.dataa(VCC),
	.datab(BarOut_12),
	.datac(un2_autoinit),
	.datad(updateaddr_x_12)
);
defparam CurrentAddr_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_12_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_11_ (
	.combout(CurrentAddr_2_0[11]),
	.dataa(VCC),
	.datab(BarOut_11),
	.datac(un2_autoinit),
	.datad(updateaddr_x_11)
);
defparam CurrentAddr_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_11_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_10_ (
	.combout(CurrentAddr_2_0[10]),
	.dataa(VCC),
	.datab(BarOut_10),
	.datac(un2_autoinit),
	.datad(updateaddr_x_10)
);
defparam CurrentAddr_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_10_.sum_lutc_input="datac";
// @6:86
  cycloneii_lcell_comb CurrentAddr_2_sn_m2 (
	.combout(CurrentAddr_2_sn_m2_i),
	.dataa(VCC),
	.datab(ModeOut_0),
	.datac(EndOfDMA_I),
	.datad(Update_0)
);
defparam CurrentAddr_2_sn_m2.lut_mask=16'hffc0;
defparam CurrentAddr_2_sn_m2.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_5_ (
	.combout(CurrentAddr_2_0[5]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_5),
	.datad(updateaddr_x_5)
);
defparam CurrentAddr_2_0_5_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_5_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_4_ (
	.combout(CurrentAddr_2_0[4]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_4),
	.datad(updateaddr_x_4)
);
defparam CurrentAddr_2_0_4_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_4_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_3_ (
	.combout(CurrentAddr_2_0[3]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_3),
	.datad(updateaddr_x_3)
);
defparam CurrentAddr_2_0_3_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_3_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_2_ (
	.combout(CurrentAddr_2_0[2]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_2),
	.datad(updateaddr_x_2)
);
defparam CurrentAddr_2_0_2_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_2_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_1_ (
	.combout(CurrentAddr_2_0[1]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_1),
	.datad(updateaddr_x_1)
);
defparam CurrentAddr_2_0_1_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_1_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_0_ (
	.combout(CurrentAddr_2_0[0]),
	.dataa(VCC),
	.datab(updateaddr_x_0),
	.datac(Update_0),
	.datad(SyncDataOut_0)
);
defparam CurrentAddr_2_0_0_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_0_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_6_ (
	.combout(CurrentAddr_2_0[6]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_6),
	.datad(updateaddr_x_6)
);
defparam CurrentAddr_2_0_6_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_6_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_7_ (
	.combout(CurrentAddr_2_0[7]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_7),
	.datad(updateaddr_x_7)
);
defparam CurrentAddr_2_0_7_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_7_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_8_ (
	.combout(CurrentAddr_2_0[8]),
	.dataa(VCC),
	.datab(BarOut_8),
	.datac(un2_autoinit),
	.datad(updateaddr_x_8)
);
defparam CurrentAddr_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_8_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_9_ (
	.combout(CurrentAddr_2_0[9]),
	.dataa(VCC),
	.datab(BarOut_9),
	.datac(un2_autoinit),
	.datad(updateaddr_x_9)
);
defparam CurrentAddr_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_9_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_14_ (
	.combout(CurrentAddr_2_0[14]),
	.dataa(VCC),
	.datab(BarOut_14),
	.datac(un2_autoinit),
	.datad(updateaddr_x_14)
);
defparam CurrentAddr_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_14_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_13_ (
	.combout(CurrentAddr_2_0[13]),
	.dataa(VCC),
	.datab(BarOut_13),
	.datac(un2_autoinit),
	.datad(updateaddr_x_13)
);
defparam CurrentAddr_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(ModeOut_0),
	.datab(EndOfDMA_I),
	.datac(Update_0),
	.datad(LoadCh1Addr_0_a2_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hfff8;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_15_ (
	.combout(CurrentAddr_2_0[15]),
	.dataa(RESET_c),
	.datab(BarOut_15),
	.datac(un2_autoinit),
	.datad(un1_chaddress_q_1_add15)
);
defparam CurrentAddr_2_0_15_.lut_mask=16'hc5c0;
defparam CurrentAddr_2_0_15_.sum_lutc_input="datac";
  assign  CurrentAddr_2_sn_m2_i_i = ~ CurrentAddr_2_sn_m2_i;
endmodule /* car_1 */

// VQM4.1+ 
module car_2 (
  LoadCh2Addr_0_a2_0,
  Update_0,
  ModeOut_0,
  updateaddr_x_13,
  updateaddr_x_14,
  updateaddr_x_9,
  updateaddr_x_8,
  updateaddr_x_7,
  updateaddr_x_6,
  updateaddr_x_0,
  updateaddr_x_1,
  updateaddr_x_2,
  updateaddr_x_3,
  updateaddr_x_4,
  updateaddr_x_5,
  updateaddr_x_10,
  updateaddr_x_11,
  updateaddr_x_12,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BarOut_15,
  BarOut_13,
  BarOut_14,
  BarOut_9,
  BarOut_8,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_7,
  BarOut_6,
  BarOut_5,
  BarOut_4,
  BarOut_3,
  BarOut_2,
  BarOut_1,
  BarOut_0,
  CurrentAddr_1_15,
  CurrentAddr_1_14,
  CurrentAddr_1_13,
  CurrentAddr_1_12,
  CurrentAddr_1_11,
  CurrentAddr_1_10,
  CurrentAddr_1_9,
  CurrentAddr_1_8,
  CurrentAddr_1_7,
  CurrentAddr_1_6,
  CurrentAddr_1_5,
  CurrentAddr_1_4,
  CurrentAddr_1_3,
  CurrentAddr_1_2,
  CurrentAddr_1_1,
  CurrentAddr_1_0,
  un1_chaddress_q_1_add15,
  EndOfDMA_I,
  G_90,
  CurrentAddr_2_sn_m2_i,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input LoadCh2Addr_0_a2_0 ;
input Update_0 ;
input ModeOut_0 ;
input updateaddr_x_13 ;
input updateaddr_x_14 ;
input updateaddr_x_9 ;
input updateaddr_x_8 ;
input updateaddr_x_7 ;
input updateaddr_x_6 ;
input updateaddr_x_0 ;
input updateaddr_x_1 ;
input updateaddr_x_2 ;
input updateaddr_x_3 ;
input updateaddr_x_4 ;
input updateaddr_x_5 ;
input updateaddr_x_10 ;
input updateaddr_x_11 ;
input updateaddr_x_12 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BarOut_15 ;
input BarOut_13 ;
input BarOut_14 ;
input BarOut_9 ;
input BarOut_8 ;
input BarOut_10 ;
input BarOut_11 ;
input BarOut_12 ;
input BarOut_7 ;
input BarOut_6 ;
input BarOut_5 ;
input BarOut_4 ;
input BarOut_3 ;
input BarOut_2 ;
input BarOut_1 ;
input BarOut_0 ;
output CurrentAddr_1_15 ;
output CurrentAddr_1_14 ;
output CurrentAddr_1_13 ;
output CurrentAddr_1_12 ;
output CurrentAddr_1_11 ;
output CurrentAddr_1_10 ;
output CurrentAddr_1_9 ;
output CurrentAddr_1_8 ;
output CurrentAddr_1_7 ;
output CurrentAddr_1_6 ;
output CurrentAddr_1_5 ;
output CurrentAddr_1_4 ;
output CurrentAddr_1_3 ;
output CurrentAddr_1_2 ;
output CurrentAddr_1_1 ;
output CurrentAddr_1_0 ;
input un1_chaddress_q_1_add15 ;
input EndOfDMA_I ;
input G_90 ;
output CurrentAddr_2_sn_m2_i ;
input un2_autoinit ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh2Addr_0_a2_0 ;
wire Update_0 ;
wire ModeOut_0 ;
wire updateaddr_x_13 ;
wire updateaddr_x_14 ;
wire updateaddr_x_9 ;
wire updateaddr_x_8 ;
wire updateaddr_x_7 ;
wire updateaddr_x_6 ;
wire updateaddr_x_0 ;
wire updateaddr_x_1 ;
wire updateaddr_x_2 ;
wire updateaddr_x_3 ;
wire updateaddr_x_4 ;
wire updateaddr_x_5 ;
wire updateaddr_x_10 ;
wire updateaddr_x_11 ;
wire updateaddr_x_12 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BarOut_15 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_9 ;
wire BarOut_8 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_7 ;
wire BarOut_6 ;
wire BarOut_5 ;
wire BarOut_4 ;
wire BarOut_3 ;
wire BarOut_2 ;
wire BarOut_1 ;
wire BarOut_0 ;
wire CurrentAddr_1_15 ;
wire CurrentAddr_1_14 ;
wire CurrentAddr_1_13 ;
wire CurrentAddr_1_12 ;
wire CurrentAddr_1_11 ;
wire CurrentAddr_1_10 ;
wire CurrentAddr_1_9 ;
wire CurrentAddr_1_8 ;
wire CurrentAddr_1_7 ;
wire CurrentAddr_1_6 ;
wire CurrentAddr_1_5 ;
wire CurrentAddr_1_4 ;
wire CurrentAddr_1_3 ;
wire CurrentAddr_1_2 ;
wire CurrentAddr_1_1 ;
wire CurrentAddr_1_0 ;
wire un1_chaddress_q_1_add15 ;
wire EndOfDMA_I ;
wire G_90 ;
wire CurrentAddr_2_sn_m2_i ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentAddr_2_0;
wire g0_i_o4 ;
wire GND ;
wire VCC ;
wire CurrentAddr_2_sn_m2_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_0__Z (
	.regout(CurrentAddr_1_0),
	.datain(CurrentAddr_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_0),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_1__Z (
	.regout(CurrentAddr_1_1),
	.datain(CurrentAddr_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_1),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_2__Z (
	.regout(CurrentAddr_1_2),
	.datain(CurrentAddr_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_2),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_3__Z (
	.regout(CurrentAddr_1_3),
	.datain(CurrentAddr_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_3),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_4__Z (
	.regout(CurrentAddr_1_4),
	.datain(CurrentAddr_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_4),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_5__Z (
	.regout(CurrentAddr_1_5),
	.datain(CurrentAddr_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_5),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_6__Z (
	.regout(CurrentAddr_1_6),
	.datain(CurrentAddr_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_6),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_7__Z (
	.regout(CurrentAddr_1_7),
	.datain(CurrentAddr_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_7),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_8__Z (
	.regout(CurrentAddr_1_8),
	.datain(CurrentAddr_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_0),
	.ena(G_90)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_9__Z (
	.regout(CurrentAddr_1_9),
	.datain(CurrentAddr_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_1),
	.ena(G_90)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_10__Z (
	.regout(CurrentAddr_1_10),
	.datain(CurrentAddr_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_2),
	.ena(G_90)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_11__Z (
	.regout(CurrentAddr_1_11),
	.datain(CurrentAddr_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_3),
	.ena(G_90)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_12__Z (
	.regout(CurrentAddr_1_12),
	.datain(CurrentAddr_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_4),
	.ena(G_90)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_13__Z (
	.regout(CurrentAddr_1_13),
	.datain(CurrentAddr_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_5),
	.ena(G_90)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_14__Z (
	.regout(CurrentAddr_1_14),
	.datain(CurrentAddr_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_6),
	.ena(G_90)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_15__Z (
	.regout(CurrentAddr_1_15),
	.datain(CurrentAddr_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_7),
	.ena(G_90)
);
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_12_ (
	.combout(CurrentAddr_2_0[12]),
	.dataa(VCC),
	.datab(BarOut_12),
	.datac(un2_autoinit),
	.datad(updateaddr_x_12)
);
defparam CurrentAddr_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_12_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_11_ (
	.combout(CurrentAddr_2_0[11]),
	.dataa(VCC),
	.datab(BarOut_11),
	.datac(un2_autoinit),
	.datad(updateaddr_x_11)
);
defparam CurrentAddr_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_11_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_10_ (
	.combout(CurrentAddr_2_0[10]),
	.dataa(VCC),
	.datab(BarOut_10),
	.datac(un2_autoinit),
	.datad(updateaddr_x_10)
);
defparam CurrentAddr_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_10_.sum_lutc_input="datac";
// @6:86
  cycloneii_lcell_comb CurrentAddr_2_sn_m2 (
	.combout(CurrentAddr_2_sn_m2_i),
	.dataa(VCC),
	.datab(ModeOut_0),
	.datac(EndOfDMA_I),
	.datad(Update_0)
);
defparam CurrentAddr_2_sn_m2.lut_mask=16'hffc0;
defparam CurrentAddr_2_sn_m2.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_5_ (
	.combout(CurrentAddr_2_0[5]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_5),
	.datad(updateaddr_x_5)
);
defparam CurrentAddr_2_0_5_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_5_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_4_ (
	.combout(CurrentAddr_2_0[4]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_4),
	.datad(updateaddr_x_4)
);
defparam CurrentAddr_2_0_4_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_4_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_3_ (
	.combout(CurrentAddr_2_0[3]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_3),
	.datad(updateaddr_x_3)
);
defparam CurrentAddr_2_0_3_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_3_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_2_ (
	.combout(CurrentAddr_2_0[2]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_2),
	.datad(updateaddr_x_2)
);
defparam CurrentAddr_2_0_2_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_2_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_1_ (
	.combout(CurrentAddr_2_0[1]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_1),
	.datad(updateaddr_x_1)
);
defparam CurrentAddr_2_0_1_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_1_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_0_ (
	.combout(CurrentAddr_2_0[0]),
	.dataa(VCC),
	.datab(updateaddr_x_0),
	.datac(Update_0),
	.datad(SyncDataOut_0)
);
defparam CurrentAddr_2_0_0_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_0_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_6_ (
	.combout(CurrentAddr_2_0[6]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_6),
	.datad(updateaddr_x_6)
);
defparam CurrentAddr_2_0_6_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_6_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_7_ (
	.combout(CurrentAddr_2_0[7]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_7),
	.datad(updateaddr_x_7)
);
defparam CurrentAddr_2_0_7_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_7_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_8_ (
	.combout(CurrentAddr_2_0[8]),
	.dataa(VCC),
	.datab(BarOut_8),
	.datac(un2_autoinit),
	.datad(updateaddr_x_8)
);
defparam CurrentAddr_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_8_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_9_ (
	.combout(CurrentAddr_2_0[9]),
	.dataa(VCC),
	.datab(BarOut_9),
	.datac(un2_autoinit),
	.datad(updateaddr_x_9)
);
defparam CurrentAddr_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_9_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_14_ (
	.combout(CurrentAddr_2_0[14]),
	.dataa(VCC),
	.datab(BarOut_14),
	.datac(un2_autoinit),
	.datad(updateaddr_x_14)
);
defparam CurrentAddr_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_14_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_13_ (
	.combout(CurrentAddr_2_0[13]),
	.dataa(VCC),
	.datab(BarOut_13),
	.datac(un2_autoinit),
	.datad(updateaddr_x_13)
);
defparam CurrentAddr_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(ModeOut_0),
	.datab(EndOfDMA_I),
	.datac(Update_0),
	.datad(LoadCh2Addr_0_a2_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hfff8;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_15_ (
	.combout(CurrentAddr_2_0[15]),
	.dataa(RESET_c),
	.datab(BarOut_15),
	.datac(un2_autoinit),
	.datad(un1_chaddress_q_1_add15)
);
defparam CurrentAddr_2_0_15_.lut_mask=16'hc5c0;
defparam CurrentAddr_2_0_15_.sum_lutc_input="datac";
  assign  CurrentAddr_2_sn_m2_i_i = ~ CurrentAddr_2_sn_m2_i;
endmodule /* car_2 */

// VQM4.1+ 
module car_3 (
  LoadCh3Addr_0_a2_0,
  Update_0,
  ModeOut_0,
  updateaddr_x_13,
  updateaddr_x_14,
  updateaddr_x_9,
  updateaddr_x_8,
  updateaddr_x_7,
  updateaddr_x_6,
  updateaddr_x_0,
  updateaddr_x_1,
  updateaddr_x_2,
  updateaddr_x_3,
  updateaddr_x_4,
  updateaddr_x_5,
  updateaddr_x_10,
  updateaddr_x_11,
  updateaddr_x_12,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BarOut_15,
  BarOut_13,
  BarOut_14,
  BarOut_9,
  BarOut_8,
  BarOut_10,
  BarOut_11,
  BarOut_12,
  BarOut_7,
  BarOut_6,
  BarOut_5,
  BarOut_4,
  BarOut_3,
  BarOut_2,
  BarOut_1,
  BarOut_0,
  CurrentAddr_1_15,
  CurrentAddr_1_14,
  CurrentAddr_1_13,
  CurrentAddr_1_12,
  CurrentAddr_1_11,
  CurrentAddr_1_10,
  CurrentAddr_1_9,
  CurrentAddr_1_8,
  CurrentAddr_1_7,
  CurrentAddr_1_6,
  CurrentAddr_1_5,
  CurrentAddr_1_4,
  CurrentAddr_1_3,
  CurrentAddr_1_2,
  CurrentAddr_1_1,
  CurrentAddr_1_0,
  un1_chaddress_q_1_add15,
  EndOfDMA_I,
  G_106,
  CurrentAddr_2_sn_m2_i,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input LoadCh3Addr_0_a2_0 ;
input Update_0 ;
input ModeOut_0 ;
input updateaddr_x_13 ;
input updateaddr_x_14 ;
input updateaddr_x_9 ;
input updateaddr_x_8 ;
input updateaddr_x_7 ;
input updateaddr_x_6 ;
input updateaddr_x_0 ;
input updateaddr_x_1 ;
input updateaddr_x_2 ;
input updateaddr_x_3 ;
input updateaddr_x_4 ;
input updateaddr_x_5 ;
input updateaddr_x_10 ;
input updateaddr_x_11 ;
input updateaddr_x_12 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BarOut_15 ;
input BarOut_13 ;
input BarOut_14 ;
input BarOut_9 ;
input BarOut_8 ;
input BarOut_10 ;
input BarOut_11 ;
input BarOut_12 ;
input BarOut_7 ;
input BarOut_6 ;
input BarOut_5 ;
input BarOut_4 ;
input BarOut_3 ;
input BarOut_2 ;
input BarOut_1 ;
input BarOut_0 ;
output CurrentAddr_1_15 ;
output CurrentAddr_1_14 ;
output CurrentAddr_1_13 ;
output CurrentAddr_1_12 ;
output CurrentAddr_1_11 ;
output CurrentAddr_1_10 ;
output CurrentAddr_1_9 ;
output CurrentAddr_1_8 ;
output CurrentAddr_1_7 ;
output CurrentAddr_1_6 ;
output CurrentAddr_1_5 ;
output CurrentAddr_1_4 ;
output CurrentAddr_1_3 ;
output CurrentAddr_1_2 ;
output CurrentAddr_1_1 ;
output CurrentAddr_1_0 ;
input un1_chaddress_q_1_add15 ;
input EndOfDMA_I ;
input G_106 ;
output CurrentAddr_2_sn_m2_i ;
input un2_autoinit ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh3Addr_0_a2_0 ;
wire Update_0 ;
wire ModeOut_0 ;
wire updateaddr_x_13 ;
wire updateaddr_x_14 ;
wire updateaddr_x_9 ;
wire updateaddr_x_8 ;
wire updateaddr_x_7 ;
wire updateaddr_x_6 ;
wire updateaddr_x_0 ;
wire updateaddr_x_1 ;
wire updateaddr_x_2 ;
wire updateaddr_x_3 ;
wire updateaddr_x_4 ;
wire updateaddr_x_5 ;
wire updateaddr_x_10 ;
wire updateaddr_x_11 ;
wire updateaddr_x_12 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BarOut_15 ;
wire BarOut_13 ;
wire BarOut_14 ;
wire BarOut_9 ;
wire BarOut_8 ;
wire BarOut_10 ;
wire BarOut_11 ;
wire BarOut_12 ;
wire BarOut_7 ;
wire BarOut_6 ;
wire BarOut_5 ;
wire BarOut_4 ;
wire BarOut_3 ;
wire BarOut_2 ;
wire BarOut_1 ;
wire BarOut_0 ;
wire CurrentAddr_1_15 ;
wire CurrentAddr_1_14 ;
wire CurrentAddr_1_13 ;
wire CurrentAddr_1_12 ;
wire CurrentAddr_1_11 ;
wire CurrentAddr_1_10 ;
wire CurrentAddr_1_9 ;
wire CurrentAddr_1_8 ;
wire CurrentAddr_1_7 ;
wire CurrentAddr_1_6 ;
wire CurrentAddr_1_5 ;
wire CurrentAddr_1_4 ;
wire CurrentAddr_1_3 ;
wire CurrentAddr_1_2 ;
wire CurrentAddr_1_1 ;
wire CurrentAddr_1_0 ;
wire un1_chaddress_q_1_add15 ;
wire EndOfDMA_I ;
wire G_106 ;
wire CurrentAddr_2_sn_m2_i ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentAddr_2_0;
wire g0_i_o4 ;
wire GND ;
wire VCC ;
wire CurrentAddr_2_sn_m2_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_0__Z (
	.regout(CurrentAddr_1_0),
	.datain(CurrentAddr_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_0),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_1__Z (
	.regout(CurrentAddr_1_1),
	.datain(CurrentAddr_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_1),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_2__Z (
	.regout(CurrentAddr_1_2),
	.datain(CurrentAddr_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_2),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_3__Z (
	.regout(CurrentAddr_1_3),
	.datain(CurrentAddr_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_3),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_4__Z (
	.regout(CurrentAddr_1_4),
	.datain(CurrentAddr_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_4),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_5__Z (
	.regout(CurrentAddr_1_5),
	.datain(CurrentAddr_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_5),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_6__Z (
	.regout(CurrentAddr_1_6),
	.datain(CurrentAddr_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_6),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_7__Z (
	.regout(CurrentAddr_1_7),
	.datain(CurrentAddr_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BarOut_7),
	.ena(g0_i_o4)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_8__Z (
	.regout(CurrentAddr_1_8),
	.datain(CurrentAddr_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_0),
	.ena(G_106)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_9__Z (
	.regout(CurrentAddr_1_9),
	.datain(CurrentAddr_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_1),
	.ena(G_106)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_10__Z (
	.regout(CurrentAddr_1_10),
	.datain(CurrentAddr_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_2),
	.ena(G_106)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_11__Z (
	.regout(CurrentAddr_1_11),
	.datain(CurrentAddr_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_3),
	.ena(G_106)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_12__Z (
	.regout(CurrentAddr_1_12),
	.datain(CurrentAddr_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_4),
	.ena(G_106)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_13__Z (
	.regout(CurrentAddr_1_13),
	.datain(CurrentAddr_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_5),
	.ena(G_106)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_14__Z (
	.regout(CurrentAddr_1_14),
	.datain(CurrentAddr_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_6),
	.ena(G_106)
);
// @8:110
  cycloneii_lcell_ff CurrentAddr_1_15__Z (
	.regout(CurrentAddr_1_15),
	.datain(CurrentAddr_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_7),
	.ena(G_106)
);
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_12_ (
	.combout(CurrentAddr_2_0[12]),
	.dataa(VCC),
	.datab(BarOut_12),
	.datac(un2_autoinit),
	.datad(updateaddr_x_12)
);
defparam CurrentAddr_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_12_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_11_ (
	.combout(CurrentAddr_2_0[11]),
	.dataa(VCC),
	.datab(BarOut_11),
	.datac(un2_autoinit),
	.datad(updateaddr_x_11)
);
defparam CurrentAddr_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_11_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_10_ (
	.combout(CurrentAddr_2_0[10]),
	.dataa(VCC),
	.datab(BarOut_10),
	.datac(un2_autoinit),
	.datad(updateaddr_x_10)
);
defparam CurrentAddr_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_10_.sum_lutc_input="datac";
// @6:86
  cycloneii_lcell_comb CurrentAddr_2_sn_m2 (
	.combout(CurrentAddr_2_sn_m2_i),
	.dataa(VCC),
	.datab(ModeOut_0),
	.datac(EndOfDMA_I),
	.datad(Update_0)
);
defparam CurrentAddr_2_sn_m2.lut_mask=16'hffc0;
defparam CurrentAddr_2_sn_m2.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_5_ (
	.combout(CurrentAddr_2_0[5]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_5),
	.datad(updateaddr_x_5)
);
defparam CurrentAddr_2_0_5_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_5_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_4_ (
	.combout(CurrentAddr_2_0[4]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_4),
	.datad(updateaddr_x_4)
);
defparam CurrentAddr_2_0_4_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_4_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_3_ (
	.combout(CurrentAddr_2_0[3]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_3),
	.datad(updateaddr_x_3)
);
defparam CurrentAddr_2_0_3_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_3_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_2_ (
	.combout(CurrentAddr_2_0[2]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_2),
	.datad(updateaddr_x_2)
);
defparam CurrentAddr_2_0_2_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_2_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_1_ (
	.combout(CurrentAddr_2_0[1]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_1),
	.datad(updateaddr_x_1)
);
defparam CurrentAddr_2_0_1_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_1_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_0_ (
	.combout(CurrentAddr_2_0[0]),
	.dataa(VCC),
	.datab(updateaddr_x_0),
	.datac(Update_0),
	.datad(SyncDataOut_0)
);
defparam CurrentAddr_2_0_0_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_0_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_6_ (
	.combout(CurrentAddr_2_0[6]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_6),
	.datad(updateaddr_x_6)
);
defparam CurrentAddr_2_0_6_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_6_.sum_lutc_input="datac";
// @8:83
  cycloneii_lcell_comb CurrentAddr_2_0_7_ (
	.combout(CurrentAddr_2_0[7]),
	.dataa(VCC),
	.datab(Update_0),
	.datac(SyncDataOut_7),
	.datad(updateaddr_x_7)
);
defparam CurrentAddr_2_0_7_.lut_mask=16'hfc30;
defparam CurrentAddr_2_0_7_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_8_ (
	.combout(CurrentAddr_2_0[8]),
	.dataa(VCC),
	.datab(BarOut_8),
	.datac(un2_autoinit),
	.datad(updateaddr_x_8)
);
defparam CurrentAddr_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_8_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_9_ (
	.combout(CurrentAddr_2_0[9]),
	.dataa(VCC),
	.datab(BarOut_9),
	.datac(un2_autoinit),
	.datad(updateaddr_x_9)
);
defparam CurrentAddr_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_9_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_14_ (
	.combout(CurrentAddr_2_0[14]),
	.dataa(VCC),
	.datab(BarOut_14),
	.datac(un2_autoinit),
	.datad(updateaddr_x_14)
);
defparam CurrentAddr_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_14_.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_13_ (
	.combout(CurrentAddr_2_0[13]),
	.dataa(VCC),
	.datab(BarOut_13),
	.datac(un2_autoinit),
	.datad(updateaddr_x_13)
);
defparam CurrentAddr_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentAddr_2_0_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(ModeOut_0),
	.datab(EndOfDMA_I),
	.datac(Update_0),
	.datad(LoadCh3Addr_0_a2_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hfff8;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
// @8:102
  cycloneii_lcell_comb CurrentAddr_2_0_15_ (
	.combout(CurrentAddr_2_0[15]),
	.dataa(RESET_c),
	.datab(BarOut_15),
	.datac(un2_autoinit),
	.datad(un1_chaddress_q_1_add15)
);
defparam CurrentAddr_2_0_15_.lut_mask=16'hc5c0;
defparam CurrentAddr_2_0_15_.sum_lutc_input="datac";
  assign  CurrentAddr_2_sn_m2_i_i = ~ CurrentAddr_2_sn_m2_i;
endmodule /* car_3 */

// VQM4.1+ 
module bword (
  LoadCh0WrdCnt_0_a2_0,
  LoadCh0WrdCnt_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BwordOut_0,
  BwordOut_1,
  BwordOut_2,
  BwordOut_3,
  BwordOut_4,
  BwordOut_5,
  BwordOut_6,
  BwordOut_7,
  BwordOut_8,
  BwordOut_9,
  BwordOut_10,
  BwordOut_11,
  BwordOut_12,
  BwordOut_13,
  BwordOut_14,
  BwordOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh0WrdCnt_0_a2_0 ;
input LoadCh0WrdCnt_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BwordOut_0 ;
output BwordOut_1 ;
output BwordOut_2 ;
output BwordOut_3 ;
output BwordOut_4 ;
output BwordOut_5 ;
output BwordOut_6 ;
output BwordOut_7 ;
output BwordOut_8 ;
output BwordOut_9 ;
output BwordOut_10 ;
output BwordOut_11 ;
output BwordOut_12 ;
output BwordOut_13 ;
output BwordOut_14 ;
output BwordOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh0WrdCnt_0_a2_0 ;
wire LoadCh0WrdCnt_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BwordOut_0 ;
wire BwordOut_1 ;
wire BwordOut_2 ;
wire BwordOut_3 ;
wire BwordOut_4 ;
wire BwordOut_5 ;
wire BwordOut_6 ;
wire BwordOut_7 ;
wire BwordOut_8 ;
wire BwordOut_9 ;
wire BwordOut_10 ;
wire BwordOut_11 ;
wire BwordOut_12 ;
wire BwordOut_13 ;
wire BwordOut_14 ;
wire BwordOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @7:83
  cycloneii_lcell_ff BwordOut_15__Z (
	.regout(BwordOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_14__Z (
	.regout(BwordOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_13__Z (
	.regout(BwordOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_12__Z (
	.regout(BwordOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_11__Z (
	.regout(BwordOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_10__Z (
	.regout(BwordOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_9__Z (
	.regout(BwordOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_8__Z (
	.regout(BwordOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_7__Z (
	.regout(BwordOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_6__Z (
	.regout(BwordOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_5__Z (
	.regout(BwordOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_4__Z (
	.regout(BwordOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_3__Z (
	.regout(BwordOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_2__Z (
	.regout(BwordOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_1__Z (
	.regout(BwordOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_0__Z (
	.regout(BwordOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh0WrdCnt_0_a2_0)
);
endmodule /* bword */

// VQM4.1+ 
module bword_1 (
  LoadCh1WrdCnt_0_a2_0,
  LoadCh1WrdCnt_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BwordOut_0,
  BwordOut_1,
  BwordOut_2,
  BwordOut_3,
  BwordOut_4,
  BwordOut_5,
  BwordOut_6,
  BwordOut_7,
  BwordOut_8,
  BwordOut_9,
  BwordOut_10,
  BwordOut_11,
  BwordOut_12,
  BwordOut_13,
  BwordOut_14,
  BwordOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh1WrdCnt_0_a2_0 ;
input LoadCh1WrdCnt_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BwordOut_0 ;
output BwordOut_1 ;
output BwordOut_2 ;
output BwordOut_3 ;
output BwordOut_4 ;
output BwordOut_5 ;
output BwordOut_6 ;
output BwordOut_7 ;
output BwordOut_8 ;
output BwordOut_9 ;
output BwordOut_10 ;
output BwordOut_11 ;
output BwordOut_12 ;
output BwordOut_13 ;
output BwordOut_14 ;
output BwordOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh1WrdCnt_0_a2_0 ;
wire LoadCh1WrdCnt_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BwordOut_0 ;
wire BwordOut_1 ;
wire BwordOut_2 ;
wire BwordOut_3 ;
wire BwordOut_4 ;
wire BwordOut_5 ;
wire BwordOut_6 ;
wire BwordOut_7 ;
wire BwordOut_8 ;
wire BwordOut_9 ;
wire BwordOut_10 ;
wire BwordOut_11 ;
wire BwordOut_12 ;
wire BwordOut_13 ;
wire BwordOut_14 ;
wire BwordOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @7:83
  cycloneii_lcell_ff BwordOut_15__Z (
	.regout(BwordOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_14__Z (
	.regout(BwordOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_13__Z (
	.regout(BwordOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_12__Z (
	.regout(BwordOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_11__Z (
	.regout(BwordOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_10__Z (
	.regout(BwordOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_9__Z (
	.regout(BwordOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_8__Z (
	.regout(BwordOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_7__Z (
	.regout(BwordOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_6__Z (
	.regout(BwordOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_5__Z (
	.regout(BwordOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_4__Z (
	.regout(BwordOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_3__Z (
	.regout(BwordOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_2__Z (
	.regout(BwordOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_1__Z (
	.regout(BwordOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_0__Z (
	.regout(BwordOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh1WrdCnt_0_a2_0)
);
endmodule /* bword_1 */

// VQM4.1+ 
module bword_2 (
  LoadCh2WrdCnt_0_a2_0,
  LoadCh2WrdCnt_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BwordOut_0,
  BwordOut_1,
  BwordOut_2,
  BwordOut_3,
  BwordOut_4,
  BwordOut_5,
  BwordOut_6,
  BwordOut_7,
  BwordOut_8,
  BwordOut_9,
  BwordOut_10,
  BwordOut_11,
  BwordOut_12,
  BwordOut_13,
  BwordOut_14,
  BwordOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh2WrdCnt_0_a2_0 ;
input LoadCh2WrdCnt_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BwordOut_0 ;
output BwordOut_1 ;
output BwordOut_2 ;
output BwordOut_3 ;
output BwordOut_4 ;
output BwordOut_5 ;
output BwordOut_6 ;
output BwordOut_7 ;
output BwordOut_8 ;
output BwordOut_9 ;
output BwordOut_10 ;
output BwordOut_11 ;
output BwordOut_12 ;
output BwordOut_13 ;
output BwordOut_14 ;
output BwordOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh2WrdCnt_0_a2_0 ;
wire LoadCh2WrdCnt_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BwordOut_0 ;
wire BwordOut_1 ;
wire BwordOut_2 ;
wire BwordOut_3 ;
wire BwordOut_4 ;
wire BwordOut_5 ;
wire BwordOut_6 ;
wire BwordOut_7 ;
wire BwordOut_8 ;
wire BwordOut_9 ;
wire BwordOut_10 ;
wire BwordOut_11 ;
wire BwordOut_12 ;
wire BwordOut_13 ;
wire BwordOut_14 ;
wire BwordOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @7:83
  cycloneii_lcell_ff BwordOut_15__Z (
	.regout(BwordOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_14__Z (
	.regout(BwordOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_13__Z (
	.regout(BwordOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_12__Z (
	.regout(BwordOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_11__Z (
	.regout(BwordOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_10__Z (
	.regout(BwordOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_9__Z (
	.regout(BwordOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_8__Z (
	.regout(BwordOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_7__Z (
	.regout(BwordOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_6__Z (
	.regout(BwordOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_5__Z (
	.regout(BwordOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_4__Z (
	.regout(BwordOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_3__Z (
	.regout(BwordOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_2__Z (
	.regout(BwordOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_1__Z (
	.regout(BwordOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_0__Z (
	.regout(BwordOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh2WrdCnt_0_a2_0)
);
endmodule /* bword_2 */

// VQM4.1+ 
module bword_3 (
  LoadCh3WrdCnt_0_a2_0,
  LoadCh3WrdCnt_0_a2_1,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  BwordOut_0,
  BwordOut_1,
  BwordOut_2,
  BwordOut_3,
  BwordOut_4,
  BwordOut_5,
  BwordOut_6,
  BwordOut_7,
  BwordOut_8,
  BwordOut_9,
  BwordOut_10,
  BwordOut_11,
  BwordOut_12,
  BwordOut_13,
  BwordOut_14,
  BwordOut_15,
  RESET_c,
  CLK_c_i
)
;
input LoadCh3WrdCnt_0_a2_0 ;
input LoadCh3WrdCnt_0_a2_1 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output BwordOut_0 ;
output BwordOut_1 ;
output BwordOut_2 ;
output BwordOut_3 ;
output BwordOut_4 ;
output BwordOut_5 ;
output BwordOut_6 ;
output BwordOut_7 ;
output BwordOut_8 ;
output BwordOut_9 ;
output BwordOut_10 ;
output BwordOut_11 ;
output BwordOut_12 ;
output BwordOut_13 ;
output BwordOut_14 ;
output BwordOut_15 ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh3WrdCnt_0_a2_0 ;
wire LoadCh3WrdCnt_0_a2_1 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire BwordOut_0 ;
wire BwordOut_1 ;
wire BwordOut_2 ;
wire BwordOut_3 ;
wire BwordOut_4 ;
wire BwordOut_5 ;
wire BwordOut_6 ;
wire BwordOut_7 ;
wire BwordOut_8 ;
wire BwordOut_9 ;
wire BwordOut_10 ;
wire BwordOut_11 ;
wire BwordOut_12 ;
wire BwordOut_13 ;
wire BwordOut_14 ;
wire BwordOut_15 ;
wire RESET_c ;
wire CLK_c_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @7:83
  cycloneii_lcell_ff BwordOut_15__Z (
	.regout(BwordOut_15),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_14__Z (
	.regout(BwordOut_14),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_13__Z (
	.regout(BwordOut_13),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_12__Z (
	.regout(BwordOut_12),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_11__Z (
	.regout(BwordOut_11),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_10__Z (
	.regout(BwordOut_10),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_9__Z (
	.regout(BwordOut_9),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_8__Z (
	.regout(BwordOut_8),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_1)
);
// @7:83
  cycloneii_lcell_ff BwordOut_7__Z (
	.regout(BwordOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_6__Z (
	.regout(BwordOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_5__Z (
	.regout(BwordOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_4__Z (
	.regout(BwordOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_3__Z (
	.regout(BwordOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_2__Z (
	.regout(BwordOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_1__Z (
	.regout(BwordOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
// @7:83
  cycloneii_lcell_ff BwordOut_0__Z (
	.regout(BwordOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(LoadCh3WrdCnt_0_a2_0)
);
endmodule /* bword_3 */

// VQM4.1+ 
module cword (
  LoadCh0WrdCnt_0_a2_0,
  UpdateWrdCnt_12,
  UpdateWrdCnt_13,
  UpdateWrdCnt_11,
  UpdateWrdCnt_8,
  UpdateWrdCnt_7,
  UpdateWrdCnt_10,
  UpdateWrdCnt_9,
  UpdateWrdCnt_14,
  UpdateWrdCnt_6,
  UpdateWrdCnt_5,
  UpdateWrdCnt_4,
  UpdateWrdCnt_3,
  UpdateWrdCnt_2,
  UpdateWrdCnt_1,
  UpdateWrdCnt_0,
  Update_0,
  wordcount_q_0,
  ModeOut_0,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BwordOut_13,
  BwordOut_14,
  BwordOut_12,
  BwordOut_9,
  BwordOut_8,
  BwordOut_11,
  BwordOut_10,
  BwordOut_15,
  BwordOut_7,
  BwordOut_6,
  BwordOut_5,
  BwordOut_4,
  BwordOut_3,
  BwordOut_2,
  BwordOut_1,
  BwordOut_0,
  CurrentWordCnt_1_15,
  CurrentWordCnt_1_14,
  CurrentWordCnt_1_13,
  CurrentWordCnt_1_12,
  CurrentWordCnt_1_11,
  CurrentWordCnt_1_10,
  CurrentWordCnt_1_9,
  CurrentWordCnt_1_8,
  CurrentWordCnt_1_7,
  CurrentWordCnt_1_6,
  CurrentWordCnt_1_5,
  CurrentWordCnt_1_4,
  CurrentWordCnt_1_3,
  CurrentWordCnt_1_2,
  CurrentWordCnt_1_1,
  CurrentWordCnt_1_0,
  EndOfDMA_I,
  G_122,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input LoadCh0WrdCnt_0_a2_0 ;
input UpdateWrdCnt_12 ;
input UpdateWrdCnt_13 ;
input UpdateWrdCnt_11 ;
input UpdateWrdCnt_8 ;
input UpdateWrdCnt_7 ;
input UpdateWrdCnt_10 ;
input UpdateWrdCnt_9 ;
input UpdateWrdCnt_14 ;
input UpdateWrdCnt_6 ;
input UpdateWrdCnt_5 ;
input UpdateWrdCnt_4 ;
input UpdateWrdCnt_3 ;
input UpdateWrdCnt_2 ;
input UpdateWrdCnt_1 ;
input UpdateWrdCnt_0 ;
input Update_0 ;
input wordcount_q_0 ;
input ModeOut_0 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BwordOut_13 ;
input BwordOut_14 ;
input BwordOut_12 ;
input BwordOut_9 ;
input BwordOut_8 ;
input BwordOut_11 ;
input BwordOut_10 ;
input BwordOut_15 ;
input BwordOut_7 ;
input BwordOut_6 ;
input BwordOut_5 ;
input BwordOut_4 ;
input BwordOut_3 ;
input BwordOut_2 ;
input BwordOut_1 ;
input BwordOut_0 ;
output CurrentWordCnt_1_15 ;
output CurrentWordCnt_1_14 ;
output CurrentWordCnt_1_13 ;
output CurrentWordCnt_1_12 ;
output CurrentWordCnt_1_11 ;
output CurrentWordCnt_1_10 ;
output CurrentWordCnt_1_9 ;
output CurrentWordCnt_1_8 ;
output CurrentWordCnt_1_7 ;
output CurrentWordCnt_1_6 ;
output CurrentWordCnt_1_5 ;
output CurrentWordCnt_1_4 ;
output CurrentWordCnt_1_3 ;
output CurrentWordCnt_1_2 ;
output CurrentWordCnt_1_1 ;
output CurrentWordCnt_1_0 ;
input EndOfDMA_I ;
input G_122 ;
output un2_autoinit ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh0WrdCnt_0_a2_0 ;
wire UpdateWrdCnt_12 ;
wire UpdateWrdCnt_13 ;
wire UpdateWrdCnt_11 ;
wire UpdateWrdCnt_8 ;
wire UpdateWrdCnt_7 ;
wire UpdateWrdCnt_10 ;
wire UpdateWrdCnt_9 ;
wire UpdateWrdCnt_14 ;
wire UpdateWrdCnt_6 ;
wire UpdateWrdCnt_5 ;
wire UpdateWrdCnt_4 ;
wire UpdateWrdCnt_3 ;
wire UpdateWrdCnt_2 ;
wire UpdateWrdCnt_1 ;
wire UpdateWrdCnt_0 ;
wire Update_0 ;
wire wordcount_q_0 ;
wire ModeOut_0 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BwordOut_13 ;
wire BwordOut_14 ;
wire BwordOut_12 ;
wire BwordOut_9 ;
wire BwordOut_8 ;
wire BwordOut_11 ;
wire BwordOut_10 ;
wire BwordOut_15 ;
wire BwordOut_7 ;
wire BwordOut_6 ;
wire BwordOut_5 ;
wire BwordOut_4 ;
wire BwordOut_3 ;
wire BwordOut_2 ;
wire BwordOut_1 ;
wire BwordOut_0 ;
wire CurrentWordCnt_1_15 ;
wire CurrentWordCnt_1_14 ;
wire CurrentWordCnt_1_13 ;
wire CurrentWordCnt_1_12 ;
wire CurrentWordCnt_1_11 ;
wire CurrentWordCnt_1_10 ;
wire CurrentWordCnt_1_9 ;
wire CurrentWordCnt_1_8 ;
wire CurrentWordCnt_1_7 ;
wire CurrentWordCnt_1_6 ;
wire CurrentWordCnt_1_5 ;
wire CurrentWordCnt_1_4 ;
wire CurrentWordCnt_1_3 ;
wire CurrentWordCnt_1_2 ;
wire CurrentWordCnt_1_1 ;
wire CurrentWordCnt_1_0 ;
wire EndOfDMA_I ;
wire G_122 ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentWordCnt_2_0;
wire g0_i_o4 ;
wire CurrentWordCnt_2_sn_m2_i ;
wire GND ;
wire VCC ;
wire CurrentWordCnt_2_sn_m2_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_0__Z (
	.regout(CurrentWordCnt_1_0),
	.datain(CurrentWordCnt_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_0),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_1__Z (
	.regout(CurrentWordCnt_1_1),
	.datain(CurrentWordCnt_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_1),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_2__Z (
	.regout(CurrentWordCnt_1_2),
	.datain(CurrentWordCnt_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_2),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_3__Z (
	.regout(CurrentWordCnt_1_3),
	.datain(CurrentWordCnt_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_3),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_4__Z (
	.regout(CurrentWordCnt_1_4),
	.datain(CurrentWordCnt_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_4),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_5__Z (
	.regout(CurrentWordCnt_1_5),
	.datain(CurrentWordCnt_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_5),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_6__Z (
	.regout(CurrentWordCnt_1_6),
	.datain(CurrentWordCnt_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_6),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_7__Z (
	.regout(CurrentWordCnt_1_7),
	.datain(CurrentWordCnt_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_7),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_8__Z (
	.regout(CurrentWordCnt_1_8),
	.datain(CurrentWordCnt_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_0),
	.ena(G_122)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_9__Z (
	.regout(CurrentWordCnt_1_9),
	.datain(CurrentWordCnt_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_1),
	.ena(G_122)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_10__Z (
	.regout(CurrentWordCnt_1_10),
	.datain(CurrentWordCnt_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_2),
	.ena(G_122)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_11__Z (
	.regout(CurrentWordCnt_1_11),
	.datain(CurrentWordCnt_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_3),
	.ena(G_122)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_12__Z (
	.regout(CurrentWordCnt_1_12),
	.datain(CurrentWordCnt_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_4),
	.ena(G_122)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_13__Z (
	.regout(CurrentWordCnt_1_13),
	.datain(CurrentWordCnt_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_5),
	.ena(G_122)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_14__Z (
	.regout(CurrentWordCnt_1_14),
	.datain(CurrentWordCnt_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_6),
	.ena(G_122)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_15__Z (
	.regout(CurrentWordCnt_1_15),
	.datain(CurrentWordCnt_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentWordCnt_2_sn_m2_i_i),
	.sdata(SyncDataOut_7),
	.ena(G_122)
);
// @10:73
  cycloneii_lcell_comb writecnt_un2_autoinit (
	.combout(un2_autoinit),
	.dataa(VCC),
	.datab(VCC),
	.datac(ModeOut_0),
	.datad(EndOfDMA_I)
);
defparam writecnt_un2_autoinit.lut_mask=16'hf000;
defparam writecnt_un2_autoinit.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_0_ (
	.combout(CurrentWordCnt_2_0[0]),
	.dataa(VCC),
	.datab(wordcount_q_0),
	.datac(Update_0),
	.datad(SyncDataOut_0)
);
defparam CurrentWordCnt_2_0_0_.lut_mask=16'h3f30;
defparam CurrentWordCnt_2_0_0_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_1_ (
	.combout(CurrentWordCnt_2_0[1]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_0),
	.datac(Update_0),
	.datad(SyncDataOut_1)
);
defparam CurrentWordCnt_2_0_1_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_1_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_2_ (
	.combout(CurrentWordCnt_2_0[2]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_1),
	.datac(Update_0),
	.datad(SyncDataOut_2)
);
defparam CurrentWordCnt_2_0_2_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_2_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_3_ (
	.combout(CurrentWordCnt_2_0[3]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_2),
	.datac(Update_0),
	.datad(SyncDataOut_3)
);
defparam CurrentWordCnt_2_0_3_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_3_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_4_ (
	.combout(CurrentWordCnt_2_0[4]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_3),
	.datac(Update_0),
	.datad(SyncDataOut_4)
);
defparam CurrentWordCnt_2_0_4_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_4_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_5_ (
	.combout(CurrentWordCnt_2_0[5]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_4),
	.datac(Update_0),
	.datad(SyncDataOut_5)
);
defparam CurrentWordCnt_2_0_5_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_5_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_6_ (
	.combout(CurrentWordCnt_2_0[6]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_5),
	.datac(Update_0),
	.datad(SyncDataOut_6)
);
defparam CurrentWordCnt_2_0_6_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_6_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_7_ (
	.combout(CurrentWordCnt_2_0[7]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_6),
	.datac(Update_0),
	.datad(SyncDataOut_7)
);
defparam CurrentWordCnt_2_0_7_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_7_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_15_ (
	.combout(CurrentWordCnt_2_0[15]),
	.dataa(VCC),
	.datab(BwordOut_15),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_14)
);
defparam CurrentWordCnt_2_0_15_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_15_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_10_ (
	.combout(CurrentWordCnt_2_0[10]),
	.dataa(VCC),
	.datab(BwordOut_10),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_9)
);
defparam CurrentWordCnt_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_10_.sum_lutc_input="datac";
// @7:83
  cycloneii_lcell_comb CurrentWordCnt_2_sn_m2 (
	.combout(CurrentWordCnt_2_sn_m2_i),
	.dataa(VCC),
	.datab(ModeOut_0),
	.datac(EndOfDMA_I),
	.datad(Update_0)
);
defparam CurrentWordCnt_2_sn_m2.lut_mask=16'hffc0;
defparam CurrentWordCnt_2_sn_m2.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_11_ (
	.combout(CurrentWordCnt_2_0[11]),
	.dataa(VCC),
	.datab(BwordOut_11),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_10)
);
defparam CurrentWordCnt_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_11_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_8_ (
	.combout(CurrentWordCnt_2_0[8]),
	.dataa(VCC),
	.datab(BwordOut_8),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_7)
);
defparam CurrentWordCnt_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_8_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_9_ (
	.combout(CurrentWordCnt_2_0[9]),
	.dataa(VCC),
	.datab(BwordOut_9),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_8)
);
defparam CurrentWordCnt_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_9_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_12_ (
	.combout(CurrentWordCnt_2_0[12]),
	.dataa(VCC),
	.datab(BwordOut_12),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_11)
);
defparam CurrentWordCnt_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_12_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_14_ (
	.combout(CurrentWordCnt_2_0[14]),
	.dataa(VCC),
	.datab(BwordOut_14),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_13)
);
defparam CurrentWordCnt_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_14_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_13_ (
	.combout(CurrentWordCnt_2_0[13]),
	.dataa(VCC),
	.datab(BwordOut_13),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_12)
);
defparam CurrentWordCnt_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(ModeOut_0),
	.datab(EndOfDMA_I),
	.datac(Update_0),
	.datad(LoadCh0WrdCnt_0_a2_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hfff8;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
  assign  CurrentWordCnt_2_sn_m2_i_i = ~ CurrentWordCnt_2_sn_m2_i;
endmodule /* cword */

// VQM4.1+ 
module cword_1 (
  LoadCh1WrdCnt_0_a2_0,
  UpdateWrdCnt_12,
  UpdateWrdCnt_11,
  UpdateWrdCnt_7,
  UpdateWrdCnt_8,
  UpdateWrdCnt_10,
  UpdateWrdCnt_9,
  UpdateWrdCnt_13,
  UpdateWrdCnt_14,
  UpdateWrdCnt_6,
  UpdateWrdCnt_5,
  UpdateWrdCnt_4,
  UpdateWrdCnt_3,
  UpdateWrdCnt_2,
  UpdateWrdCnt_1,
  UpdateWrdCnt_0,
  Update_0,
  wordcount_q_0,
  ModeOut_0,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BwordOut_13,
  BwordOut_12,
  BwordOut_8,
  BwordOut_9,
  BwordOut_11,
  BwordOut_10,
  BwordOut_14,
  BwordOut_15,
  BwordOut_7,
  BwordOut_6,
  BwordOut_5,
  BwordOut_4,
  BwordOut_3,
  BwordOut_2,
  BwordOut_1,
  BwordOut_0,
  CurrentWordCnt_1_15,
  CurrentWordCnt_1_14,
  CurrentWordCnt_1_13,
  CurrentWordCnt_1_12,
  CurrentWordCnt_1_11,
  CurrentWordCnt_1_10,
  CurrentWordCnt_1_9,
  CurrentWordCnt_1_8,
  CurrentWordCnt_1_7,
  CurrentWordCnt_1_6,
  CurrentWordCnt_1_5,
  CurrentWordCnt_1_4,
  CurrentWordCnt_1_3,
  CurrentWordCnt_1_2,
  CurrentWordCnt_1_1,
  CurrentWordCnt_1_0,
  EndOfDMA_I,
  G_138,
  CurrentAddr_2_sn_m2_i,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input LoadCh1WrdCnt_0_a2_0 ;
input UpdateWrdCnt_12 ;
input UpdateWrdCnt_11 ;
input UpdateWrdCnt_7 ;
input UpdateWrdCnt_8 ;
input UpdateWrdCnt_10 ;
input UpdateWrdCnt_9 ;
input UpdateWrdCnt_13 ;
input UpdateWrdCnt_14 ;
input UpdateWrdCnt_6 ;
input UpdateWrdCnt_5 ;
input UpdateWrdCnt_4 ;
input UpdateWrdCnt_3 ;
input UpdateWrdCnt_2 ;
input UpdateWrdCnt_1 ;
input UpdateWrdCnt_0 ;
input Update_0 ;
input wordcount_q_0 ;
input ModeOut_0 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BwordOut_13 ;
input BwordOut_12 ;
input BwordOut_8 ;
input BwordOut_9 ;
input BwordOut_11 ;
input BwordOut_10 ;
input BwordOut_14 ;
input BwordOut_15 ;
input BwordOut_7 ;
input BwordOut_6 ;
input BwordOut_5 ;
input BwordOut_4 ;
input BwordOut_3 ;
input BwordOut_2 ;
input BwordOut_1 ;
input BwordOut_0 ;
output CurrentWordCnt_1_15 ;
output CurrentWordCnt_1_14 ;
output CurrentWordCnt_1_13 ;
output CurrentWordCnt_1_12 ;
output CurrentWordCnt_1_11 ;
output CurrentWordCnt_1_10 ;
output CurrentWordCnt_1_9 ;
output CurrentWordCnt_1_8 ;
output CurrentWordCnt_1_7 ;
output CurrentWordCnt_1_6 ;
output CurrentWordCnt_1_5 ;
output CurrentWordCnt_1_4 ;
output CurrentWordCnt_1_3 ;
output CurrentWordCnt_1_2 ;
output CurrentWordCnt_1_1 ;
output CurrentWordCnt_1_0 ;
input EndOfDMA_I ;
input G_138 ;
input CurrentAddr_2_sn_m2_i ;
output un2_autoinit ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh1WrdCnt_0_a2_0 ;
wire UpdateWrdCnt_12 ;
wire UpdateWrdCnt_11 ;
wire UpdateWrdCnt_7 ;
wire UpdateWrdCnt_8 ;
wire UpdateWrdCnt_10 ;
wire UpdateWrdCnt_9 ;
wire UpdateWrdCnt_13 ;
wire UpdateWrdCnt_14 ;
wire UpdateWrdCnt_6 ;
wire UpdateWrdCnt_5 ;
wire UpdateWrdCnt_4 ;
wire UpdateWrdCnt_3 ;
wire UpdateWrdCnt_2 ;
wire UpdateWrdCnt_1 ;
wire UpdateWrdCnt_0 ;
wire Update_0 ;
wire wordcount_q_0 ;
wire ModeOut_0 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BwordOut_13 ;
wire BwordOut_12 ;
wire BwordOut_8 ;
wire BwordOut_9 ;
wire BwordOut_11 ;
wire BwordOut_10 ;
wire BwordOut_14 ;
wire BwordOut_15 ;
wire BwordOut_7 ;
wire BwordOut_6 ;
wire BwordOut_5 ;
wire BwordOut_4 ;
wire BwordOut_3 ;
wire BwordOut_2 ;
wire BwordOut_1 ;
wire BwordOut_0 ;
wire CurrentWordCnt_1_15 ;
wire CurrentWordCnt_1_14 ;
wire CurrentWordCnt_1_13 ;
wire CurrentWordCnt_1_12 ;
wire CurrentWordCnt_1_11 ;
wire CurrentWordCnt_1_10 ;
wire CurrentWordCnt_1_9 ;
wire CurrentWordCnt_1_8 ;
wire CurrentWordCnt_1_7 ;
wire CurrentWordCnt_1_6 ;
wire CurrentWordCnt_1_5 ;
wire CurrentWordCnt_1_4 ;
wire CurrentWordCnt_1_3 ;
wire CurrentWordCnt_1_2 ;
wire CurrentWordCnt_1_1 ;
wire CurrentWordCnt_1_0 ;
wire EndOfDMA_I ;
wire G_138 ;
wire CurrentAddr_2_sn_m2_i ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentWordCnt_2_0;
wire g0_i_o4 ;
wire GND ;
wire VCC ;
wire CurrentAddr_2_sn_m2_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_0__Z (
	.regout(CurrentWordCnt_1_0),
	.datain(CurrentWordCnt_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_0),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_1__Z (
	.regout(CurrentWordCnt_1_1),
	.datain(CurrentWordCnt_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_1),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_2__Z (
	.regout(CurrentWordCnt_1_2),
	.datain(CurrentWordCnt_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_2),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_3__Z (
	.regout(CurrentWordCnt_1_3),
	.datain(CurrentWordCnt_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_3),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_4__Z (
	.regout(CurrentWordCnt_1_4),
	.datain(CurrentWordCnt_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_4),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_5__Z (
	.regout(CurrentWordCnt_1_5),
	.datain(CurrentWordCnt_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_5),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_6__Z (
	.regout(CurrentWordCnt_1_6),
	.datain(CurrentWordCnt_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_6),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_7__Z (
	.regout(CurrentWordCnt_1_7),
	.datain(CurrentWordCnt_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_7),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_8__Z (
	.regout(CurrentWordCnt_1_8),
	.datain(CurrentWordCnt_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_0),
	.ena(G_138)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_9__Z (
	.regout(CurrentWordCnt_1_9),
	.datain(CurrentWordCnt_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_1),
	.ena(G_138)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_10__Z (
	.regout(CurrentWordCnt_1_10),
	.datain(CurrentWordCnt_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_2),
	.ena(G_138)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_11__Z (
	.regout(CurrentWordCnt_1_11),
	.datain(CurrentWordCnt_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_3),
	.ena(G_138)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_12__Z (
	.regout(CurrentWordCnt_1_12),
	.datain(CurrentWordCnt_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_4),
	.ena(G_138)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_13__Z (
	.regout(CurrentWordCnt_1_13),
	.datain(CurrentWordCnt_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_5),
	.ena(G_138)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_14__Z (
	.regout(CurrentWordCnt_1_14),
	.datain(CurrentWordCnt_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_6),
	.ena(G_138)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_15__Z (
	.regout(CurrentWordCnt_1_15),
	.datain(CurrentWordCnt_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_7),
	.ena(G_138)
);
// @10:73
  cycloneii_lcell_comb writecnt_un2_autoinit (
	.combout(un2_autoinit),
	.dataa(VCC),
	.datab(VCC),
	.datac(ModeOut_0),
	.datad(EndOfDMA_I)
);
defparam writecnt_un2_autoinit.lut_mask=16'hf000;
defparam writecnt_un2_autoinit.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_0_ (
	.combout(CurrentWordCnt_2_0[0]),
	.dataa(VCC),
	.datab(wordcount_q_0),
	.datac(Update_0),
	.datad(SyncDataOut_0)
);
defparam CurrentWordCnt_2_0_0_.lut_mask=16'h3f30;
defparam CurrentWordCnt_2_0_0_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_1_ (
	.combout(CurrentWordCnt_2_0[1]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_0),
	.datac(Update_0),
	.datad(SyncDataOut_1)
);
defparam CurrentWordCnt_2_0_1_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_1_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_2_ (
	.combout(CurrentWordCnt_2_0[2]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_1),
	.datac(Update_0),
	.datad(SyncDataOut_2)
);
defparam CurrentWordCnt_2_0_2_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_2_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_3_ (
	.combout(CurrentWordCnt_2_0[3]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_2),
	.datac(Update_0),
	.datad(SyncDataOut_3)
);
defparam CurrentWordCnt_2_0_3_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_3_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_4_ (
	.combout(CurrentWordCnt_2_0[4]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_3),
	.datac(Update_0),
	.datad(SyncDataOut_4)
);
defparam CurrentWordCnt_2_0_4_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_4_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_5_ (
	.combout(CurrentWordCnt_2_0[5]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_4),
	.datac(Update_0),
	.datad(SyncDataOut_5)
);
defparam CurrentWordCnt_2_0_5_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_5_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_6_ (
	.combout(CurrentWordCnt_2_0[6]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_5),
	.datac(Update_0),
	.datad(SyncDataOut_6)
);
defparam CurrentWordCnt_2_0_6_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_6_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_7_ (
	.combout(CurrentWordCnt_2_0[7]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_6),
	.datac(Update_0),
	.datad(SyncDataOut_7)
);
defparam CurrentWordCnt_2_0_7_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_7_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_15_ (
	.combout(CurrentWordCnt_2_0[15]),
	.dataa(VCC),
	.datab(BwordOut_15),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_14)
);
defparam CurrentWordCnt_2_0_15_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_15_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_14_ (
	.combout(CurrentWordCnt_2_0[14]),
	.dataa(VCC),
	.datab(BwordOut_14),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_13)
);
defparam CurrentWordCnt_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_14_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_10_ (
	.combout(CurrentWordCnt_2_0[10]),
	.dataa(VCC),
	.datab(BwordOut_10),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_9)
);
defparam CurrentWordCnt_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_10_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_11_ (
	.combout(CurrentWordCnt_2_0[11]),
	.dataa(VCC),
	.datab(BwordOut_11),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_10)
);
defparam CurrentWordCnt_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_11_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_9_ (
	.combout(CurrentWordCnt_2_0[9]),
	.dataa(VCC),
	.datab(BwordOut_9),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_8)
);
defparam CurrentWordCnt_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_9_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_8_ (
	.combout(CurrentWordCnt_2_0[8]),
	.dataa(VCC),
	.datab(BwordOut_8),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_7)
);
defparam CurrentWordCnt_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_8_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_12_ (
	.combout(CurrentWordCnt_2_0[12]),
	.dataa(VCC),
	.datab(BwordOut_12),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_11)
);
defparam CurrentWordCnt_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_12_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_13_ (
	.combout(CurrentWordCnt_2_0[13]),
	.dataa(VCC),
	.datab(BwordOut_13),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_12)
);
defparam CurrentWordCnt_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(ModeOut_0),
	.datab(EndOfDMA_I),
	.datac(Update_0),
	.datad(LoadCh1WrdCnt_0_a2_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hfff8;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
  assign  CurrentAddr_2_sn_m2_i_i = ~ CurrentAddr_2_sn_m2_i;
endmodule /* cword_1 */

// VQM4.1+ 
module cword_2 (
  LoadCh2WrdCnt_0_a2_0,
  wordcount_q_0,
  Update_0,
  UpdateWrdCnt_12,
  UpdateWrdCnt_11,
  UpdateWrdCnt_7,
  UpdateWrdCnt_8,
  UpdateWrdCnt_10,
  UpdateWrdCnt_9,
  UpdateWrdCnt_13,
  UpdateWrdCnt_14,
  UpdateWrdCnt_4,
  UpdateWrdCnt_3,
  UpdateWrdCnt_2,
  UpdateWrdCnt_1,
  UpdateWrdCnt_0,
  UpdateWrdCnt_5,
  UpdateWrdCnt_6,
  ModeOut_0,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BwordOut_13,
  BwordOut_12,
  BwordOut_8,
  BwordOut_9,
  BwordOut_11,
  BwordOut_10,
  BwordOut_14,
  BwordOut_15,
  BwordOut_7,
  BwordOut_6,
  BwordOut_5,
  BwordOut_4,
  BwordOut_3,
  BwordOut_2,
  BwordOut_1,
  BwordOut_0,
  CurrentWordCnt_1_15,
  CurrentWordCnt_1_14,
  CurrentWordCnt_1_13,
  CurrentWordCnt_1_12,
  CurrentWordCnt_1_11,
  CurrentWordCnt_1_10,
  CurrentWordCnt_1_9,
  CurrentWordCnt_1_8,
  CurrentWordCnt_1_7,
  CurrentWordCnt_1_6,
  CurrentWordCnt_1_5,
  CurrentWordCnt_1_4,
  CurrentWordCnt_1_3,
  CurrentWordCnt_1_2,
  CurrentWordCnt_1_1,
  CurrentWordCnt_1_0,
  EndOfDMA_I,
  G_154,
  CurrentAddr_2_sn_m2_i,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input LoadCh2WrdCnt_0_a2_0 ;
input wordcount_q_0 ;
input Update_0 ;
input UpdateWrdCnt_12 ;
input UpdateWrdCnt_11 ;
input UpdateWrdCnt_7 ;
input UpdateWrdCnt_8 ;
input UpdateWrdCnt_10 ;
input UpdateWrdCnt_9 ;
input UpdateWrdCnt_13 ;
input UpdateWrdCnt_14 ;
input UpdateWrdCnt_4 ;
input UpdateWrdCnt_3 ;
input UpdateWrdCnt_2 ;
input UpdateWrdCnt_1 ;
input UpdateWrdCnt_0 ;
input UpdateWrdCnt_5 ;
input UpdateWrdCnt_6 ;
input ModeOut_0 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BwordOut_13 ;
input BwordOut_12 ;
input BwordOut_8 ;
input BwordOut_9 ;
input BwordOut_11 ;
input BwordOut_10 ;
input BwordOut_14 ;
input BwordOut_15 ;
input BwordOut_7 ;
input BwordOut_6 ;
input BwordOut_5 ;
input BwordOut_4 ;
input BwordOut_3 ;
input BwordOut_2 ;
input BwordOut_1 ;
input BwordOut_0 ;
output CurrentWordCnt_1_15 ;
output CurrentWordCnt_1_14 ;
output CurrentWordCnt_1_13 ;
output CurrentWordCnt_1_12 ;
output CurrentWordCnt_1_11 ;
output CurrentWordCnt_1_10 ;
output CurrentWordCnt_1_9 ;
output CurrentWordCnt_1_8 ;
output CurrentWordCnt_1_7 ;
output CurrentWordCnt_1_6 ;
output CurrentWordCnt_1_5 ;
output CurrentWordCnt_1_4 ;
output CurrentWordCnt_1_3 ;
output CurrentWordCnt_1_2 ;
output CurrentWordCnt_1_1 ;
output CurrentWordCnt_1_0 ;
input EndOfDMA_I ;
input G_154 ;
input CurrentAddr_2_sn_m2_i ;
output un2_autoinit ;
input RESET_c ;
input CLK_c_i ;
wire LoadCh2WrdCnt_0_a2_0 ;
wire wordcount_q_0 ;
wire Update_0 ;
wire UpdateWrdCnt_12 ;
wire UpdateWrdCnt_11 ;
wire UpdateWrdCnt_7 ;
wire UpdateWrdCnt_8 ;
wire UpdateWrdCnt_10 ;
wire UpdateWrdCnt_9 ;
wire UpdateWrdCnt_13 ;
wire UpdateWrdCnt_14 ;
wire UpdateWrdCnt_4 ;
wire UpdateWrdCnt_3 ;
wire UpdateWrdCnt_2 ;
wire UpdateWrdCnt_1 ;
wire UpdateWrdCnt_0 ;
wire UpdateWrdCnt_5 ;
wire UpdateWrdCnt_6 ;
wire ModeOut_0 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BwordOut_13 ;
wire BwordOut_12 ;
wire BwordOut_8 ;
wire BwordOut_9 ;
wire BwordOut_11 ;
wire BwordOut_10 ;
wire BwordOut_14 ;
wire BwordOut_15 ;
wire BwordOut_7 ;
wire BwordOut_6 ;
wire BwordOut_5 ;
wire BwordOut_4 ;
wire BwordOut_3 ;
wire BwordOut_2 ;
wire BwordOut_1 ;
wire BwordOut_0 ;
wire CurrentWordCnt_1_15 ;
wire CurrentWordCnt_1_14 ;
wire CurrentWordCnt_1_13 ;
wire CurrentWordCnt_1_12 ;
wire CurrentWordCnt_1_11 ;
wire CurrentWordCnt_1_10 ;
wire CurrentWordCnt_1_9 ;
wire CurrentWordCnt_1_8 ;
wire CurrentWordCnt_1_7 ;
wire CurrentWordCnt_1_6 ;
wire CurrentWordCnt_1_5 ;
wire CurrentWordCnt_1_4 ;
wire CurrentWordCnt_1_3 ;
wire CurrentWordCnt_1_2 ;
wire CurrentWordCnt_1_1 ;
wire CurrentWordCnt_1_0 ;
wire EndOfDMA_I ;
wire G_154 ;
wire CurrentAddr_2_sn_m2_i ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentWordCnt_2_0;
wire g0_i_o4 ;
wire GND ;
wire VCC ;
wire CurrentAddr_2_sn_m2_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_0__Z (
	.regout(CurrentWordCnt_1_0),
	.datain(CurrentWordCnt_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_0),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_1__Z (
	.regout(CurrentWordCnt_1_1),
	.datain(CurrentWordCnt_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_1),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_2__Z (
	.regout(CurrentWordCnt_1_2),
	.datain(CurrentWordCnt_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_2),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_3__Z (
	.regout(CurrentWordCnt_1_3),
	.datain(CurrentWordCnt_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_3),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_4__Z (
	.regout(CurrentWordCnt_1_4),
	.datain(CurrentWordCnt_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_4),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_5__Z (
	.regout(CurrentWordCnt_1_5),
	.datain(CurrentWordCnt_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_5),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_6__Z (
	.regout(CurrentWordCnt_1_6),
	.datain(CurrentWordCnt_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_6),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_7__Z (
	.regout(CurrentWordCnt_1_7),
	.datain(CurrentWordCnt_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_7),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_8__Z (
	.regout(CurrentWordCnt_1_8),
	.datain(CurrentWordCnt_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_0),
	.ena(G_154)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_9__Z (
	.regout(CurrentWordCnt_1_9),
	.datain(CurrentWordCnt_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_1),
	.ena(G_154)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_10__Z (
	.regout(CurrentWordCnt_1_10),
	.datain(CurrentWordCnt_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_2),
	.ena(G_154)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_11__Z (
	.regout(CurrentWordCnt_1_11),
	.datain(CurrentWordCnt_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_3),
	.ena(G_154)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_12__Z (
	.regout(CurrentWordCnt_1_12),
	.datain(CurrentWordCnt_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_4),
	.ena(G_154)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_13__Z (
	.regout(CurrentWordCnt_1_13),
	.datain(CurrentWordCnt_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_5),
	.ena(G_154)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_14__Z (
	.regout(CurrentWordCnt_1_14),
	.datain(CurrentWordCnt_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_6),
	.ena(G_154)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_15__Z (
	.regout(CurrentWordCnt_1_15),
	.datain(CurrentWordCnt_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_7),
	.ena(G_154)
);
// @10:73
  cycloneii_lcell_comb writecnt_un2_autoinit (
	.combout(un2_autoinit),
	.dataa(VCC),
	.datab(VCC),
	.datac(ModeOut_0),
	.datad(EndOfDMA_I)
);
defparam writecnt_un2_autoinit.lut_mask=16'hf000;
defparam writecnt_un2_autoinit.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_7_ (
	.combout(CurrentWordCnt_2_0[7]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_6),
	.datac(Update_0),
	.datad(SyncDataOut_7)
);
defparam CurrentWordCnt_2_0_7_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_7_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_6_ (
	.combout(CurrentWordCnt_2_0[6]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_5),
	.datac(Update_0),
	.datad(SyncDataOut_6)
);
defparam CurrentWordCnt_2_0_6_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_6_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_0_ (
	.combout(CurrentWordCnt_2_0[0]),
	.dataa(VCC),
	.datab(wordcount_q_0),
	.datac(Update_0),
	.datad(SyncDataOut_0)
);
defparam CurrentWordCnt_2_0_0_.lut_mask=16'h3f30;
defparam CurrentWordCnt_2_0_0_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_1_ (
	.combout(CurrentWordCnt_2_0[1]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_0),
	.datac(Update_0),
	.datad(SyncDataOut_1)
);
defparam CurrentWordCnt_2_0_1_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_1_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_2_ (
	.combout(CurrentWordCnt_2_0[2]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_1),
	.datac(Update_0),
	.datad(SyncDataOut_2)
);
defparam CurrentWordCnt_2_0_2_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_2_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_3_ (
	.combout(CurrentWordCnt_2_0[3]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_2),
	.datac(Update_0),
	.datad(SyncDataOut_3)
);
defparam CurrentWordCnt_2_0_3_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_3_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_4_ (
	.combout(CurrentWordCnt_2_0[4]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_3),
	.datac(Update_0),
	.datad(SyncDataOut_4)
);
defparam CurrentWordCnt_2_0_4_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_4_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_5_ (
	.combout(CurrentWordCnt_2_0[5]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_4),
	.datac(Update_0),
	.datad(SyncDataOut_5)
);
defparam CurrentWordCnt_2_0_5_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_5_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_15_ (
	.combout(CurrentWordCnt_2_0[15]),
	.dataa(VCC),
	.datab(BwordOut_15),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_14)
);
defparam CurrentWordCnt_2_0_15_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_15_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_14_ (
	.combout(CurrentWordCnt_2_0[14]),
	.dataa(VCC),
	.datab(BwordOut_14),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_13)
);
defparam CurrentWordCnt_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_14_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_10_ (
	.combout(CurrentWordCnt_2_0[10]),
	.dataa(VCC),
	.datab(BwordOut_10),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_9)
);
defparam CurrentWordCnt_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_10_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_11_ (
	.combout(CurrentWordCnt_2_0[11]),
	.dataa(VCC),
	.datab(BwordOut_11),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_10)
);
defparam CurrentWordCnt_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_11_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_9_ (
	.combout(CurrentWordCnt_2_0[9]),
	.dataa(VCC),
	.datab(BwordOut_9),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_8)
);
defparam CurrentWordCnt_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_9_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_8_ (
	.combout(CurrentWordCnt_2_0[8]),
	.dataa(VCC),
	.datab(BwordOut_8),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_7)
);
defparam CurrentWordCnt_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_8_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_12_ (
	.combout(CurrentWordCnt_2_0[12]),
	.dataa(VCC),
	.datab(BwordOut_12),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_11)
);
defparam CurrentWordCnt_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_12_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_13_ (
	.combout(CurrentWordCnt_2_0[13]),
	.dataa(VCC),
	.datab(BwordOut_13),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_12)
);
defparam CurrentWordCnt_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(ModeOut_0),
	.datab(EndOfDMA_I),
	.datac(Update_0),
	.datad(LoadCh2WrdCnt_0_a2_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hfff8;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
  assign  CurrentAddr_2_sn_m2_i_i = ~ CurrentAddr_2_sn_m2_i;
endmodule /* cword_2 */

// VQM4.1+ 
module cword_3 (
  LoadCh3WrdCnt_0_a2_0,
  wordcount_q_0,
  Update_0,
  UpdateWrdCnt_12,
  UpdateWrdCnt_11,
  UpdateWrdCnt_7,
  UpdateWrdCnt_8,
  UpdateWrdCnt_10,
  UpdateWrdCnt_9,
  UpdateWrdCnt_13,
  UpdateWrdCnt_14,
  UpdateWrdCnt_0,
  UpdateWrdCnt_1,
  UpdateWrdCnt_2,
  UpdateWrdCnt_3,
  UpdateWrdCnt_4,
  UpdateWrdCnt_5,
  UpdateWrdCnt_6,
  ModeOut_0,
  SyncDataOut_7,
  SyncDataOut_6,
  SyncDataOut_5,
  SyncDataOut_4,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_1,
  SyncDataOut_0,
  BwordOut_13,
  BwordOut_12,
  BwordOut_8,
  BwordOut_9,
  BwordOut_11,
  BwordOut_10,
  BwordOut_14,
  BwordOut_15,
  BwordOut_7,
  BwordOut_6,
  BwordOut_5,
  BwordOut_4,
  BwordOut_3,
  BwordOut_2,
  BwordOut_1,
  BwordOut_0,
  CurrentWordCnt_1_15,
  CurrentWordCnt_1_14,
  CurrentWordCnt_1_13,
  CurrentWordCnt_1_12,
  CurrentWordCnt_1_11,
  CurrentWordCnt_1_10,
  CurrentWordCnt_1_9,
  CurrentWordCnt_1_8,
  CurrentWordCnt_1_7,
  CurrentWordCnt_1_6,
  CurrentWordCnt_1_5,
  CurrentWordCnt_1_4,
  CurrentWordCnt_1_3,
  CurrentWordCnt_1_2,
  CurrentWordCnt_1_1,
  CurrentWordCnt_1_0,
  CLK_c,
  EndOfDMA_I,
  G_170,
  CurrentAddr_2_sn_m2_i,
  un2_autoinit,
  RESET_c,
  CLK_c_i
)
;
input LoadCh3WrdCnt_0_a2_0 ;
input wordcount_q_0 ;
input Update_0 ;
input UpdateWrdCnt_12 ;
input UpdateWrdCnt_11 ;
input UpdateWrdCnt_7 ;
input UpdateWrdCnt_8 ;
input UpdateWrdCnt_10 ;
input UpdateWrdCnt_9 ;
input UpdateWrdCnt_13 ;
input UpdateWrdCnt_14 ;
input UpdateWrdCnt_0 ;
input UpdateWrdCnt_1 ;
input UpdateWrdCnt_2 ;
input UpdateWrdCnt_3 ;
input UpdateWrdCnt_4 ;
input UpdateWrdCnt_5 ;
input UpdateWrdCnt_6 ;
input ModeOut_0 ;
input SyncDataOut_7 ;
input SyncDataOut_6 ;
input SyncDataOut_5 ;
input SyncDataOut_4 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_1 ;
input SyncDataOut_0 ;
input BwordOut_13 ;
input BwordOut_12 ;
input BwordOut_8 ;
input BwordOut_9 ;
input BwordOut_11 ;
input BwordOut_10 ;
input BwordOut_14 ;
input BwordOut_15 ;
input BwordOut_7 ;
input BwordOut_6 ;
input BwordOut_5 ;
input BwordOut_4 ;
input BwordOut_3 ;
input BwordOut_2 ;
input BwordOut_1 ;
input BwordOut_0 ;
output CurrentWordCnt_1_15 ;
output CurrentWordCnt_1_14 ;
output CurrentWordCnt_1_13 ;
output CurrentWordCnt_1_12 ;
output CurrentWordCnt_1_11 ;
output CurrentWordCnt_1_10 ;
output CurrentWordCnt_1_9 ;
output CurrentWordCnt_1_8 ;
output CurrentWordCnt_1_7 ;
output CurrentWordCnt_1_6 ;
output CurrentWordCnt_1_5 ;
output CurrentWordCnt_1_4 ;
output CurrentWordCnt_1_3 ;
output CurrentWordCnt_1_2 ;
output CurrentWordCnt_1_1 ;
output CurrentWordCnt_1_0 ;
input CLK_c ;
input EndOfDMA_I ;
input G_170 ;
input CurrentAddr_2_sn_m2_i ;
output un2_autoinit ;
input RESET_c ;
output CLK_c_i ;
wire LoadCh3WrdCnt_0_a2_0 ;
wire wordcount_q_0 ;
wire Update_0 ;
wire UpdateWrdCnt_12 ;
wire UpdateWrdCnt_11 ;
wire UpdateWrdCnt_7 ;
wire UpdateWrdCnt_8 ;
wire UpdateWrdCnt_10 ;
wire UpdateWrdCnt_9 ;
wire UpdateWrdCnt_13 ;
wire UpdateWrdCnt_14 ;
wire UpdateWrdCnt_0 ;
wire UpdateWrdCnt_1 ;
wire UpdateWrdCnt_2 ;
wire UpdateWrdCnt_3 ;
wire UpdateWrdCnt_4 ;
wire UpdateWrdCnt_5 ;
wire UpdateWrdCnt_6 ;
wire ModeOut_0 ;
wire SyncDataOut_7 ;
wire SyncDataOut_6 ;
wire SyncDataOut_5 ;
wire SyncDataOut_4 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_1 ;
wire SyncDataOut_0 ;
wire BwordOut_13 ;
wire BwordOut_12 ;
wire BwordOut_8 ;
wire BwordOut_9 ;
wire BwordOut_11 ;
wire BwordOut_10 ;
wire BwordOut_14 ;
wire BwordOut_15 ;
wire BwordOut_7 ;
wire BwordOut_6 ;
wire BwordOut_5 ;
wire BwordOut_4 ;
wire BwordOut_3 ;
wire BwordOut_2 ;
wire BwordOut_1 ;
wire BwordOut_0 ;
wire CurrentWordCnt_1_15 ;
wire CurrentWordCnt_1_14 ;
wire CurrentWordCnt_1_13 ;
wire CurrentWordCnt_1_12 ;
wire CurrentWordCnt_1_11 ;
wire CurrentWordCnt_1_10 ;
wire CurrentWordCnt_1_9 ;
wire CurrentWordCnt_1_8 ;
wire CurrentWordCnt_1_7 ;
wire CurrentWordCnt_1_6 ;
wire CurrentWordCnt_1_5 ;
wire CurrentWordCnt_1_4 ;
wire CurrentWordCnt_1_3 ;
wire CurrentWordCnt_1_2 ;
wire CurrentWordCnt_1_1 ;
wire CurrentWordCnt_1_0 ;
wire CLK_c ;
wire EndOfDMA_I ;
wire G_170 ;
wire CurrentAddr_2_sn_m2_i ;
wire un2_autoinit ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] CurrentWordCnt_2_0;
wire g0_i_o4 ;
wire GND ;
wire VCC ;
wire CurrentAddr_2_sn_m2_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_0__Z (
	.regout(CurrentWordCnt_1_0),
	.datain(CurrentWordCnt_2_0[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_0),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_1__Z (
	.regout(CurrentWordCnt_1_1),
	.datain(CurrentWordCnt_2_0[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_1),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_2__Z (
	.regout(CurrentWordCnt_1_2),
	.datain(CurrentWordCnt_2_0[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_2),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_3__Z (
	.regout(CurrentWordCnt_1_3),
	.datain(CurrentWordCnt_2_0[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_3),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_4__Z (
	.regout(CurrentWordCnt_1_4),
	.datain(CurrentWordCnt_2_0[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_4),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_5__Z (
	.regout(CurrentWordCnt_1_5),
	.datain(CurrentWordCnt_2_0[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_5),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_6__Z (
	.regout(CurrentWordCnt_1_6),
	.datain(CurrentWordCnt_2_0[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_6),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_7__Z (
	.regout(CurrentWordCnt_1_7),
	.datain(CurrentWordCnt_2_0[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(un2_autoinit),
	.sdata(BwordOut_7),
	.ena(g0_i_o4)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_8__Z (
	.regout(CurrentWordCnt_1_8),
	.datain(CurrentWordCnt_2_0[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_0),
	.ena(G_170)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_9__Z (
	.regout(CurrentWordCnt_1_9),
	.datain(CurrentWordCnt_2_0[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_1),
	.ena(G_170)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_10__Z (
	.regout(CurrentWordCnt_1_10),
	.datain(CurrentWordCnt_2_0[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_2),
	.ena(G_170)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_11__Z (
	.regout(CurrentWordCnt_1_11),
	.datain(CurrentWordCnt_2_0[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_3),
	.ena(G_170)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_12__Z (
	.regout(CurrentWordCnt_1_12),
	.datain(CurrentWordCnt_2_0[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_4),
	.ena(G_170)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_13__Z (
	.regout(CurrentWordCnt_1_13),
	.datain(CurrentWordCnt_2_0[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_5),
	.ena(G_170)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_14__Z (
	.regout(CurrentWordCnt_1_14),
	.datain(CurrentWordCnt_2_0[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_6),
	.ena(G_170)
);
// @10:110
  cycloneii_lcell_ff CurrentWordCnt_1_15__Z (
	.regout(CurrentWordCnt_1_15),
	.datain(CurrentWordCnt_2_0[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(CurrentAddr_2_sn_m2_i_i),
	.sdata(SyncDataOut_7),
	.ena(G_170)
);
// @10:73
  cycloneii_lcell_comb writecnt_un2_autoinit (
	.combout(un2_autoinit),
	.dataa(VCC),
	.datab(VCC),
	.datac(ModeOut_0),
	.datad(EndOfDMA_I)
);
defparam writecnt_un2_autoinit.lut_mask=16'hf000;
defparam writecnt_un2_autoinit.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_7_ (
	.combout(CurrentWordCnt_2_0[7]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_6),
	.datac(Update_0),
	.datad(SyncDataOut_7)
);
defparam CurrentWordCnt_2_0_7_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_7_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_6_ (
	.combout(CurrentWordCnt_2_0[6]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_5),
	.datac(Update_0),
	.datad(SyncDataOut_6)
);
defparam CurrentWordCnt_2_0_6_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_6_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_5_ (
	.combout(CurrentWordCnt_2_0[5]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_4),
	.datac(Update_0),
	.datad(SyncDataOut_5)
);
defparam CurrentWordCnt_2_0_5_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_5_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_4_ (
	.combout(CurrentWordCnt_2_0[4]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_3),
	.datac(Update_0),
	.datad(SyncDataOut_4)
);
defparam CurrentWordCnt_2_0_4_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_4_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_3_ (
	.combout(CurrentWordCnt_2_0[3]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_2),
	.datac(Update_0),
	.datad(SyncDataOut_3)
);
defparam CurrentWordCnt_2_0_3_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_3_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_2_ (
	.combout(CurrentWordCnt_2_0[2]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_1),
	.datac(Update_0),
	.datad(SyncDataOut_2)
);
defparam CurrentWordCnt_2_0_2_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_2_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_1_ (
	.combout(CurrentWordCnt_2_0[1]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_0),
	.datac(Update_0),
	.datad(SyncDataOut_1)
);
defparam CurrentWordCnt_2_0_1_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_1_.sum_lutc_input="datac";
// @10:83
  cycloneii_lcell_comb CurrentWordCnt_2_0_0_ (
	.combout(CurrentWordCnt_2_0[0]),
	.dataa(VCC),
	.datab(wordcount_q_0),
	.datac(Update_0),
	.datad(SyncDataOut_0)
);
defparam CurrentWordCnt_2_0_0_.lut_mask=16'h3f30;
defparam CurrentWordCnt_2_0_0_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_15_ (
	.combout(CurrentWordCnt_2_0[15]),
	.dataa(VCC),
	.datab(BwordOut_15),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_14)
);
defparam CurrentWordCnt_2_0_15_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_15_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_14_ (
	.combout(CurrentWordCnt_2_0[14]),
	.dataa(VCC),
	.datab(BwordOut_14),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_13)
);
defparam CurrentWordCnt_2_0_14_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_14_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_10_ (
	.combout(CurrentWordCnt_2_0[10]),
	.dataa(VCC),
	.datab(BwordOut_10),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_9)
);
defparam CurrentWordCnt_2_0_10_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_10_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_11_ (
	.combout(CurrentWordCnt_2_0[11]),
	.dataa(VCC),
	.datab(BwordOut_11),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_10)
);
defparam CurrentWordCnt_2_0_11_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_11_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_9_ (
	.combout(CurrentWordCnt_2_0[9]),
	.dataa(VCC),
	.datab(BwordOut_9),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_8)
);
defparam CurrentWordCnt_2_0_9_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_9_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_8_ (
	.combout(CurrentWordCnt_2_0[8]),
	.dataa(VCC),
	.datab(BwordOut_8),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_7)
);
defparam CurrentWordCnt_2_0_8_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_8_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_12_ (
	.combout(CurrentWordCnt_2_0[12]),
	.dataa(VCC),
	.datab(BwordOut_12),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_11)
);
defparam CurrentWordCnt_2_0_12_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_12_.sum_lutc_input="datac";
// @10:102
  cycloneii_lcell_comb CurrentWordCnt_2_0_13_ (
	.combout(CurrentWordCnt_2_0[13]),
	.dataa(VCC),
	.datab(BwordOut_13),
	.datac(un2_autoinit),
	.datad(UpdateWrdCnt_12)
);
defparam CurrentWordCnt_2_0_13_.lut_mask=16'hcfc0;
defparam CurrentWordCnt_2_0_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(ModeOut_0),
	.datab(EndOfDMA_I),
	.datac(Update_0),
	.datad(LoadCh3WrdCnt_0_a2_0)
);
defparam g0_i_o4_cZ.lut_mask=16'hfff8;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
  assign  CLK_c_i = ~ CLK_c;
  assign  CurrentAddr_2_sn_m2_i_i = ~ CurrentAddr_2_sn_m2_i;
endmodule /* cword_3 */

// VQM4.1+ 
module tempadd (
  CmdOut_0,
  CurrentAddr_1_2_15,
  CurrentAddr_1_2_6,
  CurrentAddr_1_2_14,
  CurrentAddr_1_2_5,
  CurrentAddr_1_2_13,
  CurrentAddr_1_2_1,
  CurrentAddr_1_2_9,
  CurrentAddr_1_2_0,
  CurrentAddr_1_2_8,
  CurrentAddr_1_2_3,
  CurrentAddr_1_2_11,
  CurrentAddr_1_2_2,
  CurrentAddr_1_2_10,
  CurrentAddr_1_2_12,
  CurrentAddr_1_2_4,
  CurrentAddr_1_2_7,
  CurrentAddr_1_1_15,
  CurrentAddr_1_1_6,
  CurrentAddr_1_1_14,
  CurrentAddr_1_1_5,
  CurrentAddr_1_1_13,
  CurrentAddr_1_1_1,
  CurrentAddr_1_1_9,
  CurrentAddr_1_1_0,
  CurrentAddr_1_1_8,
  CurrentAddr_1_1_3,
  CurrentAddr_1_1_11,
  CurrentAddr_1_1_2,
  CurrentAddr_1_1_10,
  CurrentAddr_1_1_12,
  CurrentAddr_1_1_4,
  CurrentAddr_1_1_7,
  Update_3,
  Update_2,
  Update_0,
  Update_1,
  CurrentAddr_1_0_15,
  CurrentAddr_1_0_6,
  CurrentAddr_1_0_14,
  CurrentAddr_1_0_5,
  CurrentAddr_1_0_13,
  CurrentAddr_1_0_1,
  CurrentAddr_1_0_9,
  CurrentAddr_1_0_0,
  CurrentAddr_1_0_8,
  CurrentAddr_1_0_3,
  CurrentAddr_1_0_11,
  CurrentAddr_1_0_2,
  CurrentAddr_1_0_10,
  CurrentAddr_1_0_12,
  CurrentAddr_1_0_4,
  CurrentAddr_1_0_7,
  CurrentAddr_1_15,
  CurrentAddr_1_6,
  CurrentAddr_1_14,
  CurrentAddr_1_5,
  CurrentAddr_1_13,
  CurrentAddr_1_1,
  CurrentAddr_1_9,
  CurrentAddr_1_0,
  CurrentAddr_1_8,
  CurrentAddr_1_3,
  CurrentAddr_1_11,
  CurrentAddr_1_2,
  CurrentAddr_1_10,
  CurrentAddr_1_12,
  CurrentAddr_1_4,
  CurrentAddr_1_7,
  ModeOut_2_0,
  ModeOut_1_0,
  Channel_1_0,
  Channel_1_1,
  ModeOut_0_0,
  ModeOut_0,
  updateaddr_x_0,
  updateaddr_x_1,
  updateaddr_x_2,
  updateaddr_x_3,
  updateaddr_x_4,
  updateaddr_x_5,
  updateaddr_x_6,
  updateaddr_x_7,
  updateaddr_x_8,
  updateaddr_x_9,
  updateaddr_x_10,
  updateaddr_x_11,
  updateaddr_x_12,
  updateaddr_x_13,
  updateaddr_x_14,
  chaddress_q_0,
  chaddress_q_1,
  chaddress_q_2,
  chaddress_q_3,
  chaddress_q_4,
  chaddress_q_5,
  chaddress_q_6,
  chaddress_q_7,
  chaddress_q_8,
  chaddress_q_9,
  chaddress_q_10,
  chaddress_q_11,
  chaddress_q_12,
  chaddress_q_13,
  chaddress_q_14,
  chaddress_q_15,
  chcarryout,
  un3_mem2mem_0,
  StartDMA,
  chaddress_q_1_sn_m4,
  un1_chaddress_q_1_add15,
  un6_risingsampled_nmemr_i_a2_combout,
  g0_i_o4,
  chaddress_q_1_sn_m5,
  RESET_c,
  CLK_c_i
)
;
input CmdOut_0 ;
input CurrentAddr_1_2_15 ;
input CurrentAddr_1_2_6 ;
input CurrentAddr_1_2_14 ;
input CurrentAddr_1_2_5 ;
input CurrentAddr_1_2_13 ;
input CurrentAddr_1_2_1 ;
input CurrentAddr_1_2_9 ;
input CurrentAddr_1_2_0 ;
input CurrentAddr_1_2_8 ;
input CurrentAddr_1_2_3 ;
input CurrentAddr_1_2_11 ;
input CurrentAddr_1_2_2 ;
input CurrentAddr_1_2_10 ;
input CurrentAddr_1_2_12 ;
input CurrentAddr_1_2_4 ;
input CurrentAddr_1_2_7 ;
input CurrentAddr_1_1_15 ;
input CurrentAddr_1_1_6 ;
input CurrentAddr_1_1_14 ;
input CurrentAddr_1_1_5 ;
input CurrentAddr_1_1_13 ;
input CurrentAddr_1_1_1 ;
input CurrentAddr_1_1_9 ;
input CurrentAddr_1_1_0 ;
input CurrentAddr_1_1_8 ;
input CurrentAddr_1_1_3 ;
input CurrentAddr_1_1_11 ;
input CurrentAddr_1_1_2 ;
input CurrentAddr_1_1_10 ;
input CurrentAddr_1_1_12 ;
input CurrentAddr_1_1_4 ;
input CurrentAddr_1_1_7 ;
input Update_3 ;
input Update_2 ;
input Update_0 ;
input Update_1 ;
input CurrentAddr_1_0_15 ;
input CurrentAddr_1_0_6 ;
input CurrentAddr_1_0_14 ;
input CurrentAddr_1_0_5 ;
input CurrentAddr_1_0_13 ;
input CurrentAddr_1_0_1 ;
input CurrentAddr_1_0_9 ;
input CurrentAddr_1_0_0 ;
input CurrentAddr_1_0_8 ;
input CurrentAddr_1_0_3 ;
input CurrentAddr_1_0_11 ;
input CurrentAddr_1_0_2 ;
input CurrentAddr_1_0_10 ;
input CurrentAddr_1_0_12 ;
input CurrentAddr_1_0_4 ;
input CurrentAddr_1_0_7 ;
input CurrentAddr_1_15 ;
input CurrentAddr_1_6 ;
input CurrentAddr_1_14 ;
input CurrentAddr_1_5 ;
input CurrentAddr_1_13 ;
input CurrentAddr_1_1 ;
input CurrentAddr_1_9 ;
input CurrentAddr_1_0 ;
input CurrentAddr_1_8 ;
input CurrentAddr_1_3 ;
input CurrentAddr_1_11 ;
input CurrentAddr_1_2 ;
input CurrentAddr_1_10 ;
input CurrentAddr_1_12 ;
input CurrentAddr_1_4 ;
input CurrentAddr_1_7 ;
input ModeOut_2_0 ;
input ModeOut_1_0 ;
input Channel_1_0 ;
input Channel_1_1 ;
input ModeOut_0_0 ;
input ModeOut_0 ;
output updateaddr_x_0 ;
output updateaddr_x_1 ;
output updateaddr_x_2 ;
output updateaddr_x_3 ;
output updateaddr_x_4 ;
output updateaddr_x_5 ;
output updateaddr_x_6 ;
output updateaddr_x_7 ;
output updateaddr_x_8 ;
output updateaddr_x_9 ;
output updateaddr_x_10 ;
output updateaddr_x_11 ;
output updateaddr_x_12 ;
output updateaddr_x_13 ;
output updateaddr_x_14 ;
output chaddress_q_0 ;
output chaddress_q_1 ;
output chaddress_q_2 ;
output chaddress_q_3 ;
output chaddress_q_4 ;
output chaddress_q_5 ;
output chaddress_q_6 ;
output chaddress_q_7 ;
output chaddress_q_8 ;
output chaddress_q_9 ;
output chaddress_q_10 ;
output chaddress_q_11 ;
output chaddress_q_12 ;
output chaddress_q_13 ;
output chaddress_q_14 ;
output chaddress_q_15 ;
output chcarryout ;
input un3_mem2mem_0 ;
input StartDMA ;
output chaddress_q_1_sn_m4 ;
output un1_chaddress_q_1_add15 ;
input un6_risingsampled_nmemr_i_a2_combout ;
output g0_i_o4 ;
output chaddress_q_1_sn_m5 ;
input RESET_c ;
input CLK_c_i ;
wire CmdOut_0 ;
wire CurrentAddr_1_2_15 ;
wire CurrentAddr_1_2_6 ;
wire CurrentAddr_1_2_14 ;
wire CurrentAddr_1_2_5 ;
wire CurrentAddr_1_2_13 ;
wire CurrentAddr_1_2_1 ;
wire CurrentAddr_1_2_9 ;
wire CurrentAddr_1_2_0 ;
wire CurrentAddr_1_2_8 ;
wire CurrentAddr_1_2_3 ;
wire CurrentAddr_1_2_11 ;
wire CurrentAddr_1_2_2 ;
wire CurrentAddr_1_2_10 ;
wire CurrentAddr_1_2_12 ;
wire CurrentAddr_1_2_4 ;
wire CurrentAddr_1_2_7 ;
wire CurrentAddr_1_1_15 ;
wire CurrentAddr_1_1_6 ;
wire CurrentAddr_1_1_14 ;
wire CurrentAddr_1_1_5 ;
wire CurrentAddr_1_1_13 ;
wire CurrentAddr_1_1_1 ;
wire CurrentAddr_1_1_9 ;
wire CurrentAddr_1_1_0 ;
wire CurrentAddr_1_1_8 ;
wire CurrentAddr_1_1_3 ;
wire CurrentAddr_1_1_11 ;
wire CurrentAddr_1_1_2 ;
wire CurrentAddr_1_1_10 ;
wire CurrentAddr_1_1_12 ;
wire CurrentAddr_1_1_4 ;
wire CurrentAddr_1_1_7 ;
wire Update_3 ;
wire Update_2 ;
wire Update_0 ;
wire Update_1 ;
wire CurrentAddr_1_0_15 ;
wire CurrentAddr_1_0_6 ;
wire CurrentAddr_1_0_14 ;
wire CurrentAddr_1_0_5 ;
wire CurrentAddr_1_0_13 ;
wire CurrentAddr_1_0_1 ;
wire CurrentAddr_1_0_9 ;
wire CurrentAddr_1_0_0 ;
wire CurrentAddr_1_0_8 ;
wire CurrentAddr_1_0_3 ;
wire CurrentAddr_1_0_11 ;
wire CurrentAddr_1_0_2 ;
wire CurrentAddr_1_0_10 ;
wire CurrentAddr_1_0_12 ;
wire CurrentAddr_1_0_4 ;
wire CurrentAddr_1_0_7 ;
wire CurrentAddr_1_15 ;
wire CurrentAddr_1_6 ;
wire CurrentAddr_1_14 ;
wire CurrentAddr_1_5 ;
wire CurrentAddr_1_13 ;
wire CurrentAddr_1_1 ;
wire CurrentAddr_1_9 ;
wire CurrentAddr_1_0 ;
wire CurrentAddr_1_8 ;
wire CurrentAddr_1_3 ;
wire CurrentAddr_1_11 ;
wire CurrentAddr_1_2 ;
wire CurrentAddr_1_10 ;
wire CurrentAddr_1_12 ;
wire CurrentAddr_1_4 ;
wire CurrentAddr_1_7 ;
wire ModeOut_2_0 ;
wire ModeOut_1_0 ;
wire Channel_1_0 ;
wire Channel_1_1 ;
wire ModeOut_0_0 ;
wire ModeOut_0 ;
wire updateaddr_x_0 ;
wire updateaddr_x_1 ;
wire updateaddr_x_2 ;
wire updateaddr_x_3 ;
wire updateaddr_x_4 ;
wire updateaddr_x_5 ;
wire updateaddr_x_6 ;
wire updateaddr_x_7 ;
wire updateaddr_x_8 ;
wire updateaddr_x_9 ;
wire updateaddr_x_10 ;
wire updateaddr_x_11 ;
wire updateaddr_x_12 ;
wire updateaddr_x_13 ;
wire updateaddr_x_14 ;
wire chaddress_q_0 ;
wire chaddress_q_1 ;
wire chaddress_q_2 ;
wire chaddress_q_3 ;
wire chaddress_q_4 ;
wire chaddress_q_5 ;
wire chaddress_q_6 ;
wire chaddress_q_7 ;
wire chaddress_q_8 ;
wire chaddress_q_9 ;
wire chaddress_q_10 ;
wire chaddress_q_11 ;
wire chaddress_q_12 ;
wire chaddress_q_13 ;
wire chaddress_q_14 ;
wire chaddress_q_15 ;
wire chcarryout ;
wire un3_mem2mem_0 ;
wire StartDMA ;
wire chaddress_q_1_sn_m4 ;
wire un1_chaddress_q_1_add15 ;
wire un6_risingsampled_nmemr_i_a2_combout ;
wire g0_i_o4 ;
wire chaddress_q_1_sn_m5 ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:15] updateaddr_x;
wire [15:0] chaddress_q_1_2;
wire [15:0] chaddress_q_1_0;
wire [15:0] chaddress_q_1_1;
wire Sampled_nMEMR ;
wire un1_chaddress_q_1_add1 ;
wire un1_chaddress_q_1_carry_1 ;
wire inc_dec_3_0 ;
wire un1_chaddress_q_1_add1_start_cout ;
wire un1_chaddress_q_1_add2 ;
wire un1_chaddress_q_1_carry_2 ;
wire un1_chaddress_q_1_add3 ;
wire un1_chaddress_q_1_carry_3 ;
wire un1_chaddress_q_1_add4 ;
wire un1_chaddress_q_1_carry_4 ;
wire un1_chaddress_q_1_add5 ;
wire un1_chaddress_q_1_carry_5 ;
wire un1_chaddress_q_1_add6 ;
wire un1_chaddress_q_1_carry_6 ;
wire un1_chaddress_q_1_add7 ;
wire un1_chaddress_q_1_carry_7 ;
wire un1_chaddress_q_1_add8 ;
wire un1_chaddress_q_1_carry_8 ;
wire un1_chaddress_q_1_add9 ;
wire un1_chaddress_q_1_carry_9 ;
wire un1_chaddress_q_1_add10 ;
wire un1_chaddress_q_1_carry_10 ;
wire un1_chaddress_q_1_add11 ;
wire un1_chaddress_q_1_carry_11 ;
wire un1_chaddress_q_1_add12 ;
wire un1_chaddress_q_1_carry_12 ;
wire un1_chaddress_q_1_add13 ;
wire un1_chaddress_q_1_carry_13 ;
wire un1_chaddress_q_1_add14 ;
wire un1_chaddress_q_1_carry_14 ;
wire inc_dec_3_0_c ;
wire inc_dec_sel0_0 ;
wire un11_mem2mem ;
wire chaddress_q_1_sn_m2 ;
wire un22_inc_dec_2 ;
wire un22_inc_dec_4 ;
wire un2_chaddress_q_4 ;
wire un2_chaddress_q_5 ;
wire un22_inc_dec ;
wire GND ;
wire VCC ;
wire chaddress_q_1_sn_m5_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @21:241
  cycloneii_lcell_ff chaddress_q_15__Z (
	.regout(chaddress_q_15),
	.datain(updateaddr_x[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[15]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_14__Z (
	.regout(chaddress_q_14),
	.datain(updateaddr_x_14),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[14]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_13__Z (
	.regout(chaddress_q_13),
	.datain(updateaddr_x_13),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[13]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_12__Z (
	.regout(chaddress_q_12),
	.datain(updateaddr_x_12),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[12]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_11__Z (
	.regout(chaddress_q_11),
	.datain(updateaddr_x_11),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[11]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_10__Z (
	.regout(chaddress_q_10),
	.datain(updateaddr_x_10),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[10]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_9__Z (
	.regout(chaddress_q_9),
	.datain(updateaddr_x_9),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[9]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_8__Z (
	.regout(chaddress_q_8),
	.datain(updateaddr_x_8),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[8]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_7__Z (
	.regout(chaddress_q_7),
	.datain(updateaddr_x_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[7]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_6__Z (
	.regout(chaddress_q_6),
	.datain(updateaddr_x_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[6]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_5__Z (
	.regout(chaddress_q_5),
	.datain(updateaddr_x_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[5]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_4__Z (
	.regout(chaddress_q_4),
	.datain(updateaddr_x_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[4]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_3__Z (
	.regout(chaddress_q_3),
	.datain(updateaddr_x_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[3]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_2__Z (
	.regout(chaddress_q_2),
	.datain(updateaddr_x_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[2]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_1__Z (
	.regout(chaddress_q_1),
	.datain(updateaddr_x_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[1]),
	.ena(g0_i_o4)
);
// @21:241
  cycloneii_lcell_ff chaddress_q_0__Z (
	.regout(chaddress_q_0),
	.datain(updateaddr_x_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m5_i),
	.sdata(chaddress_q_1_2[0]),
	.ena(g0_i_o4)
);
// @21:83
  cycloneii_lcell_ff Sampled_nMEMR_Z (
	.regout(Sampled_nMEMR),
	.datain(un6_risingsampled_nmemr_i_a2_combout),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add1_cZ (
	.combout(un1_chaddress_q_1_add1),
	.cout(un1_chaddress_q_1_carry_1),
	.dataa(chaddress_q_1),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_add1_start_cout)
);
defparam un1_chaddress_q_1_add1_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add1_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add2_cZ (
	.combout(un1_chaddress_q_1_add2),
	.cout(un1_chaddress_q_1_carry_2),
	.dataa(chaddress_q_2),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_1)
);
defparam un1_chaddress_q_1_add2_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add2_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add3_cZ (
	.combout(un1_chaddress_q_1_add3),
	.cout(un1_chaddress_q_1_carry_3),
	.dataa(chaddress_q_3),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_2)
);
defparam un1_chaddress_q_1_add3_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add3_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add4_cZ (
	.combout(un1_chaddress_q_1_add4),
	.cout(un1_chaddress_q_1_carry_4),
	.dataa(chaddress_q_4),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_3)
);
defparam un1_chaddress_q_1_add4_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add4_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add5_cZ (
	.combout(un1_chaddress_q_1_add5),
	.cout(un1_chaddress_q_1_carry_5),
	.dataa(chaddress_q_5),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_4)
);
defparam un1_chaddress_q_1_add5_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add5_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add6_cZ (
	.combout(un1_chaddress_q_1_add6),
	.cout(un1_chaddress_q_1_carry_6),
	.dataa(chaddress_q_6),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_5)
);
defparam un1_chaddress_q_1_add6_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add6_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add7_cZ (
	.combout(un1_chaddress_q_1_add7),
	.cout(un1_chaddress_q_1_carry_7),
	.dataa(chaddress_q_7),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_6)
);
defparam un1_chaddress_q_1_add7_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add7_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add8_cZ (
	.combout(un1_chaddress_q_1_add8),
	.cout(un1_chaddress_q_1_carry_8),
	.dataa(chaddress_q_8),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_7)
);
defparam un1_chaddress_q_1_add8_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add8_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add9_cZ (
	.combout(un1_chaddress_q_1_add9),
	.cout(un1_chaddress_q_1_carry_9),
	.dataa(chaddress_q_9),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_8)
);
defparam un1_chaddress_q_1_add9_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add9_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add10_cZ (
	.combout(un1_chaddress_q_1_add10),
	.cout(un1_chaddress_q_1_carry_10),
	.dataa(chaddress_q_10),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_9)
);
defparam un1_chaddress_q_1_add10_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add10_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add11_cZ (
	.combout(un1_chaddress_q_1_add11),
	.cout(un1_chaddress_q_1_carry_11),
	.dataa(chaddress_q_11),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_10)
);
defparam un1_chaddress_q_1_add11_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add11_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add12_cZ (
	.combout(un1_chaddress_q_1_add12),
	.cout(un1_chaddress_q_1_carry_12),
	.dataa(chaddress_q_12),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_11)
);
defparam un1_chaddress_q_1_add12_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add12_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add13_cZ (
	.combout(un1_chaddress_q_1_add13),
	.cout(un1_chaddress_q_1_carry_13),
	.dataa(chaddress_q_13),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_12)
);
defparam un1_chaddress_q_1_add13_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add13_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add14_cZ (
	.combout(un1_chaddress_q_1_add14),
	.cout(un1_chaddress_q_1_carry_14),
	.dataa(chaddress_q_14),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_13)
);
defparam un1_chaddress_q_1_add14_cZ.lut_mask=16'h96e8;
defparam un1_chaddress_q_1_add14_cZ.sum_lutc_input="cin";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add15_cZ (
	.combout(un1_chaddress_q_1_add15),
	.dataa(chaddress_q_15),
	.datab(inc_dec_3_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_chaddress_q_1_carry_14)
);
defparam un1_chaddress_q_1_add15_cZ.lut_mask=16'h9696;
defparam un1_chaddress_q_1_add15_cZ.sum_lutc_input="cin";
  cycloneii_lcell_comb inc_dec_3_0_c_cZ (
	.combout(inc_dec_3_0_c),
	.dataa(ModeOut_0),
	.datab(ModeOut_0_0),
	.datac(Channel_1_1),
	.datad(inc_dec_sel0_0)
);
defparam inc_dec_3_0_c_cZ.lut_mask=16'hfa0c;
defparam inc_dec_3_0_c_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb inc_dec_3_0_cZ (
	.combout(inc_dec_3_0),
	.dataa(ModeOut_1_0),
	.datab(ModeOut_2_0),
	.datac(Channel_1_1),
	.datad(inc_dec_3_0_c)
);
defparam inc_dec_3_0_cZ.lut_mask=16'hafc0;
defparam inc_dec_3_0_cZ.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_7_ (
	.combout(chaddress_q_1_0[7]),
	.dataa(VCC),
	.datab(CurrentAddr_1_7),
	.datac(CurrentAddr_1_0_7),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_7_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_7_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_4_ (
	.combout(chaddress_q_1_0[4]),
	.dataa(VCC),
	.datab(CurrentAddr_1_4),
	.datac(CurrentAddr_1_0_4),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_4_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_4_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_12_ (
	.combout(chaddress_q_1_0[12]),
	.dataa(VCC),
	.datab(CurrentAddr_1_12),
	.datac(CurrentAddr_1_0_12),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_12_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_12_.sum_lutc_input="datac";
// @21:183
  cycloneii_lcell_comb incdec_un11_mem2mem (
	.combout(un11_mem2mem),
	.dataa(VCC),
	.datab(VCC),
	.datac(Update_1),
	.datad(Update_0)
);
defparam incdec_un11_mem2mem.lut_mask=16'h000f;
defparam incdec_un11_mem2mem.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_sn_m4_cZ (
	.combout(chaddress_q_1_sn_m4),
	.dataa(VCC),
	.datab(VCC),
	.datac(StartDMA),
	.datad(Channel_1_1)
);
defparam chaddress_q_1_sn_m4_cZ.lut_mask=16'hf000;
defparam chaddress_q_1_sn_m4_cZ.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_10_ (
	.combout(chaddress_q_1_0[10]),
	.dataa(VCC),
	.datab(CurrentAddr_1_10),
	.datac(CurrentAddr_1_0_10),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_10_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_10_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_2_ (
	.combout(chaddress_q_1_0[2]),
	.dataa(VCC),
	.datab(CurrentAddr_1_2),
	.datac(CurrentAddr_1_0_2),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_2_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_2_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_11_ (
	.combout(chaddress_q_1_0[11]),
	.dataa(VCC),
	.datab(CurrentAddr_1_11),
	.datac(CurrentAddr_1_0_11),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_11_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_11_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_3_ (
	.combout(chaddress_q_1_0[3]),
	.dataa(VCC),
	.datab(CurrentAddr_1_3),
	.datac(CurrentAddr_1_0_3),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_3_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_3_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_8_ (
	.combout(chaddress_q_1_0[8]),
	.dataa(VCC),
	.datab(CurrentAddr_1_8),
	.datac(CurrentAddr_1_0_8),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_8_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_8_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_0_ (
	.combout(chaddress_q_1_0[0]),
	.dataa(VCC),
	.datab(CurrentAddr_1_0),
	.datac(CurrentAddr_1_0_0),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_0_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_0_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_9_ (
	.combout(chaddress_q_1_0[9]),
	.dataa(VCC),
	.datab(CurrentAddr_1_9),
	.datac(CurrentAddr_1_0_9),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_9_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_9_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_1_ (
	.combout(chaddress_q_1_0[1]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1),
	.datac(CurrentAddr_1_0_1),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_1_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_1_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_13_ (
	.combout(chaddress_q_1_0[13]),
	.dataa(VCC),
	.datab(CurrentAddr_1_13),
	.datac(CurrentAddr_1_0_13),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_13_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_13_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_5_ (
	.combout(chaddress_q_1_0[5]),
	.dataa(VCC),
	.datab(CurrentAddr_1_5),
	.datac(CurrentAddr_1_0_5),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_5_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_5_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_sn_m2_cZ (
	.combout(chaddress_q_1_sn_m2),
	.dataa(VCC),
	.datab(StartDMA),
	.datac(Sampled_nMEMR),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_sn_m2_cZ.lut_mask=16'h30fc;
defparam chaddress_q_1_sn_m2_cZ.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_14_ (
	.combout(chaddress_q_1_0[14]),
	.dataa(VCC),
	.datab(CurrentAddr_1_14),
	.datac(CurrentAddr_1_0_14),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_14_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_14_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_6_ (
	.combout(chaddress_q_1_0[6]),
	.dataa(VCC),
	.datab(CurrentAddr_1_6),
	.datac(CurrentAddr_1_0_6),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_6_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_6_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_0_15_ (
	.combout(chaddress_q_1_0[15]),
	.dataa(VCC),
	.datab(CurrentAddr_1_15),
	.datac(CurrentAddr_1_0_15),
	.datad(Channel_1_0)
);
defparam chaddress_q_1_0_15_.lut_mask=16'hccf0;
defparam chaddress_q_1_0_15_.sum_lutc_input="datac";
// @21:208
  cycloneii_lcell_comb incdec_un22_inc_dec_2 (
	.combout(un22_inc_dec_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(chaddress_q_1),
	.datad(chaddress_q_0)
);
defparam incdec_un22_inc_dec_2.lut_mask=16'hf000;
defparam incdec_un22_inc_dec_2.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_7_ (
	.combout(chaddress_q_1_1[7]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_7),
	.datac(CurrentAddr_1_2_7),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_7_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_7_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_4_ (
	.combout(chaddress_q_1_1[4]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_4),
	.datac(CurrentAddr_1_2_4),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_4_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_4_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_12_ (
	.combout(chaddress_q_1_1[12]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_12),
	.datac(CurrentAddr_1_2_12),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_12_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_12_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_10_ (
	.combout(chaddress_q_1_1[10]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_10),
	.datac(CurrentAddr_1_2_10),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_10_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_10_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_2_ (
	.combout(chaddress_q_1_1[2]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_2),
	.datac(CurrentAddr_1_2_2),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_2_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_2_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_11_ (
	.combout(chaddress_q_1_1[11]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_11),
	.datac(CurrentAddr_1_2_11),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_11_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_11_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_3_ (
	.combout(chaddress_q_1_1[3]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_3),
	.datac(CurrentAddr_1_2_3),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_3_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_3_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_8_ (
	.combout(chaddress_q_1_1[8]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_8),
	.datac(CurrentAddr_1_2_8),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_8_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_8_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_0_ (
	.combout(chaddress_q_1_1[0]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_0),
	.datac(CurrentAddr_1_2_0),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_0_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_0_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_9_ (
	.combout(chaddress_q_1_1[9]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_9),
	.datac(CurrentAddr_1_2_9),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_9_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_9_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_1_ (
	.combout(chaddress_q_1_1[1]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_1),
	.datac(CurrentAddr_1_2_1),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_1_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_1_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_13_ (
	.combout(chaddress_q_1_1[13]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_13),
	.datac(CurrentAddr_1_2_13),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_13_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_13_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_5_ (
	.combout(chaddress_q_1_1[5]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_5),
	.datac(CurrentAddr_1_2_5),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_5_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_5_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_14_ (
	.combout(chaddress_q_1_1[14]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_14),
	.datac(CurrentAddr_1_2_14),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_14_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_14_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_6_ (
	.combout(chaddress_q_1_1[6]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_6),
	.datac(CurrentAddr_1_2_6),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_6_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_6_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_1_15_ (
	.combout(chaddress_q_1_1[15]),
	.dataa(VCC),
	.datab(CurrentAddr_1_1_15),
	.datac(CurrentAddr_1_2_15),
	.datad(chaddress_q_1_sn_m2)
);
defparam chaddress_q_1_1_15_.lut_mask=16'hccf0;
defparam chaddress_q_1_1_15_.sum_lutc_input="datac";
// @21:208
  cycloneii_lcell_comb incdec_un22_inc_dec_4 (
	.combout(un22_inc_dec_4),
	.dataa(chaddress_q_6),
	.datab(chaddress_q_7),
	.datac(chaddress_q_4),
	.datad(chaddress_q_5)
);
defparam incdec_un22_inc_dec_4.lut_mask=16'h8000;
defparam incdec_un22_inc_dec_4.sum_lutc_input="datac";
// @21:220
  cycloneii_lcell_comb incdec_un2_chaddress_q_4 (
	.combout(un2_chaddress_q_4),
	.dataa(chaddress_q_6),
	.datab(chaddress_q_7),
	.datac(chaddress_q_4),
	.datad(chaddress_q_5)
);
defparam incdec_un2_chaddress_q_4.lut_mask=16'h0001;
defparam incdec_un2_chaddress_q_4.sum_lutc_input="datac";
// @21:220
  cycloneii_lcell_comb incdec_un2_chaddress_q_5 (
	.combout(un2_chaddress_q_5),
	.dataa(chaddress_q_2),
	.datab(chaddress_q_3),
	.datac(chaddress_q_0),
	.datad(chaddress_q_1)
);
defparam incdec_un2_chaddress_q_5.lut_mask=16'h0001;
defparam incdec_un2_chaddress_q_5.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_7_ (
	.combout(chaddress_q_1_2[7]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[7]),
	.datad(chaddress_q_1_1[7])
);
defparam chaddress_q_1_2_7_.lut_mask=16'hf780;
defparam chaddress_q_1_2_7_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_4_ (
	.combout(chaddress_q_1_2[4]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[4]),
	.datad(chaddress_q_1_1[4])
);
defparam chaddress_q_1_2_4_.lut_mask=16'hf780;
defparam chaddress_q_1_2_4_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_12_ (
	.combout(chaddress_q_1_2[12]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[12]),
	.datad(chaddress_q_1_1[12])
);
defparam chaddress_q_1_2_12_.lut_mask=16'hf780;
defparam chaddress_q_1_2_12_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_10_ (
	.combout(chaddress_q_1_2[10]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[10]),
	.datad(chaddress_q_1_1[10])
);
defparam chaddress_q_1_2_10_.lut_mask=16'hf780;
defparam chaddress_q_1_2_10_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_2_ (
	.combout(chaddress_q_1_2[2]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[2]),
	.datad(chaddress_q_1_1[2])
);
defparam chaddress_q_1_2_2_.lut_mask=16'hf780;
defparam chaddress_q_1_2_2_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_11_ (
	.combout(chaddress_q_1_2[11]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[11]),
	.datad(chaddress_q_1_1[11])
);
defparam chaddress_q_1_2_11_.lut_mask=16'hf780;
defparam chaddress_q_1_2_11_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_3_ (
	.combout(chaddress_q_1_2[3]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[3]),
	.datad(chaddress_q_1_1[3])
);
defparam chaddress_q_1_2_3_.lut_mask=16'hf780;
defparam chaddress_q_1_2_3_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_8_ (
	.combout(chaddress_q_1_2[8]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[8]),
	.datad(chaddress_q_1_1[8])
);
defparam chaddress_q_1_2_8_.lut_mask=16'hf780;
defparam chaddress_q_1_2_8_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_0_ (
	.combout(chaddress_q_1_2[0]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[0]),
	.datad(chaddress_q_1_1[0])
);
defparam chaddress_q_1_2_0_.lut_mask=16'hf780;
defparam chaddress_q_1_2_0_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_9_ (
	.combout(chaddress_q_1_2[9]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[9]),
	.datad(chaddress_q_1_1[9])
);
defparam chaddress_q_1_2_9_.lut_mask=16'hf780;
defparam chaddress_q_1_2_9_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_1_ (
	.combout(chaddress_q_1_2[1]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[1]),
	.datad(chaddress_q_1_1[1])
);
defparam chaddress_q_1_2_1_.lut_mask=16'hf780;
defparam chaddress_q_1_2_1_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_13_ (
	.combout(chaddress_q_1_2[13]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[13]),
	.datad(chaddress_q_1_1[13])
);
defparam chaddress_q_1_2_13_.lut_mask=16'hf780;
defparam chaddress_q_1_2_13_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_5_ (
	.combout(chaddress_q_1_2[5]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[5]),
	.datad(chaddress_q_1_1[5])
);
defparam chaddress_q_1_2_5_.lut_mask=16'hf780;
defparam chaddress_q_1_2_5_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_14_ (
	.combout(chaddress_q_1_2[14]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[14]),
	.datad(chaddress_q_1_1[14])
);
defparam chaddress_q_1_2_14_.lut_mask=16'hf780;
defparam chaddress_q_1_2_14_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_6_ (
	.combout(chaddress_q_1_2[6]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[6]),
	.datad(chaddress_q_1_1[6])
);
defparam chaddress_q_1_2_6_.lut_mask=16'hf780;
defparam chaddress_q_1_2_6_.sum_lutc_input="datac";
// @21:241
  cycloneii_lcell_comb chaddress_q_1_2_15_ (
	.combout(chaddress_q_1_2[15]),
	.dataa(StartDMA),
	.datab(Channel_1_1),
	.datac(chaddress_q_1_0[15]),
	.datad(chaddress_q_1_1[15])
);
defparam chaddress_q_1_2_15_.lut_mask=16'hf780;
defparam chaddress_q_1_2_15_.sum_lutc_input="datac";
// @21:105
  cycloneii_lcell_comb inc_dec_sel0_0_cZ (
	.combout(inc_dec_sel0_0),
	.dataa(CmdOut_0),
	.datab(Sampled_nMEMR),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam inc_dec_sel0_0_cZ.lut_mask=16'hf0f8;
defparam inc_dec_sel0_0_cZ.sum_lutc_input="datac";
// @21:208
  cycloneii_lcell_comb incdec_un22_inc_dec (
	.combout(un22_inc_dec),
	.dataa(chaddress_q_2),
	.datab(chaddress_q_3),
	.datac(un22_inc_dec_2),
	.datad(un22_inc_dec_4)
);
defparam incdec_un22_inc_dec.lut_mask=16'h8000;
defparam incdec_un22_inc_dec.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_cZ (
	.combout(g0_i_o4),
	.dataa(StartDMA),
	.datab(Update_2),
	.datac(Update_3),
	.datad(un11_mem2mem)
);
defparam g0_i_o4_cZ.lut_mask=16'hfeff;
defparam g0_i_o4_cZ.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb chaddress_q_1_sn_m5_cZ (
	.combout(chaddress_q_1_sn_m5),
	.dataa(StartDMA),
	.datab(un3_mem2mem_0),
	.datac(Update_0),
	.datad(Update_1)
);
defparam chaddress_q_1_sn_m5_cZ.lut_mask=16'h1115;
defparam chaddress_q_1_sn_m5_cZ.sum_lutc_input="datac";
// @21:206
  cycloneii_lcell_comb chcarryout_cZ (
	.combout(chcarryout),
	.dataa(un2_chaddress_q_4),
	.datab(un2_chaddress_q_5),
	.datac(un22_inc_dec),
	.datad(inc_dec_3_0)
);
defparam chcarryout_cZ.lut_mask=16'h88f0;
defparam chcarryout_cZ.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_8_ (
	.combout(updateaddr_x_8),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add8)
);
defparam updateaddr_x_8_.lut_mask=16'h0f00;
defparam updateaddr_x_8_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_15_ (
	.combout(updateaddr_x[15]),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add15)
);
defparam updateaddr_x_15_.lut_mask=16'h0f00;
defparam updateaddr_x_15_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_13_ (
	.combout(updateaddr_x_13),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add13)
);
defparam updateaddr_x_13_.lut_mask=16'h0f00;
defparam updateaddr_x_13_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_14_ (
	.combout(updateaddr_x_14),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add14)
);
defparam updateaddr_x_14_.lut_mask=16'h0f00;
defparam updateaddr_x_14_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_9_ (
	.combout(updateaddr_x_9),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add9)
);
defparam updateaddr_x_9_.lut_mask=16'h0f00;
defparam updateaddr_x_9_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_6_ (
	.combout(updateaddr_x_6),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add6)
);
defparam updateaddr_x_6_.lut_mask=16'h0f00;
defparam updateaddr_x_6_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_7_ (
	.combout(updateaddr_x_7),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add7)
);
defparam updateaddr_x_7_.lut_mask=16'h0f00;
defparam updateaddr_x_7_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_5_ (
	.combout(updateaddr_x_5),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add5)
);
defparam updateaddr_x_5_.lut_mask=16'h0f00;
defparam updateaddr_x_5_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_4_ (
	.combout(updateaddr_x_4),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add4)
);
defparam updateaddr_x_4_.lut_mask=16'h0f00;
defparam updateaddr_x_4_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_3_ (
	.combout(updateaddr_x_3),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add3)
);
defparam updateaddr_x_3_.lut_mask=16'h0f00;
defparam updateaddr_x_3_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_2_ (
	.combout(updateaddr_x_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add2)
);
defparam updateaddr_x_2_.lut_mask=16'h0f00;
defparam updateaddr_x_2_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_1_ (
	.combout(updateaddr_x_1),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add1)
);
defparam updateaddr_x_1_.lut_mask=16'h0f00;
defparam updateaddr_x_1_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_0_ (
	.combout(updateaddr_x_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(chaddress_q_0)
);
defparam updateaddr_x_0_.lut_mask=16'h000f;
defparam updateaddr_x_0_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_11_ (
	.combout(updateaddr_x_11),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add11)
);
defparam updateaddr_x_11_.lut_mask=16'h0f00;
defparam updateaddr_x_11_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_12_ (
	.combout(updateaddr_x_12),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add12)
);
defparam updateaddr_x_12_.lut_mask=16'h0f00;
defparam updateaddr_x_12_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb updateaddr_x_10_ (
	.combout(updateaddr_x_10),
	.dataa(VCC),
	.datab(VCC),
	.datac(RESET_c),
	.datad(un1_chaddress_q_1_add10)
);
defparam updateaddr_x_10_.lut_mask=16'h0f00;
defparam updateaddr_x_10_.sum_lutc_input="datac";
// @21:140
  cycloneii_lcell_comb un1_chaddress_q_1_add1_start (
	.cout(un1_chaddress_q_1_add1_start_cout),
	.dataa(chaddress_q_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_chaddress_q_1_add1_start.lut_mask=16'h00aa;
defparam un1_chaddress_q_1_add1_start.sum_lutc_input="cin";
  assign  chaddress_q_1_sn_m5_i = ~ chaddress_q_1_sn_m5;
endmodule /* tempadd */

// VQM4.1+ 
module worddec (
  Update_1,
  Update_0,
  CurrentWordCnt_1_2_0,
  CurrentWordCnt_1_2_1,
  CurrentWordCnt_1_2_2,
  CurrentWordCnt_1_2_3,
  CurrentWordCnt_1_2_5,
  CurrentWordCnt_1_2_7,
  CurrentWordCnt_1_2_11,
  CurrentWordCnt_1_2_10,
  CurrentWordCnt_1_2_15,
  CurrentWordCnt_1_2_14,
  CurrentWordCnt_1_2_13,
  CurrentWordCnt_1_2_12,
  CurrentWordCnt_1_2_9,
  CurrentWordCnt_1_2_8,
  CurrentWordCnt_1_2_4,
  CurrentWordCnt_1_2_6,
  CurrentWordCnt_1_1_0,
  CurrentWordCnt_1_1_1,
  CurrentWordCnt_1_1_2,
  CurrentWordCnt_1_1_3,
  CurrentWordCnt_1_1_5,
  CurrentWordCnt_1_1_7,
  CurrentWordCnt_1_1_11,
  CurrentWordCnt_1_1_10,
  CurrentWordCnt_1_1_15,
  CurrentWordCnt_1_1_14,
  CurrentWordCnt_1_1_13,
  CurrentWordCnt_1_1_12,
  CurrentWordCnt_1_1_9,
  CurrentWordCnt_1_1_8,
  CurrentWordCnt_1_1_4,
  CurrentWordCnt_1_1_6,
  CmdOut_0,
  Channel_1_1,
  Channel_1_0,
  UpdateWrdCnt_0,
  UpdateWrdCnt_1,
  UpdateWrdCnt_2,
  UpdateWrdCnt_3,
  UpdateWrdCnt_4,
  UpdateWrdCnt_5,
  UpdateWrdCnt_6,
  UpdateWrdCnt_8,
  UpdateWrdCnt_12,
  UpdateWrdCnt_13,
  UpdateWrdCnt_11,
  UpdateWrdCnt_7,
  UpdateWrdCnt_10,
  UpdateWrdCnt_9,
  UpdateWrdCnt_14,
  CurrentWordCnt_1_0_0,
  CurrentWordCnt_1_0_1,
  CurrentWordCnt_1_0_2,
  CurrentWordCnt_1_0_3,
  CurrentWordCnt_1_0_4,
  CurrentWordCnt_1_0_5,
  CurrentWordCnt_1_0_6,
  CurrentWordCnt_1_0_7,
  CurrentWordCnt_1_0_9,
  CurrentWordCnt_1_0_13,
  CurrentWordCnt_1_0_14,
  CurrentWordCnt_1_0_12,
  CurrentWordCnt_1_0_8,
  CurrentWordCnt_1_0_11,
  CurrentWordCnt_1_0_10,
  CurrentWordCnt_1_0_15,
  CurrentWordCnt_1_0,
  CurrentWordCnt_1_1,
  CurrentWordCnt_1_2,
  CurrentWordCnt_1_3,
  CurrentWordCnt_1_4,
  CurrentWordCnt_1_5,
  CurrentWordCnt_1_6,
  CurrentWordCnt_1_7,
  CurrentWordCnt_1_9,
  CurrentWordCnt_1_13,
  CurrentWordCnt_1_14,
  CurrentWordCnt_1_12,
  CurrentWordCnt_1_8,
  CurrentWordCnt_1_11,
  CurrentWordCnt_1_10,
  CurrentWordCnt_1_15,
  wordcount_q_0,
  wordcount_q_1,
  wordcount_q_2,
  wordcount_q_3,
  wordcount_q_4,
  wordcount_q_5,
  wordcount_q_6,
  wordcount_q_7,
  wordcount_q_8,
  wordcount_q_9,
  wordcount_q_10,
  wordcount_q_11,
  wordcount_q_12,
  wordcount_q_13,
  wordcount_q_14,
  wordcount_q_15,
  un6_risingsampled_nmemr_i_a2,
  un1_chtc,
  un3_mem2mem_0,
  StartDMA,
  chaddress_q_1_sn_m5,
  g0_i_o4,
  chaddress_q_1_sn_m4,
  RESET_c,
  CLK_c_i
)
;
input Update_1 ;
input Update_0 ;
input CurrentWordCnt_1_2_0 ;
input CurrentWordCnt_1_2_1 ;
input CurrentWordCnt_1_2_2 ;
input CurrentWordCnt_1_2_3 ;
input CurrentWordCnt_1_2_5 ;
input CurrentWordCnt_1_2_7 ;
input CurrentWordCnt_1_2_11 ;
input CurrentWordCnt_1_2_10 ;
input CurrentWordCnt_1_2_15 ;
input CurrentWordCnt_1_2_14 ;
input CurrentWordCnt_1_2_13 ;
input CurrentWordCnt_1_2_12 ;
input CurrentWordCnt_1_2_9 ;
input CurrentWordCnt_1_2_8 ;
input CurrentWordCnt_1_2_4 ;
input CurrentWordCnt_1_2_6 ;
input CurrentWordCnt_1_1_0 ;
input CurrentWordCnt_1_1_1 ;
input CurrentWordCnt_1_1_2 ;
input CurrentWordCnt_1_1_3 ;
input CurrentWordCnt_1_1_5 ;
input CurrentWordCnt_1_1_7 ;
input CurrentWordCnt_1_1_11 ;
input CurrentWordCnt_1_1_10 ;
input CurrentWordCnt_1_1_15 ;
input CurrentWordCnt_1_1_14 ;
input CurrentWordCnt_1_1_13 ;
input CurrentWordCnt_1_1_12 ;
input CurrentWordCnt_1_1_9 ;
input CurrentWordCnt_1_1_8 ;
input CurrentWordCnt_1_1_4 ;
input CurrentWordCnt_1_1_6 ;
input CmdOut_0 ;
input Channel_1_1 ;
input Channel_1_0 ;
input UpdateWrdCnt_0 ;
input UpdateWrdCnt_1 ;
input UpdateWrdCnt_2 ;
input UpdateWrdCnt_3 ;
input UpdateWrdCnt_4 ;
input UpdateWrdCnt_5 ;
input UpdateWrdCnt_6 ;
input UpdateWrdCnt_8 ;
input UpdateWrdCnt_12 ;
input UpdateWrdCnt_13 ;
input UpdateWrdCnt_11 ;
input UpdateWrdCnt_7 ;
input UpdateWrdCnt_10 ;
input UpdateWrdCnt_9 ;
input UpdateWrdCnt_14 ;
input CurrentWordCnt_1_0_0 ;
input CurrentWordCnt_1_0_1 ;
input CurrentWordCnt_1_0_2 ;
input CurrentWordCnt_1_0_3 ;
input CurrentWordCnt_1_0_4 ;
input CurrentWordCnt_1_0_5 ;
input CurrentWordCnt_1_0_6 ;
input CurrentWordCnt_1_0_7 ;
input CurrentWordCnt_1_0_9 ;
input CurrentWordCnt_1_0_13 ;
input CurrentWordCnt_1_0_14 ;
input CurrentWordCnt_1_0_12 ;
input CurrentWordCnt_1_0_8 ;
input CurrentWordCnt_1_0_11 ;
input CurrentWordCnt_1_0_10 ;
input CurrentWordCnt_1_0_15 ;
input CurrentWordCnt_1_0 ;
input CurrentWordCnt_1_1 ;
input CurrentWordCnt_1_2 ;
input CurrentWordCnt_1_3 ;
input CurrentWordCnt_1_4 ;
input CurrentWordCnt_1_5 ;
input CurrentWordCnt_1_6 ;
input CurrentWordCnt_1_7 ;
input CurrentWordCnt_1_9 ;
input CurrentWordCnt_1_13 ;
input CurrentWordCnt_1_14 ;
input CurrentWordCnt_1_12 ;
input CurrentWordCnt_1_8 ;
input CurrentWordCnt_1_11 ;
input CurrentWordCnt_1_10 ;
input CurrentWordCnt_1_15 ;
output wordcount_q_0 ;
output wordcount_q_1 ;
output wordcount_q_2 ;
output wordcount_q_3 ;
output wordcount_q_4 ;
output wordcount_q_5 ;
output wordcount_q_6 ;
output wordcount_q_7 ;
output wordcount_q_8 ;
output wordcount_q_9 ;
output wordcount_q_10 ;
output wordcount_q_11 ;
output wordcount_q_12 ;
output wordcount_q_13 ;
output wordcount_q_14 ;
output wordcount_q_15 ;
input un6_risingsampled_nmemr_i_a2 ;
output un1_chtc ;
output un3_mem2mem_0 ;
input StartDMA ;
input chaddress_q_1_sn_m5 ;
input g0_i_o4 ;
input chaddress_q_1_sn_m4 ;
input RESET_c ;
input CLK_c_i ;
wire Update_1 ;
wire Update_0 ;
wire CurrentWordCnt_1_2_0 ;
wire CurrentWordCnt_1_2_1 ;
wire CurrentWordCnt_1_2_2 ;
wire CurrentWordCnt_1_2_3 ;
wire CurrentWordCnt_1_2_5 ;
wire CurrentWordCnt_1_2_7 ;
wire CurrentWordCnt_1_2_11 ;
wire CurrentWordCnt_1_2_10 ;
wire CurrentWordCnt_1_2_15 ;
wire CurrentWordCnt_1_2_14 ;
wire CurrentWordCnt_1_2_13 ;
wire CurrentWordCnt_1_2_12 ;
wire CurrentWordCnt_1_2_9 ;
wire CurrentWordCnt_1_2_8 ;
wire CurrentWordCnt_1_2_4 ;
wire CurrentWordCnt_1_2_6 ;
wire CurrentWordCnt_1_1_0 ;
wire CurrentWordCnt_1_1_1 ;
wire CurrentWordCnt_1_1_2 ;
wire CurrentWordCnt_1_1_3 ;
wire CurrentWordCnt_1_1_5 ;
wire CurrentWordCnt_1_1_7 ;
wire CurrentWordCnt_1_1_11 ;
wire CurrentWordCnt_1_1_10 ;
wire CurrentWordCnt_1_1_15 ;
wire CurrentWordCnt_1_1_14 ;
wire CurrentWordCnt_1_1_13 ;
wire CurrentWordCnt_1_1_12 ;
wire CurrentWordCnt_1_1_9 ;
wire CurrentWordCnt_1_1_8 ;
wire CurrentWordCnt_1_1_4 ;
wire CurrentWordCnt_1_1_6 ;
wire CmdOut_0 ;
wire Channel_1_1 ;
wire Channel_1_0 ;
wire UpdateWrdCnt_0 ;
wire UpdateWrdCnt_1 ;
wire UpdateWrdCnt_2 ;
wire UpdateWrdCnt_3 ;
wire UpdateWrdCnt_4 ;
wire UpdateWrdCnt_5 ;
wire UpdateWrdCnt_6 ;
wire UpdateWrdCnt_8 ;
wire UpdateWrdCnt_12 ;
wire UpdateWrdCnt_13 ;
wire UpdateWrdCnt_11 ;
wire UpdateWrdCnt_7 ;
wire UpdateWrdCnt_10 ;
wire UpdateWrdCnt_9 ;
wire UpdateWrdCnt_14 ;
wire CurrentWordCnt_1_0_0 ;
wire CurrentWordCnt_1_0_1 ;
wire CurrentWordCnt_1_0_2 ;
wire CurrentWordCnt_1_0_3 ;
wire CurrentWordCnt_1_0_4 ;
wire CurrentWordCnt_1_0_5 ;
wire CurrentWordCnt_1_0_6 ;
wire CurrentWordCnt_1_0_7 ;
wire CurrentWordCnt_1_0_9 ;
wire CurrentWordCnt_1_0_13 ;
wire CurrentWordCnt_1_0_14 ;
wire CurrentWordCnt_1_0_12 ;
wire CurrentWordCnt_1_0_8 ;
wire CurrentWordCnt_1_0_11 ;
wire CurrentWordCnt_1_0_10 ;
wire CurrentWordCnt_1_0_15 ;
wire CurrentWordCnt_1_0 ;
wire CurrentWordCnt_1_1 ;
wire CurrentWordCnt_1_2 ;
wire CurrentWordCnt_1_3 ;
wire CurrentWordCnt_1_4 ;
wire CurrentWordCnt_1_5 ;
wire CurrentWordCnt_1_6 ;
wire CurrentWordCnt_1_7 ;
wire CurrentWordCnt_1_9 ;
wire CurrentWordCnt_1_13 ;
wire CurrentWordCnt_1_14 ;
wire CurrentWordCnt_1_12 ;
wire CurrentWordCnt_1_8 ;
wire CurrentWordCnt_1_11 ;
wire CurrentWordCnt_1_10 ;
wire CurrentWordCnt_1_15 ;
wire wordcount_q_0 ;
wire wordcount_q_1 ;
wire wordcount_q_2 ;
wire wordcount_q_3 ;
wire wordcount_q_4 ;
wire wordcount_q_5 ;
wire wordcount_q_6 ;
wire wordcount_q_7 ;
wire wordcount_q_8 ;
wire wordcount_q_9 ;
wire wordcount_q_10 ;
wire wordcount_q_11 ;
wire wordcount_q_12 ;
wire wordcount_q_13 ;
wire wordcount_q_14 ;
wire wordcount_q_15 ;
wire un6_risingsampled_nmemr_i_a2 ;
wire un1_chtc ;
wire un3_mem2mem_0 ;
wire StartDMA ;
wire chaddress_q_1_sn_m5 ;
wire g0_i_o4 ;
wire chaddress_q_1_sn_m4 ;
wire RESET_c ;
wire CLK_c_i ;
wire [15:0] wordcount_q_1_1;
wire [15:0] wordcount_q_1_2;
wire [15:0] wordcount_q_1_0;
wire un1_chtempcnt_1_sqmuxa ;
wire chtempcnt_3_sqmuxa ;
wire un1_chtc_8 ;
wire un1_chtc_9 ;
wire un1_chtc_10 ;
wire un1_chtc_11 ;
wire un1_chtempcnt_1_sqmuxa_a ;
wire GND ;
wire VCC ;
wire chaddress_q_1_sn_m4_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @23:130
  cycloneii_lcell_ff wordcount_q_15__Z (
	.regout(wordcount_q_15),
	.datain(wordcount_q_1_1[15]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[15]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_14__Z (
	.regout(wordcount_q_14),
	.datain(wordcount_q_1_1[14]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[14]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_13__Z (
	.regout(wordcount_q_13),
	.datain(wordcount_q_1_1[13]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[13]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_12__Z (
	.regout(wordcount_q_12),
	.datain(wordcount_q_1_1[12]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[12]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_11__Z (
	.regout(wordcount_q_11),
	.datain(wordcount_q_1_1[11]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[11]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_10__Z (
	.regout(wordcount_q_10),
	.datain(wordcount_q_1_1[10]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[10]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_9__Z (
	.regout(wordcount_q_9),
	.datain(wordcount_q_1_1[9]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[9]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_8__Z (
	.regout(wordcount_q_8),
	.datain(wordcount_q_1_1[8]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[8]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_7__Z (
	.regout(wordcount_q_7),
	.datain(wordcount_q_1_1[7]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[7]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_6__Z (
	.regout(wordcount_q_6),
	.datain(wordcount_q_1_1[6]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[6]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_5__Z (
	.regout(wordcount_q_5),
	.datain(wordcount_q_1_1[5]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[5]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_4__Z (
	.regout(wordcount_q_4),
	.datain(wordcount_q_1_1[4]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[4]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_3__Z (
	.regout(wordcount_q_3),
	.datain(wordcount_q_1_1[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[3]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_2__Z (
	.regout(wordcount_q_2),
	.datain(wordcount_q_1_1[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[2]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_1__Z (
	.regout(wordcount_q_1),
	.datain(wordcount_q_1_1[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[1]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_ff wordcount_q_0__Z (
	.regout(wordcount_q_0),
	.datain(wordcount_q_1_1[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(chaddress_q_1_sn_m4_i),
	.sdata(wordcount_q_1_2[0]),
	.ena(g0_i_o4)
);
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_15_ (
	.combout(wordcount_q_1_0[15]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_15),
	.datac(CurrentWordCnt_1_0_15),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_15_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_15_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_10_ (
	.combout(wordcount_q_1_0[10]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_10),
	.datac(CurrentWordCnt_1_0_10),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_10_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_10_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_11_ (
	.combout(wordcount_q_1_0[11]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_11),
	.datac(CurrentWordCnt_1_0_11),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_11_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_11_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_8_ (
	.combout(wordcount_q_1_0[8]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_8),
	.datac(CurrentWordCnt_1_0_8),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_8_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_8_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_12_ (
	.combout(wordcount_q_1_0[12]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_12),
	.datac(CurrentWordCnt_1_0_12),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_12_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_12_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_14_ (
	.combout(wordcount_q_1_0[14]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_14),
	.datac(CurrentWordCnt_1_0_14),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_14_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_14_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_13_ (
	.combout(wordcount_q_1_0[13]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_13),
	.datac(CurrentWordCnt_1_0_13),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_13_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_13_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_9_ (
	.combout(wordcount_q_1_0[9]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_9),
	.datac(CurrentWordCnt_1_0_9),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_9_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_9_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_7_ (
	.combout(wordcount_q_1_0[7]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_7),
	.datac(CurrentWordCnt_1_0_7),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_7_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_7_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_6_ (
	.combout(wordcount_q_1_0[6]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_6),
	.datac(CurrentWordCnt_1_0_6),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_6_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_6_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_5_ (
	.combout(wordcount_q_1_0[5]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_5),
	.datac(CurrentWordCnt_1_0_5),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_5_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_5_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_4_ (
	.combout(wordcount_q_1_0[4]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_4),
	.datac(CurrentWordCnt_1_0_4),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_4_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_4_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_3_ (
	.combout(wordcount_q_1_0[3]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_3),
	.datac(CurrentWordCnt_1_0_3),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_3_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_3_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_2_ (
	.combout(wordcount_q_1_0[2]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_2),
	.datac(CurrentWordCnt_1_0_2),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_2_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_2_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_1_ (
	.combout(wordcount_q_1_0[1]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1),
	.datac(CurrentWordCnt_1_0_1),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_1_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_1_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_0_0_ (
	.combout(wordcount_q_1_0[0]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_0),
	.datac(CurrentWordCnt_1_0_0),
	.datad(un1_chtempcnt_1_sqmuxa)
);
defparam wordcount_q_1_0_0_.lut_mask=16'hccf0;
defparam wordcount_q_1_0_0_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_15_ (
	.combout(wordcount_q_1_2[15]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_14),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[15])
);
defparam wordcount_q_1_2_15_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_15_.sum_lutc_input="datac";
  cycloneii_lcell_comb chtempcnt_3_sqmuxa_cZ (
	.combout(chtempcnt_3_sqmuxa),
	.dataa(VCC),
	.datab(StartDMA),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam chtempcnt_3_sqmuxa_cZ.lut_mask=16'hc000;
defparam chtempcnt_3_sqmuxa_cZ.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_10_ (
	.combout(wordcount_q_1_2[10]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_9),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[10])
);
defparam wordcount_q_1_2_10_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_10_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_11_ (
	.combout(wordcount_q_1_2[11]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_10),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[11])
);
defparam wordcount_q_1_2_11_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_11_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_8_ (
	.combout(wordcount_q_1_2[8]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_7),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[8])
);
defparam wordcount_q_1_2_8_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_8_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_12_ (
	.combout(wordcount_q_1_2[12]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_11),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[12])
);
defparam wordcount_q_1_2_12_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_12_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_14_ (
	.combout(wordcount_q_1_2[14]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_13),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[14])
);
defparam wordcount_q_1_2_14_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_14_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_13_ (
	.combout(wordcount_q_1_2[13]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_12),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[13])
);
defparam wordcount_q_1_2_13_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_13_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_9_ (
	.combout(wordcount_q_1_2[9]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_8),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[9])
);
defparam wordcount_q_1_2_9_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_9_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_7_ (
	.combout(wordcount_q_1_2[7]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_6),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[7])
);
defparam wordcount_q_1_2_7_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_7_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_6_ (
	.combout(wordcount_q_1_2[6]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_5),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[6])
);
defparam wordcount_q_1_2_6_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_6_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_5_ (
	.combout(wordcount_q_1_2[5]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_4),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[5])
);
defparam wordcount_q_1_2_5_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_5_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_4_ (
	.combout(wordcount_q_1_2[4]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_3),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[4])
);
defparam wordcount_q_1_2_4_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_4_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_3_ (
	.combout(wordcount_q_1_2[3]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_2),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[3])
);
defparam wordcount_q_1_2_3_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_3_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_2_ (
	.combout(wordcount_q_1_2[2]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_1),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[2])
);
defparam wordcount_q_1_2_2_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_2_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_1_ (
	.combout(wordcount_q_1_2[1]),
	.dataa(VCC),
	.datab(UpdateWrdCnt_0),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[1])
);
defparam wordcount_q_1_2_1_.lut_mask=16'hcfc0;
defparam wordcount_q_1_2_1_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_2_0_ (
	.combout(wordcount_q_1_2[0]),
	.dataa(VCC),
	.datab(wordcount_q_0),
	.datac(chaddress_q_1_sn_m5),
	.datad(wordcount_q_1_0[0])
);
defparam wordcount_q_1_2_0_.lut_mask=16'h3f30;
defparam wordcount_q_1_2_0_.sum_lutc_input="datac";
// @23:101
  cycloneii_lcell_comb dec_un3_mem2mem_0 (
	.combout(un3_mem2mem_0),
	.dataa(VCC),
	.datab(CmdOut_0),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam dec_un3_mem2mem_0.lut_mask=16'h000c;
defparam dec_un3_mem2mem_0.sum_lutc_input="datac";
// @23:69
  cycloneii_lcell_comb un1_chtc_8_cZ (
	.combout(un1_chtc_8),
	.dataa(wordcount_q_10),
	.datab(wordcount_q_11),
	.datac(wordcount_q_8),
	.datad(wordcount_q_9)
);
defparam un1_chtc_8_cZ.lut_mask=16'h0001;
defparam un1_chtc_8_cZ.sum_lutc_input="datac";
// @23:69
  cycloneii_lcell_comb un1_chtc_9_cZ (
	.combout(un1_chtc_9),
	.dataa(wordcount_q_14),
	.datab(wordcount_q_15),
	.datac(wordcount_q_12),
	.datad(wordcount_q_13)
);
defparam un1_chtc_9_cZ.lut_mask=16'h0001;
defparam un1_chtc_9_cZ.sum_lutc_input="datac";
// @23:69
  cycloneii_lcell_comb un1_chtc_10_cZ (
	.combout(un1_chtc_10),
	.dataa(wordcount_q_2),
	.datab(wordcount_q_3),
	.datac(wordcount_q_0),
	.datad(wordcount_q_1)
);
defparam un1_chtc_10_cZ.lut_mask=16'h0001;
defparam un1_chtc_10_cZ.sum_lutc_input="datac";
// @23:69
  cycloneii_lcell_comb un1_chtc_11_cZ (
	.combout(un1_chtc_11),
	.dataa(wordcount_q_6),
	.datab(wordcount_q_7),
	.datac(wordcount_q_4),
	.datad(wordcount_q_5)
);
defparam un1_chtc_11_cZ.lut_mask=16'h0001;
defparam un1_chtc_11_cZ.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_6_ (
	.combout(wordcount_q_1_1[6]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_6),
	.datac(CurrentWordCnt_1_2_6),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_6_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_6_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_4_ (
	.combout(wordcount_q_1_1[4]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_4),
	.datac(CurrentWordCnt_1_2_4),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_4_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_4_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_8_ (
	.combout(wordcount_q_1_1[8]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_8),
	.datac(CurrentWordCnt_1_2_8),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_8_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_8_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_9_ (
	.combout(wordcount_q_1_1[9]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_9),
	.datac(CurrentWordCnt_1_2_9),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_9_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_9_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_12_ (
	.combout(wordcount_q_1_1[12]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_12),
	.datac(CurrentWordCnt_1_2_12),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_12_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_12_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_13_ (
	.combout(wordcount_q_1_1[13]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_13),
	.datac(CurrentWordCnt_1_2_13),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_13_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_13_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_14_ (
	.combout(wordcount_q_1_1[14]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_14),
	.datac(CurrentWordCnt_1_2_14),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_14_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_14_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_15_ (
	.combout(wordcount_q_1_1[15]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_15),
	.datac(CurrentWordCnt_1_2_15),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_15_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_15_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_10_ (
	.combout(wordcount_q_1_1[10]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_10),
	.datac(CurrentWordCnt_1_2_10),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_10_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_10_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_11_ (
	.combout(wordcount_q_1_1[11]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_11),
	.datac(CurrentWordCnt_1_2_11),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_11_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_11_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_7_ (
	.combout(wordcount_q_1_1[7]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_7),
	.datac(CurrentWordCnt_1_2_7),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_7_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_7_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_5_ (
	.combout(wordcount_q_1_1[5]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_5),
	.datac(CurrentWordCnt_1_2_5),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_5_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_5_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_3_ (
	.combout(wordcount_q_1_1[3]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_3),
	.datac(CurrentWordCnt_1_2_3),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_3_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_3_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_2_ (
	.combout(wordcount_q_1_1[2]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_2),
	.datac(CurrentWordCnt_1_2_2),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_2_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_2_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_1_ (
	.combout(wordcount_q_1_1[1]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_1),
	.datac(CurrentWordCnt_1_2_1),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_1_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_1_.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb wordcount_q_1_1_0_ (
	.combout(wordcount_q_1_1[0]),
	.dataa(VCC),
	.datab(CurrentWordCnt_1_1_0),
	.datac(CurrentWordCnt_1_2_0),
	.datad(chtempcnt_3_sqmuxa)
);
defparam wordcount_q_1_1_0_.lut_mask=16'hccf0;
defparam wordcount_q_1_1_0_.sum_lutc_input="datac";
// @23:69
  cycloneii_lcell_comb un1_chtc_cZ (
	.combout(un1_chtc),
	.dataa(un1_chtc_10),
	.datab(un1_chtc_11),
	.datac(un1_chtc_8),
	.datad(un1_chtc_9)
);
defparam un1_chtc_cZ.lut_mask=16'h8000;
defparam un1_chtc_cZ.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb un1_chtempcnt_1_sqmuxa_a_cZ (
	.combout(un1_chtempcnt_1_sqmuxa_a),
	.dataa(CmdOut_0),
	.datab(Update_0),
	.datac(Update_1),
	.datad(un6_risingsampled_nmemr_i_a2)
);
defparam un1_chtempcnt_1_sqmuxa_a_cZ.lut_mask=16'h00a8;
defparam un1_chtempcnt_1_sqmuxa_a_cZ.sum_lutc_input="datac";
// @23:130
  cycloneii_lcell_comb un1_chtempcnt_1_sqmuxa_cZ (
	.combout(un1_chtempcnt_1_sqmuxa),
	.dataa(StartDMA),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(un1_chtempcnt_1_sqmuxa_a)
);
defparam un1_chtempcnt_1_sqmuxa_cZ.lut_mask=16'h0908;
defparam un1_chtempcnt_1_sqmuxa_cZ.sum_lutc_input="datac";
  assign  chaddress_q_1_sn_m4_i = ~ chaddress_q_1_sn_m4;
endmodule /* worddec */

// VQM4.1+ 
module modereg (
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  ModeOut_0,
  ModeOut_1,
  ModeOut_2,
  ModeOut_3,
  ModeOut_4,
  ModeOut_5,
  LoadModeReg_10_sqmuxa_0_a2_1,
  LoadModeReg_9_sqmuxa_0_a2_0,
  RESET_c,
  CLK_c_i
)
;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output ModeOut_0 ;
output ModeOut_1 ;
output ModeOut_2 ;
output ModeOut_3 ;
output ModeOut_4 ;
output ModeOut_5 ;
input LoadModeReg_10_sqmuxa_0_a2_1 ;
input LoadModeReg_9_sqmuxa_0_a2_0 ;
input RESET_c ;
input CLK_c_i ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire ModeOut_0 ;
wire ModeOut_1 ;
wire ModeOut_2 ;
wire ModeOut_3 ;
wire ModeOut_4 ;
wire ModeOut_5 ;
wire LoadModeReg_10_sqmuxa_0_a2_1 ;
wire LoadModeReg_9_sqmuxa_0_a2_0 ;
wire RESET_c ;
wire CLK_c_i ;
wire g2_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:78
  cycloneii_lcell_ff ModeOut_5__Z (
	.regout(ModeOut_5),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_4__Z (
	.regout(ModeOut_4),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_3__Z (
	.regout(ModeOut_3),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_2__Z (
	.regout(ModeOut_2),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_1__Z (
	.regout(ModeOut_1),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_0__Z (
	.regout(ModeOut_0),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
  cycloneii_lcell_comb g2 (
	.combout(g2_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(LoadModeReg_9_sqmuxa_0_a2_0),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam g2.lut_mask=16'h1000;
defparam g2.sum_lutc_input="datac";
endmodule /* modereg */

// VQM4.1+ 
module modereg_1 (
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  ModeOut_0,
  ModeOut_1,
  ModeOut_2,
  ModeOut_3,
  ModeOut_4,
  ModeOut_5,
  LoadModeReg_10_sqmuxa_0_a2_1,
  LoadModeReg_9_sqmuxa_0_a2_0,
  RESET_c,
  CLK_c_i
)
;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output ModeOut_0 ;
output ModeOut_1 ;
output ModeOut_2 ;
output ModeOut_3 ;
output ModeOut_4 ;
output ModeOut_5 ;
input LoadModeReg_10_sqmuxa_0_a2_1 ;
input LoadModeReg_9_sqmuxa_0_a2_0 ;
input RESET_c ;
input CLK_c_i ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire ModeOut_0 ;
wire ModeOut_1 ;
wire ModeOut_2 ;
wire ModeOut_3 ;
wire ModeOut_4 ;
wire ModeOut_5 ;
wire LoadModeReg_10_sqmuxa_0_a2_1 ;
wire LoadModeReg_9_sqmuxa_0_a2_0 ;
wire RESET_c ;
wire CLK_c_i ;
wire g2_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:78
  cycloneii_lcell_ff ModeOut_5__Z (
	.regout(ModeOut_5),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_4__Z (
	.regout(ModeOut_4),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_3__Z (
	.regout(ModeOut_3),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_2__Z (
	.regout(ModeOut_2),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_1__Z (
	.regout(ModeOut_1),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_0__Z (
	.regout(ModeOut_0),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
  cycloneii_lcell_comb g2 (
	.combout(g2_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(LoadModeReg_9_sqmuxa_0_a2_0),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam g2.lut_mask=16'h4000;
defparam g2.sum_lutc_input="datac";
endmodule /* modereg_1 */

// VQM4.1+ 
module modereg_2 (
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  ModeOut_0,
  ModeOut_1,
  ModeOut_2,
  ModeOut_3,
  ModeOut_4,
  ModeOut_5,
  LoadModeReg_10_sqmuxa_0_a2_1,
  LoadModeReg_9_sqmuxa_0_a2_0,
  RESET_c,
  CLK_c_i
)
;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output ModeOut_0 ;
output ModeOut_1 ;
output ModeOut_2 ;
output ModeOut_3 ;
output ModeOut_4 ;
output ModeOut_5 ;
input LoadModeReg_10_sqmuxa_0_a2_1 ;
input LoadModeReg_9_sqmuxa_0_a2_0 ;
input RESET_c ;
input CLK_c_i ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire ModeOut_0 ;
wire ModeOut_1 ;
wire ModeOut_2 ;
wire ModeOut_3 ;
wire ModeOut_4 ;
wire ModeOut_5 ;
wire LoadModeReg_10_sqmuxa_0_a2_1 ;
wire LoadModeReg_9_sqmuxa_0_a2_0 ;
wire RESET_c ;
wire CLK_c_i ;
wire g2_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:78
  cycloneii_lcell_ff ModeOut_5__Z (
	.regout(ModeOut_5),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_4__Z (
	.regout(ModeOut_4),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_3__Z (
	.regout(ModeOut_3),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_2__Z (
	.regout(ModeOut_2),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_1__Z (
	.regout(ModeOut_1),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_0__Z (
	.regout(ModeOut_0),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
  cycloneii_lcell_comb g2 (
	.combout(g2_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(LoadModeReg_9_sqmuxa_0_a2_0),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam g2.lut_mask=16'h2000;
defparam g2.sum_lutc_input="datac";
endmodule /* modereg_2 */

// VQM4.1+ 
module modereg_3 (
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  ModeOut_0,
  ModeOut_1,
  ModeOut_2,
  ModeOut_3,
  ModeOut_4,
  ModeOut_5,
  LoadModeReg_10_sqmuxa_0_a2_1,
  LoadModeReg_9_sqmuxa_0_a2_0,
  RESET_c,
  CLK_c_i
)
;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output ModeOut_0 ;
output ModeOut_1 ;
output ModeOut_2 ;
output ModeOut_3 ;
output ModeOut_4 ;
output ModeOut_5 ;
input LoadModeReg_10_sqmuxa_0_a2_1 ;
input LoadModeReg_9_sqmuxa_0_a2_0 ;
input RESET_c ;
input CLK_c_i ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire ModeOut_0 ;
wire ModeOut_1 ;
wire ModeOut_2 ;
wire ModeOut_3 ;
wire ModeOut_4 ;
wire ModeOut_5 ;
wire LoadModeReg_10_sqmuxa_0_a2_1 ;
wire LoadModeReg_9_sqmuxa_0_a2_0 ;
wire RESET_c ;
wire CLK_c_i ;
wire g2_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:78
  cycloneii_lcell_ff ModeOut_5__Z (
	.regout(ModeOut_5),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_4__Z (
	.regout(ModeOut_4),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_3__Z (
	.regout(ModeOut_3),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_2__Z (
	.regout(ModeOut_2),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_1__Z (
	.regout(ModeOut_1),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @15:78
  cycloneii_lcell_ff ModeOut_0__Z (
	.regout(ModeOut_0),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
  cycloneii_lcell_comb g2 (
	.combout(g2_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(LoadModeReg_9_sqmuxa_0_a2_0),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam g2.lut_mask=16'h8000;
defparam g2.sum_lutc_input="datac";
endmodule /* modereg_3 */

// VQM4.1+ 
module cmdreg (
  SyncAddrOut_2,
  SyncAddrOut_0,
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  SyncDataOut_3,
  SyncDataOut_4,
  SyncDataOut_5,
  SyncDataOut_6,
  SyncDataOut_7,
  CmdOut_0,
  CmdOut_1,
  CmdOut_2,
  CmdOut_3,
  CmdOut_4,
  CmdOut_5,
  CmdOut_6,
  CmdOut_7,
  next_bytepointer_1_iv_0_a2_2,
  un1_masterclear_i_a2_x_i,
  CLK_c_i
)
;
input SyncAddrOut_2 ;
input SyncAddrOut_0 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
input SyncDataOut_3 ;
input SyncDataOut_4 ;
input SyncDataOut_5 ;
input SyncDataOut_6 ;
input SyncDataOut_7 ;
output CmdOut_0 ;
output CmdOut_1 ;
output CmdOut_2 ;
output CmdOut_3 ;
output CmdOut_4 ;
output CmdOut_5 ;
output CmdOut_6 ;
output CmdOut_7 ;
input next_bytepointer_1_iv_0_a2_2 ;
input un1_masterclear_i_a2_x_i ;
input CLK_c_i ;
wire SyncAddrOut_2 ;
wire SyncAddrOut_0 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire SyncDataOut_3 ;
wire SyncDataOut_4 ;
wire SyncDataOut_5 ;
wire SyncDataOut_6 ;
wire SyncDataOut_7 ;
wire CmdOut_0 ;
wire CmdOut_1 ;
wire CmdOut_2 ;
wire CmdOut_3 ;
wire CmdOut_4 ;
wire CmdOut_5 ;
wire CmdOut_6 ;
wire CmdOut_7 ;
wire next_bytepointer_1_iv_0_a2_2 ;
wire un1_masterclear_i_a2_x_i ;
wire CLK_c_i ;
wire g2_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @9:81
  cycloneii_lcell_ff CmdOut_7__Z (
	.regout(CmdOut_7),
	.datain(SyncDataOut_7),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @9:81
  cycloneii_lcell_ff CmdOut_6__Z (
	.regout(CmdOut_6),
	.datain(SyncDataOut_6),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @9:81
  cycloneii_lcell_ff CmdOut_5__Z (
	.regout(CmdOut_5),
	.datain(SyncDataOut_5),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @9:81
  cycloneii_lcell_ff CmdOut_4__Z (
	.regout(CmdOut_4),
	.datain(SyncDataOut_4),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @9:81
  cycloneii_lcell_ff CmdOut_3__Z (
	.regout(CmdOut_3),
	.datain(SyncDataOut_3),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @9:81
  cycloneii_lcell_ff CmdOut_2__Z (
	.regout(CmdOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @9:81
  cycloneii_lcell_ff CmdOut_1__Z (
	.regout(CmdOut_1),
	.datain(SyncDataOut_1),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
// @9:81
  cycloneii_lcell_ff CmdOut_0__Z (
	.regout(CmdOut_0),
	.datain(SyncDataOut_0),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
  cycloneii_lcell_comb g2 (
	.combout(g2_i),
	.dataa(VCC),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(next_bytepointer_1_iv_0_a2_2)
);
defparam g2.lut_mask=16'h0300;
defparam g2.sum_lutc_input="datac";
endmodule /* cmdreg */

// VQM4.1+ 
module mask (
  SyncAddrOut_0,
  SyncAddrOut_2,
  ModeOut_2_0,
  ModeOut_1_0,
  ModeOut_0_0,
  SyncDataOut_3,
  SyncDataOut_2,
  SyncDataOut_0,
  SyncDataOut_1,
  Channel_1_1,
  Channel_1_0,
  ModeOut_0,
  MaskOut_i_0,
  MaskOut_i_1,
  MaskOut_i_2,
  MaskOut_i_3,
  LoadModeReg_17_sqmuxa_0_a2,
  LoadModeReg_10_sqmuxa_0_a2_1,
  EndOfDMA_I,
  next_bytepointer_1_iv_0_a2_1,
  un1_masterclear_i_a2_x_i,
  CLK_c_i
)
;
input SyncAddrOut_0 ;
input SyncAddrOut_2 ;
input ModeOut_2_0 ;
input ModeOut_1_0 ;
input ModeOut_0_0 ;
input SyncDataOut_3 ;
input SyncDataOut_2 ;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input Channel_1_1 ;
input Channel_1_0 ;
input ModeOut_0 ;
output MaskOut_i_0 ;
output MaskOut_i_1 ;
output MaskOut_i_2 ;
output MaskOut_i_3 ;
input LoadModeReg_17_sqmuxa_0_a2 ;
input LoadModeReg_10_sqmuxa_0_a2_1 ;
input EndOfDMA_I ;
input next_bytepointer_1_iv_0_a2_1 ;
input un1_masterclear_i_a2_x_i ;
input CLK_c_i ;
wire SyncAddrOut_0 ;
wire SyncAddrOut_2 ;
wire ModeOut_2_0 ;
wire ModeOut_1_0 ;
wire ModeOut_0_0 ;
wire SyncDataOut_3 ;
wire SyncDataOut_2 ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire Channel_1_1 ;
wire Channel_1_0 ;
wire ModeOut_0 ;
wire MaskOut_i_0 ;
wire MaskOut_i_1 ;
wire MaskOut_i_2 ;
wire MaskOut_i_3 ;
wire LoadModeReg_17_sqmuxa_0_a2 ;
wire LoadModeReg_10_sqmuxa_0_a2_1 ;
wire EndOfDMA_I ;
wire next_bytepointer_1_iv_0_a2_1 ;
wire un1_masterclear_i_a2_x_i ;
wire CLK_c_i ;
wire [3:0] next_maskout_1_5;
wire [3:0] next_maskout_1_6;
wire [3:0] next_maskout_1_7;
wire g2_2 ;
wire g0_i_o4_2 ;
wire g2_1 ;
wire g2_0 ;
wire g2 ;
wire next_maskout_1_sn_m5 ;
wire next_maskout_1_sn_m6 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @14:124
  cycloneii_lcell_ff MaskOut_i_3__Z (
	.regout(MaskOut_i_3),
	.datain(g2_2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @14:124
  cycloneii_lcell_ff MaskOut_i_2__Z (
	.regout(MaskOut_i_2),
	.datain(g2_1),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @14:124
  cycloneii_lcell_ff MaskOut_i_1__Z (
	.regout(MaskOut_i_1),
	.datain(g2_0),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @14:124
  cycloneii_lcell_ff MaskOut_i_0__Z (
	.regout(MaskOut_i_0),
	.datain(g2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_5_0_ (
	.combout(next_maskout_1_5[0]),
	.dataa(MaskOut_i_0),
	.datab(ModeOut_0),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam MaskRegProc_next_maskout_1_5_0_.lut_mask=16'h5553;
defparam MaskRegProc_next_maskout_1_5_0_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_6_0_ (
	.combout(next_maskout_1_6[0]),
	.dataa(MaskOut_i_0),
	.datab(SyncDataOut_1),
	.datac(SyncDataOut_0),
	.datad(SyncDataOut_2)
);
defparam MaskRegProc_next_maskout_1_6_0_.lut_mask=16'h5754;
defparam MaskRegProc_next_maskout_1_6_0_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_5_2_ (
	.combout(next_maskout_1_5[2]),
	.dataa(ModeOut_0_0),
	.datab(MaskOut_i_2),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam MaskRegProc_next_maskout_1_5_2_.lut_mask=16'h3533;
defparam MaskRegProc_next_maskout_1_5_2_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_5_3_ (
	.combout(next_maskout_1_5[3]),
	.dataa(ModeOut_1_0),
	.datab(MaskOut_i_3),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam MaskRegProc_next_maskout_1_5_3_.lut_mask=16'h5333;
defparam MaskRegProc_next_maskout_1_5_3_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_6_2_ (
	.combout(next_maskout_1_6[2]),
	.dataa(MaskOut_i_2),
	.datab(SyncDataOut_1),
	.datac(SyncDataOut_0),
	.datad(SyncDataOut_2)
);
defparam MaskRegProc_next_maskout_1_6_2_.lut_mask=16'h5d51;
defparam MaskRegProc_next_maskout_1_6_2_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_6_3_ (
	.combout(next_maskout_1_6[3]),
	.dataa(MaskOut_i_3),
	.datab(SyncDataOut_1),
	.datac(SyncDataOut_0),
	.datad(SyncDataOut_2)
);
defparam MaskRegProc_next_maskout_1_6_3_.lut_mask=16'hd515;
defparam MaskRegProc_next_maskout_1_6_3_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_6_1_ (
	.combout(next_maskout_1_6[1]),
	.dataa(MaskOut_i_1),
	.datab(SyncDataOut_1),
	.datac(SyncDataOut_0),
	.datad(SyncDataOut_2)
);
defparam MaskRegProc_next_maskout_1_6_1_.lut_mask=16'h7545;
defparam MaskRegProc_next_maskout_1_6_1_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_5_1_ (
	.combout(next_maskout_1_5[1]),
	.dataa(ModeOut_2_0),
	.datab(MaskOut_i_1),
	.datac(Channel_1_0),
	.datad(Channel_1_1)
);
defparam MaskRegProc_next_maskout_1_5_1_.lut_mask=16'h3353;
defparam MaskRegProc_next_maskout_1_5_1_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_7_2_ (
	.combout(next_maskout_1_7[2]),
	.dataa(SyncDataOut_2),
	.datab(next_bytepointer_1_iv_0_a2_1),
	.datac(next_maskout_1_6[2]),
	.datad(next_maskout_1_sn_m5)
);
defparam MaskRegProc_next_maskout_1_7_2_.lut_mask=16'hf022;
defparam MaskRegProc_next_maskout_1_7_2_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_7_3_ (
	.combout(next_maskout_1_7[3]),
	.dataa(SyncDataOut_3),
	.datab(next_bytepointer_1_iv_0_a2_1),
	.datac(next_maskout_1_6[3]),
	.datad(next_maskout_1_sn_m5)
);
defparam MaskRegProc_next_maskout_1_7_3_.lut_mask=16'hf022;
defparam MaskRegProc_next_maskout_1_7_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb g2_1_cZ (
	.combout(g2_1),
	.dataa(VCC),
	.datab(next_maskout_1_5[2]),
	.datac(next_maskout_1_sn_m6),
	.datad(next_maskout_1_7[2])
);
defparam g2_1_cZ.lut_mask=16'h303f;
defparam g2_1_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g2_2_cZ (
	.combout(g2_2),
	.dataa(VCC),
	.datab(next_maskout_1_5[3]),
	.datac(next_maskout_1_sn_m6),
	.datad(next_maskout_1_7[3])
);
defparam g2_2_cZ.lut_mask=16'h303f;
defparam g2_2_cZ.sum_lutc_input="datac";
// @14:111
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_sn_m6 (
	.combout(next_maskout_1_sn_m6),
	.dataa(EndOfDMA_I),
	.datab(SyncAddrOut_2),
	.datac(SyncAddrOut_0),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam MaskRegProc_next_maskout_1_sn_m6.lut_mask=16'ha2aa;
defparam MaskRegProc_next_maskout_1_sn_m6.sum_lutc_input="datac";
// @14:97
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_sn_m5 (
	.combout(next_maskout_1_sn_m5),
	.dataa(SyncAddrOut_0),
	.datab(SyncAddrOut_2),
	.datac(next_bytepointer_1_iv_0_a2_1),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam MaskRegProc_next_maskout_1_sn_m5.lut_mask=16'h07ff;
defparam MaskRegProc_next_maskout_1_sn_m5.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_7_0_ (
	.combout(next_maskout_1_7[0]),
	.dataa(SyncDataOut_0),
	.datab(next_maskout_1_6[0]),
	.datac(LoadModeReg_17_sqmuxa_0_a2),
	.datad(next_maskout_1_sn_m5)
);
defparam MaskRegProc_next_maskout_1_7_0_.lut_mask=16'hcc0a;
defparam MaskRegProc_next_maskout_1_7_0_.sum_lutc_input="datac";
// @14:77
  cycloneii_lcell_comb MaskRegProc_next_maskout_1_7_1_ (
	.combout(next_maskout_1_7[1]),
	.dataa(SyncDataOut_1),
	.datab(next_maskout_1_6[1]),
	.datac(LoadModeReg_17_sqmuxa_0_a2),
	.datad(next_maskout_1_sn_m5)
);
defparam MaskRegProc_next_maskout_1_7_1_.lut_mask=16'hcc0a;
defparam MaskRegProc_next_maskout_1_7_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_2_cZ (
	.combout(g0_i_o4_2),
	.dataa(EndOfDMA_I),
	.datab(SyncAddrOut_0),
	.datac(SyncAddrOut_2),
	.datad(LoadModeReg_10_sqmuxa_0_a2_1)
);
defparam g0_i_o4_2_cZ.lut_mask=16'hfbaa;
defparam g0_i_o4_2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g2_cZ (
	.combout(g2),
	.dataa(VCC),
	.datab(next_maskout_1_5[0]),
	.datac(next_maskout_1_sn_m6),
	.datad(next_maskout_1_7[0])
);
defparam g2_cZ.lut_mask=16'h303f;
defparam g2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g2_0_cZ (
	.combout(g2_0),
	.dataa(VCC),
	.datab(next_maskout_1_5[1]),
	.datac(next_maskout_1_sn_m6),
	.datad(next_maskout_1_7[1])
);
defparam g2_0_cZ.lut_mask=16'h303f;
defparam g2_0_cZ.sum_lutc_input="datac";
endmodule /* mask */

// VQM4.1+ 
module request (
  SyncDataOut_0,
  SyncDataOut_1,
  SyncDataOut_2,
  RequestOut_0,
  RequestOut_1,
  RequestOut_2,
  RequestOut_3,
  LoadModeReg_9_sqmuxa_0_a2_0,
  next_bytepointer_1_iv_0_a2_2,
  un1_masterclear_i_a2_x_i,
  CLK_c_i
)
;
input SyncDataOut_0 ;
input SyncDataOut_1 ;
input SyncDataOut_2 ;
output RequestOut_0 ;
output RequestOut_1 ;
output RequestOut_2 ;
output RequestOut_3 ;
input LoadModeReg_9_sqmuxa_0_a2_0 ;
input next_bytepointer_1_iv_0_a2_2 ;
input un1_masterclear_i_a2_x_i ;
input CLK_c_i ;
wire SyncDataOut_0 ;
wire SyncDataOut_1 ;
wire SyncDataOut_2 ;
wire RequestOut_0 ;
wire RequestOut_1 ;
wire RequestOut_2 ;
wire RequestOut_3 ;
wire LoadModeReg_9_sqmuxa_0_a2_0 ;
wire next_bytepointer_1_iv_0_a2_2 ;
wire un1_masterclear_i_a2_x_i ;
wire CLK_c_i ;
wire g2_2_i ;
wire g2_1_i ;
wire g2_0_i ;
wire g2_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:89
  cycloneii_lcell_ff RequestOut_3__Z (
	.regout(RequestOut_3),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_2_i)
);
// @18:89
  cycloneii_lcell_ff RequestOut_2__Z (
	.regout(RequestOut_2),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_1_i)
);
// @18:89
  cycloneii_lcell_ff RequestOut_1__Z (
	.regout(RequestOut_1),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_0_i)
);
// @18:89
  cycloneii_lcell_ff RequestOut_0__Z (
	.regout(RequestOut_0),
	.datain(SyncDataOut_2),
	.clk(CLK_c_i),
	.aclr(un1_masterclear_i_a2_x_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g2_i)
);
  cycloneii_lcell_comb g2_2 (
	.combout(g2_2_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(next_bytepointer_1_iv_0_a2_2),
	.datad(LoadModeReg_9_sqmuxa_0_a2_0)
);
defparam g2_2.lut_mask=16'h8000;
defparam g2_2.sum_lutc_input="datac";
  cycloneii_lcell_comb g2_1 (
	.combout(g2_1_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(next_bytepointer_1_iv_0_a2_2),
	.datad(LoadModeReg_9_sqmuxa_0_a2_0)
);
defparam g2_1.lut_mask=16'h2000;
defparam g2_1.sum_lutc_input="datac";
  cycloneii_lcell_comb g2_0 (
	.combout(g2_0_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(next_bytepointer_1_iv_0_a2_2),
	.datad(LoadModeReg_9_sqmuxa_0_a2_0)
);
defparam g2_0.lut_mask=16'h4000;
defparam g2_0.sum_lutc_input="datac";
  cycloneii_lcell_comb g2 (
	.combout(g2_i),
	.dataa(SyncDataOut_1),
	.datab(SyncDataOut_0),
	.datac(next_bytepointer_1_iv_0_a2_2),
	.datad(LoadModeReg_9_sqmuxa_0_a2_0)
);
defparam g2.lut_mask=16'h1000;
defparam g2.sum_lutc_input="datac";
endmodule /* request */

// VQM4.1+ 
module status (
  Channel_1_1,
  Channel_1_0,
  CmdOut_0,
  StatusOut_0,
  StatusOut_1,
  StatusOut_2,
  StatusOut_3,
  EndOfDMA_I,
  MasterClear,
  nIORINQ_i,
  un7_clearstatusreg_0_o2_1,
  un7_clearstatusreg_0_o2_0_x,
  RESET_c,
  CLK_c_i
)
;
input Channel_1_1 ;
input Channel_1_0 ;
input CmdOut_0 ;
output StatusOut_0 ;
output StatusOut_1 ;
output StatusOut_2 ;
output StatusOut_3 ;
input EndOfDMA_I ;
input MasterClear ;
input nIORINQ_i ;
input un7_clearstatusreg_0_o2_1 ;
input un7_clearstatusreg_0_o2_0_x ;
input RESET_c ;
input CLK_c_i ;
wire Channel_1_1 ;
wire Channel_1_0 ;
wire CmdOut_0 ;
wire StatusOut_0 ;
wire StatusOut_1 ;
wire StatusOut_2 ;
wire StatusOut_3 ;
wire EndOfDMA_I ;
wire MasterClear ;
wire nIORINQ_i ;
wire un7_clearstatusreg_0_o2_1 ;
wire un7_clearstatusreg_0_o2_0_x ;
wire RESET_c ;
wire CLK_c_i ;
wire [3:0] next_statusout_1_i;
wire [1:1] next_statusout_1_i_o3;
wire g0_i_o4_2 ;
wire next_statusout_1_sn_m3_0_a2 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @20:115
  cycloneii_lcell_ff StatusOut_3__Z (
	.regout(StatusOut_3),
	.datain(next_statusout_1_i[3]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @20:115
  cycloneii_lcell_ff StatusOut_2__Z (
	.regout(StatusOut_2),
	.datain(next_statusout_1_i[2]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @20:115
  cycloneii_lcell_ff StatusOut_1__Z (
	.regout(StatusOut_1),
	.datain(next_statusout_1_i[1]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @20:115
  cycloneii_lcell_ff StatusOut_0__Z (
	.regout(StatusOut_0),
	.datain(next_statusout_1_i[0]),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_2)
);
// @20:71
  cycloneii_lcell_comb writestatus_next_statusout_1_i_o3_1_ (
	.combout(next_statusout_1_i_o3[1]),
	.dataa(VCC),
	.datab(VCC),
	.datac(CmdOut_0),
	.datad(Channel_1_0)
);
defparam writestatus_next_statusout_1_i_o3_1_.lut_mask=16'hfff0;
defparam writestatus_next_statusout_1_i_o3_1_.sum_lutc_input="datac";
// @20:71
  cycloneii_lcell_comb writestatus_next_statusout_1_sn_m3_0_a2 (
	.combout(next_statusout_1_sn_m3_0_a2),
	.dataa(un7_clearstatusreg_0_o2_0_x),
	.datab(un7_clearstatusreg_0_o2_1),
	.datac(nIORINQ_i),
	.datad(MasterClear)
);
defparam writestatus_next_statusout_1_sn_m3_0_a2.lut_mask=16'h00ef;
defparam writestatus_next_statusout_1_sn_m3_0_a2.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_i_o4_2_cZ (
	.combout(g0_i_o4_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(EndOfDMA_I),
	.datad(next_statusout_1_sn_m3_0_a2)
);
defparam g0_i_o4_2_cZ.lut_mask=16'hf0ff;
defparam g0_i_o4_2_cZ.sum_lutc_input="datac";
// @20:71
  cycloneii_lcell_comb writestatus_next_statusout_1_i_3_ (
	.combout(next_statusout_1_i[3]),
	.dataa(StatusOut_3),
	.datab(Channel_1_0),
	.datac(next_statusout_1_sn_m3_0_a2),
	.datad(Channel_1_1)
);
defparam writestatus_next_statusout_1_i_3_.lut_mask=16'he0a0;
defparam writestatus_next_statusout_1_i_3_.sum_lutc_input="datac";
// @20:71
  cycloneii_lcell_comb writestatus_next_statusout_1_i_2_ (
	.combout(next_statusout_1_i[2]),
	.dataa(StatusOut_2),
	.datab(Channel_1_0),
	.datac(next_statusout_1_sn_m3_0_a2),
	.datad(Channel_1_1)
);
defparam writestatus_next_statusout_1_i_2_.lut_mask=16'hb0a0;
defparam writestatus_next_statusout_1_i_2_.sum_lutc_input="datac";
// @20:71
  cycloneii_lcell_comb writestatus_next_statusout_1_i_0_ (
	.combout(next_statusout_1_i[0]),
	.dataa(StatusOut_0),
	.datab(next_statusout_1_sn_m3_0_a2),
	.datac(Channel_1_1),
	.datad(next_statusout_1_i_o3[1])
);
defparam writestatus_next_statusout_1_i_0_.lut_mask=16'h888c;
defparam writestatus_next_statusout_1_i_0_.sum_lutc_input="datac";
// @20:71
  cycloneii_lcell_comb writestatus_next_statusout_1_i_1_ (
	.combout(next_statusout_1_i[1]),
	.dataa(StatusOut_1),
	.datab(next_statusout_1_sn_m3_0_a2),
	.datac(Channel_1_1),
	.datad(next_statusout_1_i_o3[1])
);
defparam writestatus_next_statusout_1_i_1_.lut_mask=16'h8c88;
defparam writestatus_next_statusout_1_i_1_.sum_lutc_input="datac";
endmodule /* status */

// VQM4.1+ 
module req_enc (
  next_update_1_0_iv_0_o2_0,
  CmdOut_0,
  CmdOut_3,
  CmdOut_2,
  RequestOut_2,
  RequestOut_3,
  RequestOut_1,
  RequestOut_0,
  MaskOut_i_2,
  MaskOut_i_3,
  MaskOut_i_1,
  MaskOut_i_0,
  CompositeRequest_0_2,
  CompositeRequest_0_1,
  CompositeRequest_0_0,
  CompositeRequest_0_3,
  DACK_i_i_x_i_3,
  DACK_i_i_x_i_2,
  DACK_i_i_x_i_1,
  DACK_i_i_x_i_0,
  DREQ_c_0,
  DREQ_c_1,
  DREQ_c_2,
  DREQ_c_3,
  DREQReg2Q_0,
  DREQReg2Q_1,
  DREQReg2Q_2,
  DREQReg2Q_3,
  Channel_1_0,
  Channel_1_1,
  ChannelRequest_i_m2,
  DACKEnable,
  HLDA_c,
  HLDAReg2Q,
  StartDMA,
  RESET_c,
  CLK_c,
  MasterClear,
  CLK_c_i
)
;
input next_update_1_0_iv_0_o2_0 ;
input CmdOut_0 ;
input CmdOut_3 ;
input CmdOut_2 ;
input RequestOut_2 ;
input RequestOut_3 ;
input RequestOut_1 ;
input RequestOut_0 ;
input MaskOut_i_2 ;
input MaskOut_i_3 ;
input MaskOut_i_1 ;
input MaskOut_i_0 ;
output CompositeRequest_0_2 ;
output CompositeRequest_0_1 ;
output CompositeRequest_0_0 ;
output CompositeRequest_0_3 ;
output DACK_i_i_x_i_3 ;
output DACK_i_i_x_i_2 ;
output DACK_i_i_x_i_1 ;
output DACK_i_i_x_i_0 ;
input DREQ_c_0 ;
input DREQ_c_1 ;
input DREQ_c_2 ;
input DREQ_c_3 ;
output DREQReg2Q_0 ;
output DREQReg2Q_1 ;
output DREQReg2Q_2 ;
output DREQReg2Q_3 ;
output Channel_1_0 ;
output Channel_1_1 ;
output ChannelRequest_i_m2 ;
input DACKEnable ;
input HLDA_c ;
output HLDAReg2Q ;
output StartDMA ;
input RESET_c ;
input CLK_c ;
input MasterClear ;
input CLK_c_i ;
wire next_update_1_0_iv_0_o2_0 ;
wire CmdOut_0 ;
wire CmdOut_3 ;
wire CmdOut_2 ;
wire RequestOut_2 ;
wire RequestOut_3 ;
wire RequestOut_1 ;
wire RequestOut_0 ;
wire MaskOut_i_2 ;
wire MaskOut_i_3 ;
wire MaskOut_i_1 ;
wire MaskOut_i_0 ;
wire CompositeRequest_0_2 ;
wire CompositeRequest_0_1 ;
wire CompositeRequest_0_0 ;
wire CompositeRequest_0_3 ;
wire DACK_i_i_x_i_3 ;
wire DACK_i_i_x_i_2 ;
wire DACK_i_i_x_i_1 ;
wire DACK_i_i_x_i_0 ;
wire DREQ_c_0 ;
wire DREQ_c_1 ;
wire DREQ_c_2 ;
wire DREQ_c_3 ;
wire DREQReg2Q_0 ;
wire DREQReg2Q_1 ;
wire DREQReg2Q_2 ;
wire DREQReg2Q_3 ;
wire Channel_1_0 ;
wire Channel_1_1 ;
wire ChannelRequest_i_m2 ;
wire DACKEnable ;
wire HLDA_c ;
wire HLDAReg2Q ;
wire StartDMA ;
wire RESET_c ;
wire CLK_c ;
wire MasterClear ;
wire CLK_c_i ;
wire [3:0] DREQReg2D;
wire [3:0] DACK_i;
wire [1:1] Channel_1_ns_0_i_a7_0_0;
wire [0:0] Channel_1_ns_1_iv_0_a5_1_0_0;
wire [0:0] Channel_1_ns_1_iv_0_a5_1_1;
wire [0:0] Channel_1_ns_1_iv_0_a5_a;
wire [0:0] Channel_1_ns_1_iv_0_a5;
wire g0_4 ;
wire g0_3 ;
wire g0_2 ;
wire g0_1 ;
wire g0_0 ;
wire g0 ;
wire HLDAoneshot ;
wire HLDAReg2D ;
wire ChannelRequest_i_m4 ;
wire ChannelRequest_i_m4_0 ;
wire G_87 ;
wire g0_3_0_a ;
wire g0_3_0 ;
wire g0_4_2_a ;
wire g0_4_2 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @17:174
  cycloneii_lcell_ff Channel_1_1__Z (
	.regout(Channel_1_1),
	.datain(g0_4),
	.clk(CLK_c_i),
	.aclr(MasterClear),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:174
  cycloneii_lcell_ff Channel_1_0__Z (
	.regout(Channel_1_0),
	.datain(g0_3),
	.clk(CLK_c_i),
	.aclr(MasterClear),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:119
  cycloneii_lcell_ff DREQReg2Q_3__Z (
	.regout(DREQReg2Q_3),
	.datain(DREQReg2D[3]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:119
  cycloneii_lcell_ff DREQReg2Q_2__Z (
	.regout(DREQReg2Q_2),
	.datain(DREQReg2D[2]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:119
  cycloneii_lcell_ff DREQReg2Q_1__Z (
	.regout(DREQReg2Q_1),
	.datain(DREQReg2D[1]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:119
  cycloneii_lcell_ff DREQReg2Q_0__Z (
	.regout(DREQReg2Q_0),
	.datain(DREQReg2D[0]),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:108
  cycloneii_lcell_ff DREQReg2D_3__Z (
	.regout(DREQReg2D[3]),
	.datain(DREQ_c_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:108
  cycloneii_lcell_ff DREQReg2D_2__Z (
	.regout(DREQReg2D[2]),
	.datain(DREQ_c_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:108
  cycloneii_lcell_ff DREQReg2D_1__Z (
	.regout(DREQReg2D[1]),
	.datain(DREQ_c_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:108
  cycloneii_lcell_ff DREQReg2D_0__Z (
	.regout(DREQReg2D[0]),
	.datain(DREQ_c_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:130
  cycloneii_lcell_ff DACK_i_3__Z (
	.regout(DACK_i[3]),
	.datain(g0_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:130
  cycloneii_lcell_ff DACK_i_2__Z (
	.regout(DACK_i[2]),
	.datain(g0_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:130
  cycloneii_lcell_ff DACK_i_1__Z (
	.regout(DACK_i[1]),
	.datain(g0_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:130
  cycloneii_lcell_ff DACK_i_0__Z (
	.regout(DACK_i[0]),
	.datain(g0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:163
  cycloneii_lcell_ff StartDMA_Z (
	.regout(StartDMA),
	.datain(HLDAoneshot),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:152
  cycloneii_lcell_ff HLDAReg2Q_Z (
	.regout(HLDAReg2Q),
	.datain(HLDAReg2D),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @17:141
  cycloneii_lcell_ff HLDAReg2D_Z (
	.regout(HLDAReg2D),
	.datain(HLDA_c),
	.clk(CLK_c),
	.aclr(RESET_c),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  DACK_i_i_x_i_0 = ~ DACK_i[0];
  assign  DACK_i_i_x_i_1 = ~ DACK_i[1];
  assign  DACK_i_i_x_i_2 = ~ DACK_i[2];
  assign  DACK_i_i_x_i_3 = ~ DACK_i[3];
// @17:88
  cycloneii_lcell_comb HLDAoneshot_cZ (
	.combout(HLDAoneshot),
	.dataa(VCC),
	.datab(VCC),
	.datac(HLDAReg2Q),
	.datad(HLDAReg2D)
);
defparam HLDAoneshot_cZ.lut_mask=16'h0f00;
defparam HLDAoneshot_cZ.sum_lutc_input="datac";
// @25:974
  cycloneii_lcell_comb Channel_1_ns_0_i_a7_0_0_1_ (
	.combout(Channel_1_ns_0_i_a7_0_0[1]),
	.dataa(VCC),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(CompositeRequest_0_3)
);
defparam Channel_1_ns_0_i_a7_0_0_1_.lut_mask=16'hc0f0;
defparam Channel_1_ns_0_i_a7_0_0_1_.sum_lutc_input="datac";
// @17:191
  cycloneii_lcell_comb CompositeRequest_0_0_ (
	.combout(CompositeRequest_0_0),
	.dataa(MaskOut_i_0),
	.datab(RequestOut_0),
	.datac(CmdOut_2),
	.datad(DREQReg2Q_0)
);
defparam CompositeRequest_0_0_.lut_mask=16'hceec;
defparam CompositeRequest_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_2_cZ (
	.combout(g0_2),
	.dataa(CmdOut_3),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(DACKEnable)
);
defparam g0_2_cZ.lut_mask=16'h6aaa;
defparam g0_2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_1_cZ (
	.combout(g0_1),
	.dataa(CmdOut_3),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(DACKEnable)
);
defparam g0_1_cZ.lut_mask=16'h9aaa;
defparam g0_1_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_0_cZ (
	.combout(g0_0),
	.dataa(CmdOut_3),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(DACKEnable)
);
defparam g0_0_cZ.lut_mask=16'ha6aa;
defparam g0_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_cZ (
	.combout(g0),
	.dataa(CmdOut_3),
	.datab(Channel_1_0),
	.datac(Channel_1_1),
	.datad(DACKEnable)
);
defparam g0_cZ.lut_mask=16'ha9aa;
defparam g0_cZ.sum_lutc_input="datac";
// @17:191
  cycloneii_lcell_comb CompositeRequest_0_1_ (
	.combout(CompositeRequest_0_1),
	.dataa(MaskOut_i_1),
	.datab(RequestOut_1),
	.datac(CmdOut_2),
	.datad(DREQReg2Q_1)
);
defparam CompositeRequest_0_1_.lut_mask=16'hceec;
defparam CompositeRequest_0_1_.sum_lutc_input="datac";
// @17:191
  cycloneii_lcell_comb CompositeRequest_0_3_ (
	.combout(CompositeRequest_0_3),
	.dataa(DREQReg2Q_3),
	.datab(MaskOut_i_3),
	.datac(RequestOut_3),
	.datad(CmdOut_2)
);
defparam CompositeRequest_0_3_.lut_mask=16'hf4f8;
defparam CompositeRequest_0_3_.sum_lutc_input="datac";
// @17:191
  cycloneii_lcell_comb CompositeRequest_0_2_ (
	.combout(CompositeRequest_0_2),
	.dataa(MaskOut_i_2),
	.datab(RequestOut_2),
	.datac(CmdOut_2),
	.datad(DREQReg2Q_2)
);
defparam CompositeRequest_0_2_.lut_mask=16'hceec;
defparam CompositeRequest_0_2_.sum_lutc_input="datac";
// @17:174
  cycloneii_lcell_comb Channel_1_ns_1_iv_0_a5_1_0_0_0_ (
	.combout(Channel_1_ns_1_iv_0_a5_1_0_0[0]),
	.dataa(RESET_c),
	.datab(HLDAReg2D),
	.datac(HLDAReg2Q),
	.datad(CompositeRequest_0_0)
);
defparam Channel_1_ns_1_iv_0_a5_1_0_0_0_.lut_mask=16'h0004;
defparam Channel_1_ns_1_iv_0_a5_1_0_0_0_.sum_lutc_input="datac";
// @17:96
  cycloneii_lcell_comb ChannelRequest_i_m4_cZ (
	.combout(ChannelRequest_i_m4),
	.dataa(RESET_c),
	.datab(Channel_1_0),
	.datac(CompositeRequest_0_2),
	.datad(CompositeRequest_0_3)
);
defparam ChannelRequest_i_m4_cZ.lut_mask=16'h5410;
defparam ChannelRequest_i_m4_cZ.sum_lutc_input="datac";
// @17:96
  cycloneii_lcell_comb ChannelRequest_i_m4_0_cZ (
	.combout(ChannelRequest_i_m4_0),
	.dataa(RESET_c),
	.datab(Channel_1_0),
	.datac(CompositeRequest_0_0),
	.datad(CompositeRequest_0_1)
);
defparam ChannelRequest_i_m4_0_cZ.lut_mask=16'h5410;
defparam ChannelRequest_i_m4_0_cZ.sum_lutc_input="datac";
// @25:974
  cycloneii_lcell_comb G_87_cZ (
	.combout(G_87),
	.dataa(HLDAReg2D),
	.datab(HLDAReg2Q),
	.datac(CompositeRequest_0_0),
	.datad(CompositeRequest_0_1)
);
defparam G_87_cZ.lut_mask=16'h2220;
defparam G_87_cZ.sum_lutc_input="datac";
// @17:174
  cycloneii_lcell_comb Channel_1_ns_1_iv_0_a5_1_1_0_ (
	.combout(Channel_1_ns_1_iv_0_a5_1_1[0]),
	.dataa(CmdOut_0),
	.datab(Channel_1_1),
	.datac(CompositeRequest_0_2),
	.datad(CompositeRequest_0_1)
);
defparam Channel_1_ns_1_iv_0_a5_1_1_0_.lut_mask=16'hdf00;
defparam Channel_1_ns_1_iv_0_a5_1_1_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_3_0_a_cZ (
	.combout(g0_3_0_a),
	.dataa(CmdOut_0),
	.datab(Channel_1_1),
	.datac(CompositeRequest_0_1),
	.datad(CompositeRequest_0_3)
);
defparam g0_3_0_a_cZ.lut_mask=16'h57df;
defparam g0_3_0_a_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_3_0_cZ (
	.combout(g0_3_0),
	.dataa(RESET_c),
	.datab(Channel_1_0),
	.datac(HLDAoneshot),
	.datad(g0_3_0_a)
);
defparam g0_3_0_cZ.lut_mask=16'h0414;
defparam g0_3_0_cZ.sum_lutc_input="datac";
// @17:96
  cycloneii_lcell_comb ChannelRequest_i_m2_cZ (
	.combout(ChannelRequest_i_m2),
	.dataa(VCC),
	.datab(Channel_1_1),
	.datac(ChannelRequest_i_m4),
	.datad(ChannelRequest_i_m4_0)
);
defparam ChannelRequest_i_m2_cZ.lut_mask=16'hf3c0;
defparam ChannelRequest_i_m2_cZ.sum_lutc_input="datac";
// @17:174
  cycloneii_lcell_comb Channel_1_ns_1_iv_0_a5_a_0_ (
	.combout(Channel_1_ns_1_iv_0_a5_a[0]),
	.dataa(CmdOut_0),
	.datab(Channel_1_1),
	.datac(HLDAoneshot),
	.datad(CompositeRequest_0_0)
);
defparam Channel_1_ns_1_iv_0_a5_a_0_.lut_mask=16'h20f0;
defparam Channel_1_ns_1_iv_0_a5_a_0_.sum_lutc_input="datac";
// @17:174
  cycloneii_lcell_comb Channel_1_ns_1_iv_0_a5_0_ (
	.combout(Channel_1_ns_1_iv_0_a5[0]),
	.dataa(RESET_c),
	.datab(CompositeRequest_0_2),
	.datac(CompositeRequest_0_3),
	.datad(Channel_1_ns_1_iv_0_a5_a[0])
);
defparam Channel_1_ns_1_iv_0_a5_0_.lut_mask=16'h1000;
defparam Channel_1_ns_1_iv_0_a5_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_4_2_a_cZ (
	.combout(g0_4_2_a),
	.dataa(Channel_1_1),
	.datab(HLDAoneshot),
	.datac(CompositeRequest_0_2),
	.datad(CompositeRequest_0_3)
);
defparam g0_4_2_a_cZ.lut_mask=16'h111d;
defparam g0_4_2_a_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_4_2_cZ (
	.combout(g0_4_2),
	.dataa(RESET_c),
	.datab(next_update_1_0_iv_0_o2_0),
	.datac(CompositeRequest_0_1),
	.datad(g0_4_2_a)
);
defparam g0_4_2_cZ.lut_mask=16'h0045;
defparam g0_4_2_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_4_cZ (
	.combout(g0_4),
	.dataa(CmdOut_0),
	.datab(G_87),
	.datac(Channel_1_ns_0_i_a7_0_0[1]),
	.datad(g0_4_2)
);
defparam g0_4_cZ.lut_mask=16'h3b00;
defparam g0_4_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb g0_3_cZ (
	.combout(g0_3),
	.dataa(Channel_1_ns_1_iv_0_a5_1_0_0[0]),
	.datab(Channel_1_ns_1_iv_0_a5_1_1[0]),
	.datac(Channel_1_ns_1_iv_0_a5[0]),
	.datad(g0_3_0)
);
defparam g0_3_cZ.lut_mask=16'hfff8;
defparam g0_3_cZ.sum_lutc_input="datac";
//@17:174
endmodule /* req_enc */

// VQM4.1+ 
module tempreg (
  state_0,
  DBIN_c_0,
  DBIN_c_1,
  DBIN_c_2,
  DBIN_c_3,
  DBIN_c_4,
  DBIN_c_5,
  DBIN_c_6,
  DBIN_c_7,
  TempOut_0,
  TempOut_1,
  TempOut_2,
  TempOut_3,
  TempOut_4,
  TempOut_5,
  TempOut_6,
  TempOut_7,
  MasterClear,
  RESET_c,
  CLK_c_i
)
;
input state_0 ;
input DBIN_c_0 ;
input DBIN_c_1 ;
input DBIN_c_2 ;
input DBIN_c_3 ;
input DBIN_c_4 ;
input DBIN_c_5 ;
input DBIN_c_6 ;
input DBIN_c_7 ;
output TempOut_0 ;
output TempOut_1 ;
output TempOut_2 ;
output TempOut_3 ;
output TempOut_4 ;
output TempOut_5 ;
output TempOut_6 ;
output TempOut_7 ;
input MasterClear ;
input RESET_c ;
input CLK_c_i ;
wire state_0 ;
wire DBIN_c_0 ;
wire DBIN_c_1 ;
wire DBIN_c_2 ;
wire DBIN_c_3 ;
wire DBIN_c_4 ;
wire DBIN_c_5 ;
wire DBIN_c_6 ;
wire DBIN_c_7 ;
wire TempOut_0 ;
wire TempOut_1 ;
wire TempOut_2 ;
wire TempOut_3 ;
wire TempOut_4 ;
wire TempOut_5 ;
wire TempOut_6 ;
wire TempOut_7 ;
wire MasterClear ;
wire RESET_c ;
wire CLK_c_i ;
wire g0_i_o4_6 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:84
  cycloneii_lcell_ff TempOut_7__Z (
	.regout(TempOut_7),
	.datain(DBIN_c_7),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
// @22:84
  cycloneii_lcell_ff TempOut_6__Z (
	.regout(TempOut_6),
	.datain(DBIN_c_6),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
// @22:84
  cycloneii_lcell_ff TempOut_5__Z (
	.regout(TempOut_5),
	.datain(DBIN_c_5),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
// @22:84
  cycloneii_lcell_ff TempOut_4__Z (
	.regout(TempOut_4),
	.datain(DBIN_c_4),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
// @22:84
  cycloneii_lcell_ff TempOut_3__Z (
	.regout(TempOut_3),
	.datain(DBIN_c_3),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
// @22:84
  cycloneii_lcell_ff TempOut_2__Z (
	.regout(TempOut_2),
	.datain(DBIN_c_2),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
// @22:84
  cycloneii_lcell_ff TempOut_1__Z (
	.regout(TempOut_1),
	.datain(DBIN_c_1),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
// @22:84
  cycloneii_lcell_ff TempOut_0__Z (
	.regout(TempOut_0),
	.datain(DBIN_c_0),
	.clk(CLK_c_i),
	.aclr(RESET_c),
	.sclr(MasterClear),
	.sload(GND),
	.sdata(GND),
	.ena(g0_i_o4_6)
);
  cycloneii_lcell_comb g0_i_o4_6_cZ (
	.combout(g0_i_o4_6),
	.dataa(VCC),
	.datab(VCC),
	.datac(MasterClear),
	.datad(state_0)
);
defparam g0_i_o4_6_cZ.lut_mask=16'hfff0;
defparam g0_i_o4_6_cZ.sum_lutc_input="datac";
endmodule /* tempreg */

// VQM4.1+ 
module gw8237 (
  RESET,
  CLK,
  nCS,
  nIORIN,
  nIOWIN,
  READY,
  HLDA,
  nEOPIN,
  AIN,
  DREQ,
  DBIN,
  DBOUT,
  DBEN,
  AOUT,
  HRQ,
  DACK,
  AEN,
  ADSTB,
  nIOROUT,
  nIOWOUT,
  nMEMR,
  nMEMW,
  nEOPOUT,
  DMAENABLE
)
;
input RESET ;
input CLK ;
input nCS ;
input nIORIN ;
input nIOWIN ;
input READY ;
input HLDA ;
input nEOPIN ;
input [3:0] AIN ;
input [3:0] DREQ ;
input [7:0] DBIN ;
output [7:0] DBOUT ;
output DBEN ;
output [7:0] AOUT ;
output HRQ ;
output [3:0] DACK ;
output AEN ;
output ADSTB ;
output nIOROUT ;
output nIOWOUT ;
output nMEMR ;
output nMEMW ;
output nEOPOUT ;
output DMAENABLE ;
wire RESET ;
wire CLK ;
wire nCS ;
wire nIORIN ;
wire nIOWIN ;
wire READY ;
wire HLDA ;
wire nEOPIN ;
wire DBEN ;
wire HRQ ;
wire AEN ;
wire ADSTB ;
wire nIOROUT ;
wire nIOWOUT ;
wire nMEMR ;
wire nMEMW ;
wire nEOPOUT ;
wire DMAENABLE ;
wire [15:0] I_tempaddreg_chaddress_q;
wire [1:0] I_host_dec_ModeCounter;
wire [15:0] I_ch0car_CurrentAddr_1;
wire [15:0] I_ch0cword_CurrentWordCnt_1;
wire [15:0] I_ch1car_CurrentAddr_1;
wire [15:0] I_ch1cword_CurrentWordCnt_1;
wire [15:0] I_ch2car_CurrentAddr_1;
wire [15:0] I_ch2cword_CurrentWordCnt_1;
wire [15:0] I_ch3car_CurrentAddr_1;
wire [15:0] I_ch3cword_CurrentWordCnt_1;
wire [3:0] I_status_StatusOut;
wire [3:0] I_request_RequestOut;
wire [7:0] I_cmdreg_CmdOut;
wire [5:0] I_ch0modereg_ModeOut;
wire [5:0] I_ch1modereg_ModeOut;
wire [5:0] I_ch2modereg_ModeOut;
wire [5:0] I_ch3modereg_ModeOut;
wire [7:0] I_tempreg_TempOut;
wire [1:0] I_req_enc_Channel_1;
wire [9:5] I_sequencer_state;
wire [3:0] I_sequencer_Update;
wire [3:0] I_AddrSync_SyncAddrOut;
wire [7:0] I_DataSync_SyncDataOut;
wire [15:0] I_ch0bar_BarOut;
wire [15:0] I_ch1bar_BarOut;
wire [15:0] I_ch2bar_BarOut;
wire [15:0] I_ch3bar_BarOut;
wire [14:0] I_tempaddreg_updateaddr_x;
wire [15:0] I_ch0bword_BwordOut;
wire [15:0] I_ch1bword_BwordOut;
wire [15:0] I_ch2bword_BwordOut;
wire [15:0] I_ch3bword_BwordOut;
wire [15:1] UpdateWrdCnt;
wire [15:0] I_worddec_wordcount_q;
wire [3:0] I_req_enc_DREQReg2Q;
wire [13:0] UpdateWrdCnt_cout;
wire [3:0] I_mask_MaskOut_i;
wire [7:0] I_dout_mux_DOUT_x;
wire [3:0] AIN_c;
wire [3:0] DREQ_c;
wire [7:0] DBIN_c;
wire [0:0] I_sequencer_next_update_1_0_iv_0_o2;
wire [3:0] I_req_enc_CompositeRequest_0;
wire [1:1] I_sequencer_state_ns_i_0_a2_0_0;
wire [1:0] I_host_dec_LoadCh1WrdCnt_0_a2;
wire [1:0] I_host_dec_LoadCh0Addr_0_a2;
wire [1:0] I_host_dec_LoadCh0WrdCnt_0_a2;
wire [1:0] I_host_dec_LoadCh1Addr_0_a2;
wire [1:0] I_host_dec_LoadCh3Addr_0_a2;
wire [1:0] I_host_dec_LoadCh3WrdCnt_0_a2;
wire [1:0] I_host_dec_LoadCh2Addr_0_a2;
wire [1:0] I_host_dec_LoadCh2WrdCnt_0_a2;
wire [3:0] DACK_i_i_x_i;
wire I_sequencer_DBOverride ;
wire I_sequencer_MemToMemTemp ;
wire I_host_dec_BytePointer ;
wire I_req_enc_HLDAReg2Q ;
wire I_sequencer_DACKEnable ;
wire I_sequencer_EndOfDMA_I ;
wire I_req_enc_StartDMA ;
wire VCC ;
wire GND ;
wire I_tempaddreg_un1_chaddress_q_1_add15 ;
wire I_ch3cword_writecnt_un2_autoinit ;
wire I_ch2cword_writecnt_un2_autoinit ;
wire I_ch1cword_writecnt_un2_autoinit ;
wire I_ch0cword_writecnt_un2_autoinit ;
wire I_tempaddreg_chaddress_q_1_sn_m4 ;
wire I_ReadSync_SyncRead2_i_0 ;
wire I_ReadSync_SyncRead1_i_0 ;
wire I_WriteSync_SyncWrite2_i_0 ;
wire I_WriteSync_SyncWrite1_i_0 ;
wire I_host_dec_nIORINQ_i ;
wire I_sequencer_StateDecProc_risingsampled_nmemr_i ;
wire I_sequencer_StateDecProc_fallingsampled_nmemr_i ;
wire I_WriteSync_WriteSampleProc_g0_x ;
wire I_host_dec_MasterClear ;
wire G_58 ;
wire I_sequencer_DbenProc_un3_niorin_x ;
wire I_sequencer_HRQ ;
wire I_sequencer_AEN ;
wire I_sequencer_ADSTB ;
wire I_sequencer_StateDecProc_un6_risingsampled_niorout_i_a2_x ;
wire I_sequencer_DMAENABLE ;
wire RESET_c ;
wire CLK_c ;
wire nCS_c ;
wire nIORIN_c ;
wire nIOWIN_c ;
wire READY_c ;
wire HLDA_c ;
wire nEOPIN_c ;
wire I_req_enc_ChannelRequest_i_m2 ;
wire I_host_dec_LoadModeReg_17_sqmuxa_0_a2 ;
wire I_host_dec_BytePointerProc_next_bytepointer_1_iv_0_a2_2 ;
wire I_host_dec_BytePointerProc_next_bytepointer_1_iv_0_a2_1 ;
wire I_host_dec_LoadModeReg_10_sqmuxa_0_a2_1 ;
wire I_host_dec_LoadModeReg_9_sqmuxa_0_a2_0 ;
wire I_sequencer_StateDecProc_next_niowout8_i_o7 ;
wire G_32_x ;
wire I_tempaddreg_chcarryout ;
wire I_WriteSync_WriteSyncProc_un1_syncwrite1 ;
wire UpdateAddr0 ;
wire I_worddec_un1_chtc ;
wire I_host_dec_un7_clearstatusreg_0_o2_0_x ;
wire I_host_dec_un7_clearstatusreg_0_o2_1 ;
wire I_worddec_dec_un3_mem2mem_0 ;
wire I_sequencer_StateDecProc_HRQ_2_i_0_a2_d_1 ;
wire I_sequencer_StateDecProc_g0_6_0 ;
wire G_170 ;
wire G_154 ;
wire G_138 ;
wire G_122 ;
wire G_106 ;
wire G_90 ;
wire G_74 ;
wire I_tempaddreg_g0_i_o4 ;
wire I_ch0car_CurrentAddr_2_sn_m2 ;
wire I_tempaddreg_chaddress_q_1_sn_m5 ;
wire I_sequencer_StateDecProc_next_nmemr_1_i_a ;
wire retI_sequencer_StateDecProc_g0_6 ;
wire I_sequencer_StateDecProc_next_nmemr_1_i ;
wire retI_sequencer_StateDecProc_g0 ;
wire I_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2 ;
wire next_nmemr_1_i_combout ;
wire un6_risingsampled_nmemr_i_a2_combout ;
wire I_ch1car_CurrentAddr_2_sn_m2_i ;
wire I_ch2car_CurrentAddr_2_sn_m2_i ;
wire I_ch3car_CurrentAddr_2_sn_m2_i ;
wire CLK_c_i ;
wire I_host_dec_ModeRegCounterProc_un1_masterclear_i_a2_x_i ;
wire nEOPOUT_i_i_x_i ;
wire nMEMW_i_i_x_i ;
wire nIOWOUT_i_i_x_i ;
wire I_179_x_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  assign  I_179_x_i = ~ nIORIN_c;
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_0_ (
	.cout(UpdateWrdCnt_cout[0]),
	.dataa(I_worddec_wordcount_q[0]),
	.datab(I_worddec_wordcount_q[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam UpdateWrdCnt_0_.lut_mask=16'h00ee;
defparam UpdateWrdCnt_0_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_1_ (
	.combout(UpdateWrdCnt[1]),
	.cout(UpdateWrdCnt_cout[1]),
	.dataa(I_worddec_wordcount_q[0]),
	.datab(I_worddec_wordcount_q[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam UpdateWrdCnt_1_.lut_mask=16'h99ee;
defparam UpdateWrdCnt_1_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_2_ (
	.combout(UpdateWrdCnt[2]),
	.cout(UpdateWrdCnt_cout[2]),
	.dataa(I_worddec_wordcount_q[2]),
	.datab(I_worddec_wordcount_q[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[0])
);
defparam UpdateWrdCnt_2_.lut_mask=16'ha5fe;
defparam UpdateWrdCnt_2_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_3_ (
	.combout(UpdateWrdCnt[3]),
	.cout(UpdateWrdCnt_cout[3]),
	.dataa(I_worddec_wordcount_q[2]),
	.datab(I_worddec_wordcount_q[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[1])
);
defparam UpdateWrdCnt_3_.lut_mask=16'hc9fe;
defparam UpdateWrdCnt_3_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_4_ (
	.combout(UpdateWrdCnt[4]),
	.cout(UpdateWrdCnt_cout[4]),
	.dataa(I_worddec_wordcount_q[4]),
	.datab(I_worddec_wordcount_q[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[2])
);
defparam UpdateWrdCnt_4_.lut_mask=16'ha5fe;
defparam UpdateWrdCnt_4_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_5_ (
	.combout(UpdateWrdCnt[5]),
	.cout(UpdateWrdCnt_cout[5]),
	.dataa(I_worddec_wordcount_q[4]),
	.datab(I_worddec_wordcount_q[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[3])
);
defparam UpdateWrdCnt_5_.lut_mask=16'hc9fe;
defparam UpdateWrdCnt_5_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_6_ (
	.combout(UpdateWrdCnt[6]),
	.cout(UpdateWrdCnt_cout[6]),
	.dataa(I_worddec_wordcount_q[6]),
	.datab(I_worddec_wordcount_q[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[4])
);
defparam UpdateWrdCnt_6_.lut_mask=16'ha5fe;
defparam UpdateWrdCnt_6_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_7_ (
	.combout(UpdateWrdCnt[7]),
	.cout(UpdateWrdCnt_cout[7]),
	.dataa(I_worddec_wordcount_q[6]),
	.datab(I_worddec_wordcount_q[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[5])
);
defparam UpdateWrdCnt_7_.lut_mask=16'hc9fe;
defparam UpdateWrdCnt_7_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_8_ (
	.combout(UpdateWrdCnt[8]),
	.cout(UpdateWrdCnt_cout[8]),
	.dataa(I_worddec_wordcount_q[8]),
	.datab(I_worddec_wordcount_q[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[6])
);
defparam UpdateWrdCnt_8_.lut_mask=16'ha5fe;
defparam UpdateWrdCnt_8_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_9_ (
	.combout(UpdateWrdCnt[9]),
	.cout(UpdateWrdCnt_cout[9]),
	.dataa(I_worddec_wordcount_q[8]),
	.datab(I_worddec_wordcount_q[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[7])
);
defparam UpdateWrdCnt_9_.lut_mask=16'hc9fe;
defparam UpdateWrdCnt_9_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_10_ (
	.combout(UpdateWrdCnt[10]),
	.cout(UpdateWrdCnt_cout[10]),
	.dataa(I_worddec_wordcount_q[10]),
	.datab(I_worddec_wordcount_q[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[8])
);
defparam UpdateWrdCnt_10_.lut_mask=16'ha5fe;
defparam UpdateWrdCnt_10_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_11_ (
	.combout(UpdateWrdCnt[11]),
	.cout(UpdateWrdCnt_cout[11]),
	.dataa(I_worddec_wordcount_q[10]),
	.datab(I_worddec_wordcount_q[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[9])
);
defparam UpdateWrdCnt_11_.lut_mask=16'hc9fe;
defparam UpdateWrdCnt_11_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_12_ (
	.combout(UpdateWrdCnt[12]),
	.cout(UpdateWrdCnt_cout[12]),
	.dataa(I_worddec_wordcount_q[12]),
	.datab(I_worddec_wordcount_q[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[10])
);
defparam UpdateWrdCnt_12_.lut_mask=16'ha5fe;
defparam UpdateWrdCnt_12_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_13_ (
	.combout(UpdateWrdCnt[13]),
	.cout(UpdateWrdCnt_cout[13]),
	.dataa(I_worddec_wordcount_q[12]),
	.datab(I_worddec_wordcount_q[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[11])
);
defparam UpdateWrdCnt_13_.lut_mask=16'hc9fe;
defparam UpdateWrdCnt_13_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_14_ (
	.combout(UpdateWrdCnt[14]),
	.dataa(I_worddec_wordcount_q[14]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[12])
);
defparam UpdateWrdCnt_14_.lut_mask=16'ha5a5;
defparam UpdateWrdCnt_14_.sum_lutc_input="cin";
// @23:71
  cycloneii_lcell_comb UpdateWrdCnt_15_ (
	.combout(UpdateWrdCnt[15]),
	.dataa(I_worddec_wordcount_q[14]),
	.datab(I_worddec_wordcount_q[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(UpdateWrdCnt_cout[13])
);
defparam UpdateWrdCnt_15_.lut_mask=16'hc9c9;
defparam UpdateWrdCnt_15_.sum_lutc_input="cin";
  cycloneii_lcell_comb G_58_cZ (
	.combout(G_58),
	.dataa(VCC),
	.datab(VCC),
	.datac(I_host_dec_LoadCh0Addr_0_a2[1]),
	.datad(I_ch0car_CurrentAddr_2_sn_m2)
);
defparam G_58_cZ.lut_mask=16'hf0ff;
defparam G_58_cZ.sum_lutc_input="datac";
// @25:519
  cycloneii_lcell_comb UpdateAddr0_cZ (
	.combout(UpdateAddr0),
	.dataa(VCC),
	.datab(I_cmdreg_CmdOut[0]),
	.datac(I_cmdreg_CmdOut[1]),
	.datad(I_sequencer_Update[0])
);
defparam UpdateAddr0_cZ.lut_mask=16'h3f00;
defparam UpdateAddr0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_170_cZ (
	.combout(G_170),
	.dataa(I_ch3modereg_ModeOut[2]),
	.datab(I_sequencer_EndOfDMA_I),
	.datac(I_sequencer_Update[3]),
	.datad(I_host_dec_LoadCh3WrdCnt_0_a2[1])
);
defparam G_170_cZ.lut_mask=16'hfff8;
defparam G_170_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_106_cZ (
	.combout(G_106),
	.dataa(I_ch3modereg_ModeOut[2]),
	.datab(I_sequencer_EndOfDMA_I),
	.datac(I_sequencer_Update[3]),
	.datad(I_host_dec_LoadCh3Addr_0_a2[1])
);
defparam G_106_cZ.lut_mask=16'hfff8;
defparam G_106_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_74_cZ (
	.combout(G_74),
	.dataa(I_ch1modereg_ModeOut[2]),
	.datab(I_sequencer_EndOfDMA_I),
	.datac(I_sequencer_Update[1]),
	.datad(I_host_dec_LoadCh1Addr_0_a2[1])
);
defparam G_74_cZ.lut_mask=16'hfff8;
defparam G_74_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_90_cZ (
	.combout(G_90),
	.dataa(I_ch2modereg_ModeOut[2]),
	.datab(I_sequencer_EndOfDMA_I),
	.datac(I_sequencer_Update[2]),
	.datad(I_host_dec_LoadCh2Addr_0_a2[1])
);
defparam G_90_cZ.lut_mask=16'hfff8;
defparam G_90_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_138_cZ (
	.combout(G_138),
	.dataa(I_ch1modereg_ModeOut[2]),
	.datab(I_sequencer_EndOfDMA_I),
	.datac(I_sequencer_Update[1]),
	.datad(I_host_dec_LoadCh1WrdCnt_0_a2[1])
);
defparam G_138_cZ.lut_mask=16'hfff8;
defparam G_138_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_154_cZ (
	.combout(G_154),
	.dataa(I_ch2modereg_ModeOut[2]),
	.datab(I_sequencer_EndOfDMA_I),
	.datac(I_sequencer_Update[2]),
	.datad(I_host_dec_LoadCh2WrdCnt_0_a2[1])
);
defparam G_154_cZ.lut_mask=16'hfff8;
defparam G_154_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_122_cZ (
	.combout(G_122),
	.dataa(I_ch0modereg_ModeOut[2]),
	.datab(I_sequencer_EndOfDMA_I),
	.datac(I_sequencer_Update[0]),
	.datad(I_host_dec_LoadCh0WrdCnt_0_a2[1])
);
defparam G_122_cZ.lut_mask=16'hfff8;
defparam G_122_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb G_32_x_cZ (
	.combout(G_32_x),
	.dataa(VCC),
	.datab(READY_c),
	.datac(I_sequencer_state[8]),
	.datad(I_sequencer_state[9])
);
defparam G_32_x_cZ.lut_mask=16'h00cf;
defparam G_32_x_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb retI_sequencer_StateDecProc_g0_6_cZ (
	.combout(retI_sequencer_StateDecProc_g0_6),
	.dataa(I_sequencer_state_ns_i_0_a2_0_0[1]),
	.datab(I_req_enc_ChannelRequest_i_m2),
	.datac(I_sequencer_StateDecProc_HRQ_2_i_0_a2_d_1),
	.datad(I_sequencer_StateDecProc_g0_6_0)
);
defparam retI_sequencer_StateDecProc_g0_6_cZ.lut_mask=16'h4500;
defparam retI_sequencer_StateDecProc_g0_6_cZ.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb retI_sequencer_StateDecProc_next_nmemr_1_i (
	.combout(I_sequencer_StateDecProc_next_nmemr_1_i),
	.dataa(I_sequencer_state[5]),
	.datab(I_sequencer_state[6]),
	.datac(I_sequencer_StateDecProc_next_nmemr_1_i_a),
	.datad(I_sequencer_StateDecProc_next_niowout8_i_o7)
);
defparam retI_sequencer_StateDecProc_next_nmemr_1_i.lut_mask=16'heeef;
defparam retI_sequencer_StateDecProc_next_nmemr_1_i.sum_lutc_input="datac";
  cycloneii_lcell_comb retI_sequencer_StateDecProc_g0_cZ (
	.combout(retI_sequencer_StateDecProc_g0),
	.dataa(I_sequencer_StateDecProc_HRQ_2_i_0_a2_d_1),
	.datab(I_sequencer_StateDecProc_g0_6_0),
	.datac(I_sequencer_state_ns_i_0_a2_0_0[1]),
	.datad(I_req_enc_ChannelRequest_i_m2)
);
defparam retI_sequencer_StateDecProc_g0_cZ.lut_mask=16'h0c04;
defparam retI_sequencer_StateDecProc_g0_cZ.sum_lutc_input="datac";
// @19:928
  cycloneii_lcell_comb retI_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2 (
	.combout(I_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2),
	.dataa(VCC),
	.datab(VCC),
	.datac(I_sequencer_StateDecProc_fallingsampled_nmemr_i),
	.datad(I_sequencer_StateDecProc_risingsampled_nmemr_i)
);
defparam retI_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2.lut_mask=16'h000f;
defparam retI_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2.sum_lutc_input="datac";
// @19:183
  cycloneii_lcell_comb retretI_sequencer_StateDecProc_next_nmemr_1_i (
	.combout(next_nmemr_1_i_combout),
	.dataa(I_sequencer_state[5]),
	.datab(I_sequencer_state[6]),
	.datac(I_sequencer_StateDecProc_next_nmemr_1_i_a),
	.datad(I_sequencer_StateDecProc_next_niowout8_i_o7)
);
defparam retretI_sequencer_StateDecProc_next_nmemr_1_i.lut_mask=16'heeef;
defparam retretI_sequencer_StateDecProc_next_nmemr_1_i.sum_lutc_input="datac";
// @19:928
  cycloneii_lcell_comb retretI_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2 (
	.combout(un6_risingsampled_nmemr_i_a2_combout),
	.dataa(VCC),
	.datab(VCC),
	.datac(I_sequencer_StateDecProc_fallingsampled_nmemr_i),
	.datad(I_sequencer_StateDecProc_risingsampled_nmemr_i)
);
defparam retretI_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2.lut_mask=16'h000f;
defparam retretI_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2.sum_lutc_input="datac";
// @25:49
  cycloneii_io DBIN_in_7_ (
	.padio(DBIN[7]),
	.combout(DBIN_c[7]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_7_.operation_mode = "input";
// @25:49
  cycloneii_io DBIN_in_6_ (
	.padio(DBIN[6]),
	.combout(DBIN_c[6]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_6_.operation_mode = "input";
// @25:49
  cycloneii_io DBIN_in_5_ (
	.padio(DBIN[5]),
	.combout(DBIN_c[5]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_5_.operation_mode = "input";
// @25:49
  cycloneii_io DBIN_in_4_ (
	.padio(DBIN[4]),
	.combout(DBIN_c[4]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_4_.operation_mode = "input";
// @25:49
  cycloneii_io DBIN_in_3_ (
	.padio(DBIN[3]),
	.combout(DBIN_c[3]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_3_.operation_mode = "input";
// @25:49
  cycloneii_io DBIN_in_2_ (
	.padio(DBIN[2]),
	.combout(DBIN_c[2]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_2_.operation_mode = "input";
// @25:49
  cycloneii_io DBIN_in_1_ (
	.padio(DBIN[1]),
	.combout(DBIN_c[1]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_1_.operation_mode = "input";
// @25:49
  cycloneii_io DBIN_in_0_ (
	.padio(DBIN[0]),
	.combout(DBIN_c[0]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBIN_in_0_.operation_mode = "input";
// @25:48
  cycloneii_io DREQ_in_3_ (
	.padio(DREQ[3]),
	.combout(DREQ_c[3]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DREQ_in_3_.operation_mode = "input";
// @25:48
  cycloneii_io DREQ_in_2_ (
	.padio(DREQ[2]),
	.combout(DREQ_c[2]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DREQ_in_2_.operation_mode = "input";
// @25:48
  cycloneii_io DREQ_in_1_ (
	.padio(DREQ[1]),
	.combout(DREQ_c[1]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DREQ_in_1_.operation_mode = "input";
// @25:48
  cycloneii_io DREQ_in_0_ (
	.padio(DREQ[0]),
	.combout(DREQ_c[0]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DREQ_in_0_.operation_mode = "input";
// @25:47
  cycloneii_io AIN_in_3_ (
	.padio(AIN[3]),
	.combout(AIN_c[3]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AIN_in_3_.operation_mode = "input";
// @25:47
  cycloneii_io AIN_in_2_ (
	.padio(AIN[2]),
	.combout(AIN_c[2]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AIN_in_2_.operation_mode = "input";
// @25:47
  cycloneii_io AIN_in_1_ (
	.padio(AIN[1]),
	.combout(AIN_c[1]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AIN_in_1_.operation_mode = "input";
// @25:47
  cycloneii_io AIN_in_0_ (
	.padio(AIN[0]),
	.combout(AIN_c[0]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AIN_in_0_.operation_mode = "input";
// @25:46
  cycloneii_io nEOPIN_in (
	.padio(nEOPIN),
	.combout(nEOPIN_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nEOPIN_in.operation_mode = "input";
// @25:45
  cycloneii_io HLDA_in (
	.padio(HLDA),
	.combout(HLDA_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam HLDA_in.operation_mode = "input";
// @25:44
  cycloneii_io READY_in (
	.padio(READY),
	.combout(READY_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam READY_in.operation_mode = "input";
// @25:43
  cycloneii_io nIOWIN_in (
	.padio(nIOWIN),
	.combout(nIOWIN_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nIOWIN_in.operation_mode = "input";
// @25:42
  cycloneii_io nIORIN_in (
	.padio(nIORIN),
	.combout(nIORIN_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nIORIN_in.operation_mode = "input";
// @25:41
  cycloneii_io nCS_in (
	.padio(nCS),
	.combout(nCS_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nCS_in.operation_mode = "input";
// @25:40
  cycloneii_io CLK_in (
	.padio(CLK),
	.combout(CLK_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam CLK_in.operation_mode = "input";
// @25:39
  cycloneii_io RESET_in (
	.padio(RESET),
	.combout(RESET_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam RESET_in.operation_mode = "input";
// @25:63
  cycloneii_io DMAENABLE_out (
	.padio(DMAENABLE),
	.datain(I_sequencer_DMAENABLE),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DMAENABLE_out.operation_mode = "output";
// @25:62
  cycloneii_io nEOPOUT_out (
	.padio(nEOPOUT),
	.datain(nEOPOUT_i_i_x_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nEOPOUT_out.operation_mode = "output";
// @25:61
  cycloneii_io nMEMW_out (
	.padio(nMEMW),
	.datain(nMEMW_i_i_x_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nMEMW_out.operation_mode = "output";
// @25:60
  cycloneii_io nMEMR_out (
	.padio(nMEMR),
	.datain(I_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nMEMR_out.operation_mode = "output";
// @25:59
  cycloneii_io nIOWOUT_out (
	.padio(nIOWOUT),
	.datain(nIOWOUT_i_i_x_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nIOWOUT_out.operation_mode = "output";
// @25:58
  cycloneii_io nIOROUT_out (
	.padio(nIOROUT),
	.datain(I_sequencer_StateDecProc_un6_risingsampled_niorout_i_a2_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam nIOROUT_out.operation_mode = "output";
// @25:57
  cycloneii_io ADSTB_out (
	.padio(ADSTB),
	.datain(I_sequencer_ADSTB),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam ADSTB_out.operation_mode = "output";
// @25:56
  cycloneii_io AEN_out (
	.padio(AEN),
	.datain(I_sequencer_AEN),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AEN_out.operation_mode = "output";
// @25:55
  cycloneii_io DACK_out_3_ (
	.padio(DACK[3]),
	.datain(DACK_i_i_x_i[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DACK_out_3_.operation_mode = "output";
// @25:55
  cycloneii_io DACK_out_2_ (
	.padio(DACK[2]),
	.datain(DACK_i_i_x_i[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DACK_out_2_.operation_mode = "output";
// @25:55
  cycloneii_io DACK_out_1_ (
	.padio(DACK[1]),
	.datain(DACK_i_i_x_i[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DACK_out_1_.operation_mode = "output";
// @25:55
  cycloneii_io DACK_out_0_ (
	.padio(DACK[0]),
	.datain(DACK_i_i_x_i[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DACK_out_0_.operation_mode = "output";
// @25:54
  cycloneii_io HRQ_out (
	.padio(HRQ),
	.datain(I_sequencer_HRQ),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam HRQ_out.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_7_ (
	.padio(AOUT[7]),
	.datain(I_tempaddreg_chaddress_q[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_7_.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_6_ (
	.padio(AOUT[6]),
	.datain(I_tempaddreg_chaddress_q[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_6_.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_5_ (
	.padio(AOUT[5]),
	.datain(I_tempaddreg_chaddress_q[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_5_.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_4_ (
	.padio(AOUT[4]),
	.datain(I_tempaddreg_chaddress_q[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_4_.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_3_ (
	.padio(AOUT[3]),
	.datain(I_tempaddreg_chaddress_q[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_3_.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_2_ (
	.padio(AOUT[2]),
	.datain(I_tempaddreg_chaddress_q[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_2_.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_1_ (
	.padio(AOUT[1]),
	.datain(I_tempaddreg_chaddress_q[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_1_.operation_mode = "output";
// @25:53
  cycloneii_io AOUT_out_0_ (
	.padio(AOUT[0]),
	.datain(I_tempaddreg_chaddress_q[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam AOUT_out_0_.operation_mode = "output";
// @25:52
  cycloneii_io DBEN_out (
	.padio(DBEN),
	.datain(I_sequencer_DbenProc_un3_niorin_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBEN_out.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_7_ (
	.padio(DBOUT[7]),
	.datain(I_dout_mux_DOUT_x[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_7_.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_6_ (
	.padio(DBOUT[6]),
	.datain(I_dout_mux_DOUT_x[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_6_.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_5_ (
	.padio(DBOUT[5]),
	.datain(I_dout_mux_DOUT_x[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_5_.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_4_ (
	.padio(DBOUT[4]),
	.datain(I_dout_mux_DOUT_x[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_4_.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_3_ (
	.padio(DBOUT[3]),
	.datain(I_dout_mux_DOUT_x[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_3_.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_2_ (
	.padio(DBOUT[2]),
	.datain(I_dout_mux_DOUT_x[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_2_.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_1_ (
	.padio(DBOUT[1]),
	.datain(I_dout_mux_DOUT_x[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_1_.operation_mode = "output";
// @25:51
  cycloneii_io DBOUT_out_0_ (
	.padio(DBOUT[0]),
	.datain(I_dout_mux_DOUT_x[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam DBOUT_out_0_.operation_mode = "output";
// @25:524
  dma_dout_mux I_dout_mux (
	.RequestOut_2(I_request_RequestOut[2]),
	.RequestOut_3(I_request_RequestOut[3]),
	.RequestOut_0(I_request_RequestOut[0]),
	.RequestOut_1(I_request_RequestOut[1]),
	.MaskOut_i_2(I_mask_MaskOut_i[2]),
	.MaskOut_i_3(I_mask_MaskOut_i[3]),
	.MaskOut_i_0(I_mask_MaskOut_i[0]),
	.MaskOut_i_1(I_mask_MaskOut_i[1]),
	.StatusOut_2(I_status_StatusOut[2]),
	.StatusOut_3(I_status_StatusOut[3]),
	.StatusOut_0(I_status_StatusOut[0]),
	.StatusOut_1(I_status_StatusOut[1]),
	.CurrentAddr_1_2_2(I_ch1car_CurrentAddr_1[2]),
	.CurrentAddr_1_2_10(I_ch1car_CurrentAddr_1[10]),
	.CurrentAddr_1_2_3(I_ch1car_CurrentAddr_1[3]),
	.CurrentAddr_1_2_11(I_ch1car_CurrentAddr_1[11]),
	.CurrentAddr_1_2_0(I_ch1car_CurrentAddr_1[0]),
	.CurrentAddr_1_2_8(I_ch1car_CurrentAddr_1[8]),
	.CurrentAddr_1_2_1(I_ch1car_CurrentAddr_1[1]),
	.CurrentAddr_1_2_9(I_ch1car_CurrentAddr_1[9]),
	.CurrentAddr_1_2_4(I_ch1car_CurrentAddr_1[4]),
	.CurrentAddr_1_2_12(I_ch1car_CurrentAddr_1[12]),
	.CurrentAddr_1_2_13(I_ch1car_CurrentAddr_1[13]),
	.CurrentAddr_1_2_7(I_ch1car_CurrentAddr_1[7]),
	.CurrentAddr_1_2_6(I_ch1car_CurrentAddr_1[6]),
	.CurrentAddr_1_2_5(I_ch1car_CurrentAddr_1[5]),
	.CurrentAddr_1_2_15(I_ch1car_CurrentAddr_1[15]),
	.CurrentAddr_1_2_14(I_ch1car_CurrentAddr_1[14]),
	.CurrentAddr_1_1_10(I_ch3car_CurrentAddr_1[10]),
	.CurrentAddr_1_1_11(I_ch3car_CurrentAddr_1[11]),
	.CurrentAddr_1_1_8(I_ch3car_CurrentAddr_1[8]),
	.CurrentAddr_1_1_9(I_ch3car_CurrentAddr_1[9]),
	.CurrentAddr_1_1_12(I_ch3car_CurrentAddr_1[12]),
	.CurrentAddr_1_1_13(I_ch3car_CurrentAddr_1[13]),
	.CurrentAddr_1_1_15(I_ch3car_CurrentAddr_1[15]),
	.CurrentAddr_1_1_14(I_ch3car_CurrentAddr_1[14]),
	.CurrentAddr_1_1_4(I_ch3car_CurrentAddr_1[4]),
	.CurrentAddr_1_1_2(I_ch3car_CurrentAddr_1[2]),
	.CurrentAddr_1_1_3(I_ch3car_CurrentAddr_1[3]),
	.CurrentAddr_1_1_0(I_ch3car_CurrentAddr_1[0]),
	.CurrentAddr_1_1_1(I_ch3car_CurrentAddr_1[1]),
	.CurrentAddr_1_1_5(I_ch3car_CurrentAddr_1[5]),
	.CurrentAddr_1_1_7(I_ch3car_CurrentAddr_1[7]),
	.CurrentAddr_1_1_6(I_ch3car_CurrentAddr_1[6]),
	.DOUT_x_4(I_dout_mux_DOUT_x[4]),
	.DOUT_x_2(I_dout_mux_DOUT_x[2]),
	.DOUT_x_3(I_dout_mux_DOUT_x[3]),
	.DOUT_x_0(I_dout_mux_DOUT_x[0]),
	.DOUT_x_1(I_dout_mux_DOUT_x[1]),
	.DOUT_x_5(I_dout_mux_DOUT_x[5]),
	.DOUT_x_7(I_dout_mux_DOUT_x[7]),
	.DOUT_x_6(I_dout_mux_DOUT_x[6]),
	.CurrentWordCnt_1_2_12(I_ch1cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_2_10(I_ch1cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_2_2(I_ch1cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_2_11(I_ch1cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_2_3(I_ch1cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_2_0(I_ch1cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_2_1(I_ch1cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_2_4(I_ch1cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_2_13(I_ch1cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_2_15(I_ch1cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_2_14(I_ch1cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_2_7(I_ch1cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_2_6(I_ch1cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_2_5(I_ch1cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_2_9(I_ch1cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_2_8(I_ch1cword_CurrentWordCnt_1[8]),
	.DREQReg2Q_2(I_req_enc_DREQReg2Q[2]),
	.DREQReg2Q_3(I_req_enc_DREQReg2Q[3]),
	.DREQReg2Q_1(I_req_enc_DREQReg2Q[1]),
	.DREQReg2Q_0(I_req_enc_DREQReg2Q[0]),
	.CmdOut_2(I_cmdreg_CmdOut[2]),
	.CmdOut_3(I_cmdreg_CmdOut[3]),
	.CmdOut_0(I_cmdreg_CmdOut[0]),
	.CmdOut_1(I_cmdreg_CmdOut[1]),
	.CmdOut_7(I_cmdreg_CmdOut[7]),
	.CmdOut_5(I_cmdreg_CmdOut[5]),
	.CmdOut_4(I_cmdreg_CmdOut[4]),
	.CmdOut_6(I_cmdreg_CmdOut[6]),
	.chaddress_q_0(I_tempaddreg_chaddress_q[8]),
	.chaddress_q_1(I_tempaddreg_chaddress_q[9]),
	.chaddress_q_2(I_tempaddreg_chaddress_q[10]),
	.chaddress_q_3(I_tempaddreg_chaddress_q[11]),
	.chaddress_q_5(I_tempaddreg_chaddress_q[13]),
	.chaddress_q_6(I_tempaddreg_chaddress_q[14]),
	.chaddress_q_7(I_tempaddreg_chaddress_q[15]),
	.chaddress_q_4(I_tempaddreg_chaddress_q[12]),
	.TempOut_0(I_tempreg_TempOut[0]),
	.TempOut_1(I_tempreg_TempOut[1]),
	.TempOut_2(I_tempreg_TempOut[2]),
	.TempOut_3(I_tempreg_TempOut[3]),
	.TempOut_5(I_tempreg_TempOut[5]),
	.TempOut_6(I_tempreg_TempOut[6]),
	.TempOut_7(I_tempreg_TempOut[7]),
	.TempOut_4(I_tempreg_TempOut[4]),
	.CurrentWordCnt_1_1_7(I_ch0cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_1_15(I_ch0cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_1_5(I_ch0cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_1_13(I_ch0cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_1_1(I_ch0cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_1_9(I_ch0cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_1_0(I_ch0cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_1_8(I_ch0cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_1_3(I_ch0cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_1_11(I_ch0cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_1_2(I_ch0cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_1_10(I_ch0cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_1_4(I_ch0cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_1_12(I_ch0cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_1_6(I_ch0cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_1_14(I_ch0cword_CurrentWordCnt_1[14]),
	.ModeOut_2_4(I_ch1modereg_ModeOut[4]),
	.ModeOut_2_0(I_ch1modereg_ModeOut[0]),
	.ModeOut_2_1(I_ch1modereg_ModeOut[1]),
	.ModeOut_2_2(I_ch1modereg_ModeOut[2]),
	.ModeOut_2_5(I_ch1modereg_ModeOut[5]),
	.ModeOut_2_3(I_ch1modereg_ModeOut[3]),
	.ModeOut_1_4(I_ch3modereg_ModeOut[4]),
	.ModeOut_1_0(I_ch3modereg_ModeOut[0]),
	.ModeOut_1_1(I_ch3modereg_ModeOut[1]),
	.ModeOut_1_2(I_ch3modereg_ModeOut[2]),
	.ModeOut_1_5(I_ch3modereg_ModeOut[5]),
	.ModeOut_1_3(I_ch3modereg_ModeOut[3]),
	.ModeOut_0_4(I_ch0modereg_ModeOut[4]),
	.ModeOut_0_0(I_ch0modereg_ModeOut[0]),
	.ModeOut_0_1(I_ch0modereg_ModeOut[1]),
	.ModeOut_0_2(I_ch0modereg_ModeOut[2]),
	.ModeOut_0_5(I_ch0modereg_ModeOut[5]),
	.ModeOut_0_3(I_ch0modereg_ModeOut[3]),
	.ModeOut_4(I_ch2modereg_ModeOut[4]),
	.ModeOut_0(I_ch2modereg_ModeOut[0]),
	.ModeOut_1(I_ch2modereg_ModeOut[1]),
	.ModeOut_2(I_ch2modereg_ModeOut[2]),
	.ModeOut_5(I_ch2modereg_ModeOut[5]),
	.ModeOut_3(I_ch2modereg_ModeOut[3]),
	.ModeCounter_1(I_host_dec_ModeCounter[1]),
	.ModeCounter_0(I_host_dec_ModeCounter[0]),
	.CurrentWordCnt_1_0_13(I_ch2cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_0_5(I_ch2cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_0_15(I_ch2cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_0_7(I_ch2cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_0_14(I_ch2cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_0_6(I_ch2cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_0_12(I_ch2cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_0_4(I_ch2cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_0_9(I_ch2cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_0_1(I_ch2cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_0_11(I_ch2cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_0_3(I_ch2cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_0_8(I_ch2cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_0_0(I_ch2cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_0_10(I_ch2cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_0_2(I_ch2cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_13(I_ch3cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_5(I_ch3cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_15(I_ch3cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_7(I_ch3cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_14(I_ch3cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_6(I_ch3cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_12(I_ch3cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_4(I_ch3cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_9(I_ch3cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_1(I_ch3cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_11(I_ch3cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_3(I_ch3cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_8(I_ch3cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_0(I_ch3cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_10(I_ch3cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_2(I_ch3cword_CurrentWordCnt_1[2]),
	.CurrentAddr_1_0_7(I_ch2car_CurrentAddr_1[7]),
	.CurrentAddr_1_0_15(I_ch2car_CurrentAddr_1[15]),
	.CurrentAddr_1_0_3(I_ch2car_CurrentAddr_1[3]),
	.CurrentAddr_1_0_11(I_ch2car_CurrentAddr_1[11]),
	.CurrentAddr_1_0_6(I_ch2car_CurrentAddr_1[6]),
	.CurrentAddr_1_0_14(I_ch2car_CurrentAddr_1[14]),
	.CurrentAddr_1_0_5(I_ch2car_CurrentAddr_1[5]),
	.CurrentAddr_1_0_13(I_ch2car_CurrentAddr_1[13]),
	.CurrentAddr_1_0_2(I_ch2car_CurrentAddr_1[2]),
	.CurrentAddr_1_0_10(I_ch2car_CurrentAddr_1[10]),
	.CurrentAddr_1_0_4(I_ch2car_CurrentAddr_1[4]),
	.CurrentAddr_1_0_12(I_ch2car_CurrentAddr_1[12]),
	.CurrentAddr_1_0_0(I_ch2car_CurrentAddr_1[0]),
	.CurrentAddr_1_0_8(I_ch2car_CurrentAddr_1[8]),
	.CurrentAddr_1_0_1(I_ch2car_CurrentAddr_1[1]),
	.CurrentAddr_1_0_9(I_ch2car_CurrentAddr_1[9]),
	.CurrentAddr_1_7(I_ch0car_CurrentAddr_1[7]),
	.CurrentAddr_1_15(I_ch0car_CurrentAddr_1[15]),
	.CurrentAddr_1_3(I_ch0car_CurrentAddr_1[3]),
	.CurrentAddr_1_11(I_ch0car_CurrentAddr_1[11]),
	.CurrentAddr_1_6(I_ch0car_CurrentAddr_1[6]),
	.CurrentAddr_1_14(I_ch0car_CurrentAddr_1[14]),
	.CurrentAddr_1_5(I_ch0car_CurrentAddr_1[5]),
	.CurrentAddr_1_13(I_ch0car_CurrentAddr_1[13]),
	.CurrentAddr_1_2(I_ch0car_CurrentAddr_1[2]),
	.CurrentAddr_1_10(I_ch0car_CurrentAddr_1[10]),
	.CurrentAddr_1_4(I_ch0car_CurrentAddr_1[4]),
	.CurrentAddr_1_12(I_ch0car_CurrentAddr_1[12]),
	.CurrentAddr_1_0(I_ch0car_CurrentAddr_1[0]),
	.CurrentAddr_1_8(I_ch0car_CurrentAddr_1[8]),
	.CurrentAddr_1_1(I_ch0car_CurrentAddr_1[1]),
	.CurrentAddr_1_9(I_ch0car_CurrentAddr_1[9]),
	.AIN_c_0(AIN_c[0]),
	.AIN_c_3(AIN_c[3]),
	.AIN_c_1(AIN_c[1]),
	.AIN_c_2(AIN_c[2]),
	.MemToMemTemp(I_sequencer_MemToMemTemp),
	.DBOverride(I_sequencer_DBOverride),
	.BytePointer(I_host_dec_BytePointer)
);
// @25:552
  sequencer I_sequencer (
	.state_ns_i_0_a2_0_0_0(I_sequencer_state_ns_i_0_a2_0_0[1]),
	.CompositeRequest_0_1(I_req_enc_CompositeRequest_0[1]),
	.CompositeRequest_0_0(I_req_enc_CompositeRequest_0[0]),
	.CompositeRequest_0_2(I_req_enc_CompositeRequest_0[2]),
	.CompositeRequest_0_3(I_req_enc_CompositeRequest_0[3]),
	.CmdOut_3(I_cmdreg_CmdOut[3]),
	.CmdOut_2(I_cmdreg_CmdOut[2]),
	.CmdOut_0(I_cmdreg_CmdOut[0]),
	.CmdOut_5(I_cmdreg_CmdOut[5]),
	.next_update_1_0_iv_0_o2_0(I_sequencer_next_update_1_0_iv_0_o2[0]),
	.ModeOut_2_0(I_ch2modereg_ModeOut[0]),
	.ModeOut_2_4(I_ch2modereg_ModeOut[4]),
	.ModeOut_2_1(I_ch2modereg_ModeOut[1]),
	.ModeOut_2_5(I_ch2modereg_ModeOut[5]),
	.ModeOut_1_0(I_ch3modereg_ModeOut[0]),
	.ModeOut_1_4(I_ch3modereg_ModeOut[4]),
	.ModeOut_1_1(I_ch3modereg_ModeOut[1]),
	.ModeOut_1_5(I_ch3modereg_ModeOut[5]),
	.Channel_1_1(I_req_enc_Channel_1[1]),
	.Channel_1_0(I_req_enc_Channel_1[0]),
	.ModeOut_0_0(I_ch0modereg_ModeOut[0]),
	.ModeOut_0_4(I_ch0modereg_ModeOut[4]),
	.ModeOut_0_1(I_ch0modereg_ModeOut[1]),
	.ModeOut_0_5(I_ch0modereg_ModeOut[5]),
	.ModeOut_0_d0(I_ch1modereg_ModeOut[0]),
	.ModeOut_4(I_ch1modereg_ModeOut[4]),
	.ModeOut_1_d0(I_ch1modereg_ModeOut[1]),
	.ModeOut_5(I_ch1modereg_ModeOut[5]),
	.Update_0(I_sequencer_Update[0]),
	.Update_1(I_sequencer_Update[1]),
	.Update_2(I_sequencer_Update[2]),
	.Update_3(I_sequencer_Update[3]),
	.state_9(I_sequencer_state[9]),
	.state_8(I_sequencer_state[8]),
	.state_6(I_sequencer_state[6]),
	.state_5(I_sequencer_state[5]),
	.un6_risingsampled_niorout_i_a2_x(I_sequencer_StateDecProc_un6_risingsampled_niorout_i_a2_x),
	.nIORIN_c(nIORIN_c),
	.nCS_c(nCS_c),
	.un3_niorin_x(I_sequencer_DbenProc_un3_niorin_x),
	.ChannelRequest_i_m2(I_req_enc_ChannelRequest_i_m2),
	.nEOPIN_c(nEOPIN_c),
	.next_nmemr_1_i_a(I_sequencer_StateDecProc_next_nmemr_1_i_a),
	.chcarryout(I_tempaddreg_chcarryout),
	.un1_chtc(I_worddec_un1_chtc),
	.g0_6_0(I_sequencer_StateDecProc_g0_6_0),
	.G_32_x(G_32_x),
	.HLDAReg2Q(I_req_enc_HLDAReg2Q),
	.HRQ_2_i_0_a2_d_1(I_sequencer_StateDecProc_HRQ_2_i_0_a2_d_1),
	.READY_c(READY_c),
	.next_niowout8_i_o7(I_sequencer_StateDecProc_next_niowout8_i_o7),
	.nEOPOUT_i_i_x_i(nEOPOUT_i_i_x_i),
	.nMEMW_i_i_x_i(nMEMW_i_i_x_i),
	.nIOWOUT_i_i_x_i(nIOWOUT_i_i_x_i),
	.DBOverride(I_sequencer_DBOverride),
	.MemToMemTemp(I_sequencer_MemToMemTemp),
	.DMAENABLE(I_sequencer_DMAENABLE),
	.AEN(I_sequencer_AEN),
	.DACKEnable(I_sequencer_DACKEnable),
	.g0_6(retI_sequencer_StateDecProc_g0_6),
	.HRQ(I_sequencer_HRQ),
	.next_nmemr_1_i(I_sequencer_StateDecProc_next_nmemr_1_i),
	.fallingsampled_nmemr_i(I_sequencer_StateDecProc_fallingsampled_nmemr_i),
	.next_nmemr_1_i_combout(next_nmemr_1_i_combout),
	.risingsampled_nmemr_i(I_sequencer_StateDecProc_risingsampled_nmemr_i),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.ADSTB(I_sequencer_ADSTB),
	.CLK_c(CLK_c),
	.g0_1(retI_sequencer_StateDecProc_g0),
	.MasterClear(I_host_dec_MasterClear),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:593
  host_dec I_host_dec (
	.LoadCh2Addr_0_a2_0(I_host_dec_LoadCh2Addr_0_a2[0]),
	.LoadCh2Addr_0_a2_1(I_host_dec_LoadCh2Addr_0_a2[1]),
	.LoadCh2WrdCnt_0_a2_0(I_host_dec_LoadCh2WrdCnt_0_a2[0]),
	.LoadCh2WrdCnt_0_a2_1(I_host_dec_LoadCh2WrdCnt_0_a2[1]),
	.LoadCh3Addr_0_a2_0(I_host_dec_LoadCh3Addr_0_a2[0]),
	.LoadCh3Addr_0_a2_1(I_host_dec_LoadCh3Addr_0_a2[1]),
	.LoadCh3WrdCnt_0_a2_0(I_host_dec_LoadCh3WrdCnt_0_a2[0]),
	.LoadCh3WrdCnt_0_a2_1(I_host_dec_LoadCh3WrdCnt_0_a2[1]),
	.LoadCh1WrdCnt_0_a2_1(I_host_dec_LoadCh1WrdCnt_0_a2[1]),
	.LoadCh1WrdCnt_0_a2_0(I_host_dec_LoadCh1WrdCnt_0_a2[0]),
	.LoadCh0Addr_0_a2_1(I_host_dec_LoadCh0Addr_0_a2[1]),
	.LoadCh0Addr_0_a2_0(I_host_dec_LoadCh0Addr_0_a2[0]),
	.LoadCh0WrdCnt_0_a2_1(I_host_dec_LoadCh0WrdCnt_0_a2[1]),
	.LoadCh0WrdCnt_0_a2_0(I_host_dec_LoadCh0WrdCnt_0_a2[0]),
	.LoadCh1Addr_0_a2_1(I_host_dec_LoadCh1Addr_0_a2[1]),
	.LoadCh1Addr_0_a2_0(I_host_dec_LoadCh1Addr_0_a2[0]),
	.AIN_c_1(AIN_c[1]),
	.AIN_c_0(AIN_c[0]),
	.AIN_c_2(AIN_c[2]),
	.AIN_c_3(AIN_c[3]),
	.SyncAddrOut_1(I_AddrSync_SyncAddrOut[1]),
	.SyncAddrOut_3(I_AddrSync_SyncAddrOut[3]),
	.SyncAddrOut_0(I_AddrSync_SyncAddrOut[0]),
	.SyncAddrOut_2(I_AddrSync_SyncAddrOut[2]),
	.ModeCounter_0(I_host_dec_ModeCounter[0]),
	.ModeCounter_1(I_host_dec_ModeCounter[1]),
	.un7_clearstatusreg_0_o2_0_x(I_host_dec_un7_clearstatusreg_0_o2_0_x),
	.LoadModeReg_17_sqmuxa_0_a2(I_host_dec_LoadModeReg_17_sqmuxa_0_a2),
	.LoadModeReg_10_sqmuxa_0_a2_1(I_host_dec_LoadModeReg_10_sqmuxa_0_a2_1),
	.next_bytepointer_1_iv_0_a2_2(I_host_dec_BytePointerProc_next_bytepointer_1_iv_0_a2_2),
	.SyncWrite1_i_0(I_WriteSync_SyncWrite1_i_0),
	.SyncWrite2_i_0(I_WriteSync_SyncWrite2_i_0),
	.un7_clearstatusreg_0_o2_1(I_host_dec_un7_clearstatusreg_0_o2_1),
	.un1_syncwrite1(I_WriteSync_WriteSyncProc_un1_syncwrite1),
	.SyncRead1_i_0(I_ReadSync_SyncRead1_i_0),
	.SyncRead2_i_0(I_ReadSync_SyncRead2_i_0),
	.nIORIN_c(nIORIN_c),
	.nCS_c(nCS_c),
	.next_bytepointer_1_iv_0_a2_1(I_host_dec_BytePointerProc_next_bytepointer_1_iv_0_a2_1),
	.LoadModeReg_9_sqmuxa_0_a2_0(I_host_dec_LoadModeReg_9_sqmuxa_0_a2_0),
	.I_179_x_i(I_179_x_i),
	.nIORINQ_i(I_host_dec_nIORINQ_i),
	.RESET_c(RESET_c),
	.MasterClear(I_host_dec_MasterClear),
	.BytePointer(I_host_dec_BytePointer),
	.un1_masterclear_i_a2_x_i(I_host_dec_ModeRegCounterProc_un1_masterclear_i_a2_x_i),
	.CLK_c_i(CLK_c_i)
);
// @25:626
  DataSync I_DataSync (
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.DBIN_c_7(DBIN_c[7]),
	.DBIN_c_6(DBIN_c[6]),
	.DBIN_c_5(DBIN_c[5]),
	.DBIN_c_4(DBIN_c[4]),
	.DBIN_c_3(DBIN_c[3]),
	.DBIN_c_2(DBIN_c[2]),
	.DBIN_c_1(DBIN_c[1]),
	.DBIN_c_0(DBIN_c[0]),
	.CLK_c(CLK_c),
	.RESET_c(RESET_c),
	.g0_x(I_WriteSync_WriteSampleProc_g0_x)
);
// @25:636
  AddrSync I_AddrSync (
	.SyncAddrOut_0(I_AddrSync_SyncAddrOut[0]),
	.SyncAddrOut_1(I_AddrSync_SyncAddrOut[1]),
	.SyncAddrOut_2(I_AddrSync_SyncAddrOut[2]),
	.SyncAddrOut_3(I_AddrSync_SyncAddrOut[3]),
	.AIN_c_3(AIN_c[3]),
	.AIN_c_2(AIN_c[2]),
	.AIN_c_1(AIN_c[1]),
	.AIN_c_0(AIN_c[0]),
	.nCS_c(nCS_c),
	.nIOWIN_c(nIOWIN_c),
	.nIORIN_c(nIORIN_c),
	.CLK_c(CLK_c),
	.RESET_c(RESET_c)
);
// @25:647
  WriteSync I_WriteSync (
	.nCS_c(nCS_c),
	.nIOWIN_c(nIOWIN_c),
	.un1_syncwrite1(I_WriteSync_WriteSyncProc_un1_syncwrite1),
	.CLK_c_i(CLK_c_i),
	.SyncWrite1_i_0(I_WriteSync_SyncWrite1_i_0),
	.SyncWrite2_i_0(I_WriteSync_SyncWrite2_i_0),
	.RESET_c(RESET_c),
	.CLK_c(CLK_c),
	.g0_x(I_WriteSync_WriteSampleProc_g0_x)
);
// @25:656
  ReadSync I_ReadSync (
	.nCS_c(nCS_c),
	.nIORIN_c(nIORIN_c),
	.CLK_c_i(CLK_c_i),
	.SyncRead1_i_0(I_ReadSync_SyncRead1_i_0),
	.SyncRead2_i_0(I_ReadSync_SyncRead2_i_0),
	.RESET_c(RESET_c),
	.CLK_c(CLK_c)
);
// @25:665
  bar I_ch0bar (
	.LoadCh0Addr_0_a2_0(I_host_dec_LoadCh0Addr_0_a2[0]),
	.LoadCh0Addr_0_a2_1(I_host_dec_LoadCh0Addr_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BarOut_0(I_ch0bar_BarOut[0]),
	.BarOut_1(I_ch0bar_BarOut[1]),
	.BarOut_2(I_ch0bar_BarOut[2]),
	.BarOut_3(I_ch0bar_BarOut[3]),
	.BarOut_4(I_ch0bar_BarOut[4]),
	.BarOut_5(I_ch0bar_BarOut[5]),
	.BarOut_6(I_ch0bar_BarOut[6]),
	.BarOut_7(I_ch0bar_BarOut[7]),
	.BarOut_8(I_ch0bar_BarOut[8]),
	.BarOut_9(I_ch0bar_BarOut[9]),
	.BarOut_10(I_ch0bar_BarOut[10]),
	.BarOut_11(I_ch0bar_BarOut[11]),
	.BarOut_12(I_ch0bar_BarOut[12]),
	.BarOut_13(I_ch0bar_BarOut[13]),
	.BarOut_14(I_ch0bar_BarOut[14]),
	.BarOut_15(I_ch0bar_BarOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:674
  bar_1 I_ch1bar (
	.LoadCh1Addr_0_a2_0(I_host_dec_LoadCh1Addr_0_a2[0]),
	.LoadCh1Addr_0_a2_1(I_host_dec_LoadCh1Addr_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BarOut_0(I_ch1bar_BarOut[0]),
	.BarOut_1(I_ch1bar_BarOut[1]),
	.BarOut_2(I_ch1bar_BarOut[2]),
	.BarOut_3(I_ch1bar_BarOut[3]),
	.BarOut_4(I_ch1bar_BarOut[4]),
	.BarOut_5(I_ch1bar_BarOut[5]),
	.BarOut_6(I_ch1bar_BarOut[6]),
	.BarOut_7(I_ch1bar_BarOut[7]),
	.BarOut_8(I_ch1bar_BarOut[8]),
	.BarOut_9(I_ch1bar_BarOut[9]),
	.BarOut_10(I_ch1bar_BarOut[10]),
	.BarOut_11(I_ch1bar_BarOut[11]),
	.BarOut_12(I_ch1bar_BarOut[12]),
	.BarOut_13(I_ch1bar_BarOut[13]),
	.BarOut_14(I_ch1bar_BarOut[14]),
	.BarOut_15(I_ch1bar_BarOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:683
  bar_2 I_ch2bar (
	.LoadCh2Addr_0_a2_0(I_host_dec_LoadCh2Addr_0_a2[0]),
	.LoadCh2Addr_0_a2_1(I_host_dec_LoadCh2Addr_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BarOut_0(I_ch2bar_BarOut[0]),
	.BarOut_1(I_ch2bar_BarOut[1]),
	.BarOut_2(I_ch2bar_BarOut[2]),
	.BarOut_3(I_ch2bar_BarOut[3]),
	.BarOut_4(I_ch2bar_BarOut[4]),
	.BarOut_5(I_ch2bar_BarOut[5]),
	.BarOut_6(I_ch2bar_BarOut[6]),
	.BarOut_7(I_ch2bar_BarOut[7]),
	.BarOut_8(I_ch2bar_BarOut[8]),
	.BarOut_9(I_ch2bar_BarOut[9]),
	.BarOut_10(I_ch2bar_BarOut[10]),
	.BarOut_11(I_ch2bar_BarOut[11]),
	.BarOut_12(I_ch2bar_BarOut[12]),
	.BarOut_13(I_ch2bar_BarOut[13]),
	.BarOut_14(I_ch2bar_BarOut[14]),
	.BarOut_15(I_ch2bar_BarOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:692
  bar_3 I_ch3bar (
	.LoadCh3Addr_0_a2_0(I_host_dec_LoadCh3Addr_0_a2[0]),
	.LoadCh3Addr_0_a2_1(I_host_dec_LoadCh3Addr_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BarOut_0(I_ch3bar_BarOut[0]),
	.BarOut_1(I_ch3bar_BarOut[1]),
	.BarOut_2(I_ch3bar_BarOut[2]),
	.BarOut_3(I_ch3bar_BarOut[3]),
	.BarOut_4(I_ch3bar_BarOut[4]),
	.BarOut_5(I_ch3bar_BarOut[5]),
	.BarOut_6(I_ch3bar_BarOut[6]),
	.BarOut_7(I_ch3bar_BarOut[7]),
	.BarOut_8(I_ch3bar_BarOut[8]),
	.BarOut_9(I_ch3bar_BarOut[9]),
	.BarOut_10(I_ch3bar_BarOut[10]),
	.BarOut_11(I_ch3bar_BarOut[11]),
	.BarOut_12(I_ch3bar_BarOut[12]),
	.BarOut_13(I_ch3bar_BarOut[13]),
	.BarOut_14(I_ch3bar_BarOut[14]),
	.BarOut_15(I_ch3bar_BarOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:701
  car I_ch0car (
	.ModeOut_0(I_ch0modereg_ModeOut[2]),
	.updateaddr_x_7(I_tempaddreg_updateaddr_x[7]),
	.updateaddr_x_0(I_tempaddreg_updateaddr_x[0]),
	.updateaddr_x_1(I_tempaddreg_updateaddr_x[1]),
	.updateaddr_x_2(I_tempaddreg_updateaddr_x[2]),
	.updateaddr_x_3(I_tempaddreg_updateaddr_x[3]),
	.updateaddr_x_4(I_tempaddreg_updateaddr_x[4]),
	.updateaddr_x_5(I_tempaddreg_updateaddr_x[5]),
	.updateaddr_x_6(I_tempaddreg_updateaddr_x[6]),
	.updateaddr_x_13(I_tempaddreg_updateaddr_x[13]),
	.updateaddr_x_14(I_tempaddreg_updateaddr_x[14]),
	.updateaddr_x_9(I_tempaddreg_updateaddr_x[9]),
	.updateaddr_x_8(I_tempaddreg_updateaddr_x[8]),
	.updateaddr_x_10(I_tempaddreg_updateaddr_x[10]),
	.updateaddr_x_11(I_tempaddreg_updateaddr_x[11]),
	.updateaddr_x_12(I_tempaddreg_updateaddr_x[12]),
	.LoadCh0Addr_0_a2_0(I_host_dec_LoadCh0Addr_0_a2[0]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BarOut_15(I_ch0bar_BarOut[15]),
	.BarOut_13(I_ch0bar_BarOut[13]),
	.BarOut_14(I_ch0bar_BarOut[14]),
	.BarOut_9(I_ch0bar_BarOut[9]),
	.BarOut_8(I_ch0bar_BarOut[8]),
	.BarOut_10(I_ch0bar_BarOut[10]),
	.BarOut_11(I_ch0bar_BarOut[11]),
	.BarOut_12(I_ch0bar_BarOut[12]),
	.BarOut_7(I_ch0bar_BarOut[7]),
	.BarOut_6(I_ch0bar_BarOut[6]),
	.BarOut_5(I_ch0bar_BarOut[5]),
	.BarOut_4(I_ch0bar_BarOut[4]),
	.BarOut_3(I_ch0bar_BarOut[3]),
	.BarOut_2(I_ch0bar_BarOut[2]),
	.BarOut_1(I_ch0bar_BarOut[1]),
	.BarOut_0(I_ch0bar_BarOut[0]),
	.CurrentAddr_1_15(I_ch0car_CurrentAddr_1[15]),
	.CurrentAddr_1_14(I_ch0car_CurrentAddr_1[14]),
	.CurrentAddr_1_13(I_ch0car_CurrentAddr_1[13]),
	.CurrentAddr_1_12(I_ch0car_CurrentAddr_1[12]),
	.CurrentAddr_1_11(I_ch0car_CurrentAddr_1[11]),
	.CurrentAddr_1_10(I_ch0car_CurrentAddr_1[10]),
	.CurrentAddr_1_9(I_ch0car_CurrentAddr_1[9]),
	.CurrentAddr_1_8(I_ch0car_CurrentAddr_1[8]),
	.CurrentAddr_1_7(I_ch0car_CurrentAddr_1[7]),
	.CurrentAddr_1_6(I_ch0car_CurrentAddr_1[6]),
	.CurrentAddr_1_5(I_ch0car_CurrentAddr_1[5]),
	.CurrentAddr_1_4(I_ch0car_CurrentAddr_1[4]),
	.CurrentAddr_1_3(I_ch0car_CurrentAddr_1[3]),
	.CurrentAddr_1_2(I_ch0car_CurrentAddr_1[2]),
	.CurrentAddr_1_1(I_ch0car_CurrentAddr_1[1]),
	.CurrentAddr_1_0(I_ch0car_CurrentAddr_1[0]),
	.un1_chaddress_q_1_add15(I_tempaddreg_un1_chaddress_q_1_add15),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.UpdateAddr0(UpdateAddr0),
	.G_58(G_58),
	.CurrentAddr_2_sn_m2(I_ch0car_CurrentAddr_2_sn_m2),
	.un2_autoinit(I_ch0cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:715
  car_1 I_ch1car (
	.LoadCh1Addr_0_a2_0(I_host_dec_LoadCh1Addr_0_a2[0]),
	.Update_0(I_sequencer_Update[1]),
	.ModeOut_0(I_ch1modereg_ModeOut[2]),
	.updateaddr_x_13(I_tempaddreg_updateaddr_x[13]),
	.updateaddr_x_14(I_tempaddreg_updateaddr_x[14]),
	.updateaddr_x_9(I_tempaddreg_updateaddr_x[9]),
	.updateaddr_x_8(I_tempaddreg_updateaddr_x[8]),
	.updateaddr_x_7(I_tempaddreg_updateaddr_x[7]),
	.updateaddr_x_6(I_tempaddreg_updateaddr_x[6]),
	.updateaddr_x_0(I_tempaddreg_updateaddr_x[0]),
	.updateaddr_x_1(I_tempaddreg_updateaddr_x[1]),
	.updateaddr_x_2(I_tempaddreg_updateaddr_x[2]),
	.updateaddr_x_3(I_tempaddreg_updateaddr_x[3]),
	.updateaddr_x_4(I_tempaddreg_updateaddr_x[4]),
	.updateaddr_x_5(I_tempaddreg_updateaddr_x[5]),
	.updateaddr_x_10(I_tempaddreg_updateaddr_x[10]),
	.updateaddr_x_11(I_tempaddreg_updateaddr_x[11]),
	.updateaddr_x_12(I_tempaddreg_updateaddr_x[12]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BarOut_15(I_ch1bar_BarOut[15]),
	.BarOut_13(I_ch1bar_BarOut[13]),
	.BarOut_14(I_ch1bar_BarOut[14]),
	.BarOut_9(I_ch1bar_BarOut[9]),
	.BarOut_8(I_ch1bar_BarOut[8]),
	.BarOut_10(I_ch1bar_BarOut[10]),
	.BarOut_11(I_ch1bar_BarOut[11]),
	.BarOut_12(I_ch1bar_BarOut[12]),
	.BarOut_7(I_ch1bar_BarOut[7]),
	.BarOut_6(I_ch1bar_BarOut[6]),
	.BarOut_5(I_ch1bar_BarOut[5]),
	.BarOut_4(I_ch1bar_BarOut[4]),
	.BarOut_3(I_ch1bar_BarOut[3]),
	.BarOut_2(I_ch1bar_BarOut[2]),
	.BarOut_1(I_ch1bar_BarOut[1]),
	.BarOut_0(I_ch1bar_BarOut[0]),
	.CurrentAddr_1_15(I_ch1car_CurrentAddr_1[15]),
	.CurrentAddr_1_14(I_ch1car_CurrentAddr_1[14]),
	.CurrentAddr_1_13(I_ch1car_CurrentAddr_1[13]),
	.CurrentAddr_1_12(I_ch1car_CurrentAddr_1[12]),
	.CurrentAddr_1_11(I_ch1car_CurrentAddr_1[11]),
	.CurrentAddr_1_10(I_ch1car_CurrentAddr_1[10]),
	.CurrentAddr_1_9(I_ch1car_CurrentAddr_1[9]),
	.CurrentAddr_1_8(I_ch1car_CurrentAddr_1[8]),
	.CurrentAddr_1_7(I_ch1car_CurrentAddr_1[7]),
	.CurrentAddr_1_6(I_ch1car_CurrentAddr_1[6]),
	.CurrentAddr_1_5(I_ch1car_CurrentAddr_1[5]),
	.CurrentAddr_1_4(I_ch1car_CurrentAddr_1[4]),
	.CurrentAddr_1_3(I_ch1car_CurrentAddr_1[3]),
	.CurrentAddr_1_2(I_ch1car_CurrentAddr_1[2]),
	.CurrentAddr_1_1(I_ch1car_CurrentAddr_1[1]),
	.CurrentAddr_1_0(I_ch1car_CurrentAddr_1[0]),
	.un1_chaddress_q_1_add15(I_tempaddreg_un1_chaddress_q_1_add15),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.G_74(G_74),
	.CurrentAddr_2_sn_m2_i(I_ch1car_CurrentAddr_2_sn_m2_i),
	.un2_autoinit(I_ch1cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:729
  car_2 I_ch2car (
	.LoadCh2Addr_0_a2_0(I_host_dec_LoadCh2Addr_0_a2[0]),
	.Update_0(I_sequencer_Update[2]),
	.ModeOut_0(I_ch2modereg_ModeOut[2]),
	.updateaddr_x_13(I_tempaddreg_updateaddr_x[13]),
	.updateaddr_x_14(I_tempaddreg_updateaddr_x[14]),
	.updateaddr_x_9(I_tempaddreg_updateaddr_x[9]),
	.updateaddr_x_8(I_tempaddreg_updateaddr_x[8]),
	.updateaddr_x_7(I_tempaddreg_updateaddr_x[7]),
	.updateaddr_x_6(I_tempaddreg_updateaddr_x[6]),
	.updateaddr_x_0(I_tempaddreg_updateaddr_x[0]),
	.updateaddr_x_1(I_tempaddreg_updateaddr_x[1]),
	.updateaddr_x_2(I_tempaddreg_updateaddr_x[2]),
	.updateaddr_x_3(I_tempaddreg_updateaddr_x[3]),
	.updateaddr_x_4(I_tempaddreg_updateaddr_x[4]),
	.updateaddr_x_5(I_tempaddreg_updateaddr_x[5]),
	.updateaddr_x_10(I_tempaddreg_updateaddr_x[10]),
	.updateaddr_x_11(I_tempaddreg_updateaddr_x[11]),
	.updateaddr_x_12(I_tempaddreg_updateaddr_x[12]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BarOut_15(I_ch2bar_BarOut[15]),
	.BarOut_13(I_ch2bar_BarOut[13]),
	.BarOut_14(I_ch2bar_BarOut[14]),
	.BarOut_9(I_ch2bar_BarOut[9]),
	.BarOut_8(I_ch2bar_BarOut[8]),
	.BarOut_10(I_ch2bar_BarOut[10]),
	.BarOut_11(I_ch2bar_BarOut[11]),
	.BarOut_12(I_ch2bar_BarOut[12]),
	.BarOut_7(I_ch2bar_BarOut[7]),
	.BarOut_6(I_ch2bar_BarOut[6]),
	.BarOut_5(I_ch2bar_BarOut[5]),
	.BarOut_4(I_ch2bar_BarOut[4]),
	.BarOut_3(I_ch2bar_BarOut[3]),
	.BarOut_2(I_ch2bar_BarOut[2]),
	.BarOut_1(I_ch2bar_BarOut[1]),
	.BarOut_0(I_ch2bar_BarOut[0]),
	.CurrentAddr_1_15(I_ch2car_CurrentAddr_1[15]),
	.CurrentAddr_1_14(I_ch2car_CurrentAddr_1[14]),
	.CurrentAddr_1_13(I_ch2car_CurrentAddr_1[13]),
	.CurrentAddr_1_12(I_ch2car_CurrentAddr_1[12]),
	.CurrentAddr_1_11(I_ch2car_CurrentAddr_1[11]),
	.CurrentAddr_1_10(I_ch2car_CurrentAddr_1[10]),
	.CurrentAddr_1_9(I_ch2car_CurrentAddr_1[9]),
	.CurrentAddr_1_8(I_ch2car_CurrentAddr_1[8]),
	.CurrentAddr_1_7(I_ch2car_CurrentAddr_1[7]),
	.CurrentAddr_1_6(I_ch2car_CurrentAddr_1[6]),
	.CurrentAddr_1_5(I_ch2car_CurrentAddr_1[5]),
	.CurrentAddr_1_4(I_ch2car_CurrentAddr_1[4]),
	.CurrentAddr_1_3(I_ch2car_CurrentAddr_1[3]),
	.CurrentAddr_1_2(I_ch2car_CurrentAddr_1[2]),
	.CurrentAddr_1_1(I_ch2car_CurrentAddr_1[1]),
	.CurrentAddr_1_0(I_ch2car_CurrentAddr_1[0]),
	.un1_chaddress_q_1_add15(I_tempaddreg_un1_chaddress_q_1_add15),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.G_90(G_90),
	.CurrentAddr_2_sn_m2_i(I_ch2car_CurrentAddr_2_sn_m2_i),
	.un2_autoinit(I_ch2cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:743
  car_3 I_ch3car (
	.LoadCh3Addr_0_a2_0(I_host_dec_LoadCh3Addr_0_a2[0]),
	.Update_0(I_sequencer_Update[3]),
	.ModeOut_0(I_ch3modereg_ModeOut[2]),
	.updateaddr_x_13(I_tempaddreg_updateaddr_x[13]),
	.updateaddr_x_14(I_tempaddreg_updateaddr_x[14]),
	.updateaddr_x_9(I_tempaddreg_updateaddr_x[9]),
	.updateaddr_x_8(I_tempaddreg_updateaddr_x[8]),
	.updateaddr_x_7(I_tempaddreg_updateaddr_x[7]),
	.updateaddr_x_6(I_tempaddreg_updateaddr_x[6]),
	.updateaddr_x_0(I_tempaddreg_updateaddr_x[0]),
	.updateaddr_x_1(I_tempaddreg_updateaddr_x[1]),
	.updateaddr_x_2(I_tempaddreg_updateaddr_x[2]),
	.updateaddr_x_3(I_tempaddreg_updateaddr_x[3]),
	.updateaddr_x_4(I_tempaddreg_updateaddr_x[4]),
	.updateaddr_x_5(I_tempaddreg_updateaddr_x[5]),
	.updateaddr_x_10(I_tempaddreg_updateaddr_x[10]),
	.updateaddr_x_11(I_tempaddreg_updateaddr_x[11]),
	.updateaddr_x_12(I_tempaddreg_updateaddr_x[12]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BarOut_15(I_ch3bar_BarOut[15]),
	.BarOut_13(I_ch3bar_BarOut[13]),
	.BarOut_14(I_ch3bar_BarOut[14]),
	.BarOut_9(I_ch3bar_BarOut[9]),
	.BarOut_8(I_ch3bar_BarOut[8]),
	.BarOut_10(I_ch3bar_BarOut[10]),
	.BarOut_11(I_ch3bar_BarOut[11]),
	.BarOut_12(I_ch3bar_BarOut[12]),
	.BarOut_7(I_ch3bar_BarOut[7]),
	.BarOut_6(I_ch3bar_BarOut[6]),
	.BarOut_5(I_ch3bar_BarOut[5]),
	.BarOut_4(I_ch3bar_BarOut[4]),
	.BarOut_3(I_ch3bar_BarOut[3]),
	.BarOut_2(I_ch3bar_BarOut[2]),
	.BarOut_1(I_ch3bar_BarOut[1]),
	.BarOut_0(I_ch3bar_BarOut[0]),
	.CurrentAddr_1_15(I_ch3car_CurrentAddr_1[15]),
	.CurrentAddr_1_14(I_ch3car_CurrentAddr_1[14]),
	.CurrentAddr_1_13(I_ch3car_CurrentAddr_1[13]),
	.CurrentAddr_1_12(I_ch3car_CurrentAddr_1[12]),
	.CurrentAddr_1_11(I_ch3car_CurrentAddr_1[11]),
	.CurrentAddr_1_10(I_ch3car_CurrentAddr_1[10]),
	.CurrentAddr_1_9(I_ch3car_CurrentAddr_1[9]),
	.CurrentAddr_1_8(I_ch3car_CurrentAddr_1[8]),
	.CurrentAddr_1_7(I_ch3car_CurrentAddr_1[7]),
	.CurrentAddr_1_6(I_ch3car_CurrentAddr_1[6]),
	.CurrentAddr_1_5(I_ch3car_CurrentAddr_1[5]),
	.CurrentAddr_1_4(I_ch3car_CurrentAddr_1[4]),
	.CurrentAddr_1_3(I_ch3car_CurrentAddr_1[3]),
	.CurrentAddr_1_2(I_ch3car_CurrentAddr_1[2]),
	.CurrentAddr_1_1(I_ch3car_CurrentAddr_1[1]),
	.CurrentAddr_1_0(I_ch3car_CurrentAddr_1[0]),
	.un1_chaddress_q_1_add15(I_tempaddreg_un1_chaddress_q_1_add15),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.G_106(G_106),
	.CurrentAddr_2_sn_m2_i(I_ch3car_CurrentAddr_2_sn_m2_i),
	.un2_autoinit(I_ch3cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:757
  bword I_ch0bword (
	.LoadCh0WrdCnt_0_a2_0(I_host_dec_LoadCh0WrdCnt_0_a2[0]),
	.LoadCh0WrdCnt_0_a2_1(I_host_dec_LoadCh0WrdCnt_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BwordOut_0(I_ch0bword_BwordOut[0]),
	.BwordOut_1(I_ch0bword_BwordOut[1]),
	.BwordOut_2(I_ch0bword_BwordOut[2]),
	.BwordOut_3(I_ch0bword_BwordOut[3]),
	.BwordOut_4(I_ch0bword_BwordOut[4]),
	.BwordOut_5(I_ch0bword_BwordOut[5]),
	.BwordOut_6(I_ch0bword_BwordOut[6]),
	.BwordOut_7(I_ch0bword_BwordOut[7]),
	.BwordOut_8(I_ch0bword_BwordOut[8]),
	.BwordOut_9(I_ch0bword_BwordOut[9]),
	.BwordOut_10(I_ch0bword_BwordOut[10]),
	.BwordOut_11(I_ch0bword_BwordOut[11]),
	.BwordOut_12(I_ch0bword_BwordOut[12]),
	.BwordOut_13(I_ch0bword_BwordOut[13]),
	.BwordOut_14(I_ch0bword_BwordOut[14]),
	.BwordOut_15(I_ch0bword_BwordOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:766
  bword_1 I_ch1bword (
	.LoadCh1WrdCnt_0_a2_0(I_host_dec_LoadCh1WrdCnt_0_a2[0]),
	.LoadCh1WrdCnt_0_a2_1(I_host_dec_LoadCh1WrdCnt_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BwordOut_0(I_ch1bword_BwordOut[0]),
	.BwordOut_1(I_ch1bword_BwordOut[1]),
	.BwordOut_2(I_ch1bword_BwordOut[2]),
	.BwordOut_3(I_ch1bword_BwordOut[3]),
	.BwordOut_4(I_ch1bword_BwordOut[4]),
	.BwordOut_5(I_ch1bword_BwordOut[5]),
	.BwordOut_6(I_ch1bword_BwordOut[6]),
	.BwordOut_7(I_ch1bword_BwordOut[7]),
	.BwordOut_8(I_ch1bword_BwordOut[8]),
	.BwordOut_9(I_ch1bword_BwordOut[9]),
	.BwordOut_10(I_ch1bword_BwordOut[10]),
	.BwordOut_11(I_ch1bword_BwordOut[11]),
	.BwordOut_12(I_ch1bword_BwordOut[12]),
	.BwordOut_13(I_ch1bword_BwordOut[13]),
	.BwordOut_14(I_ch1bword_BwordOut[14]),
	.BwordOut_15(I_ch1bword_BwordOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:775
  bword_2 I_ch2bword (
	.LoadCh2WrdCnt_0_a2_0(I_host_dec_LoadCh2WrdCnt_0_a2[0]),
	.LoadCh2WrdCnt_0_a2_1(I_host_dec_LoadCh2WrdCnt_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BwordOut_0(I_ch2bword_BwordOut[0]),
	.BwordOut_1(I_ch2bword_BwordOut[1]),
	.BwordOut_2(I_ch2bword_BwordOut[2]),
	.BwordOut_3(I_ch2bword_BwordOut[3]),
	.BwordOut_4(I_ch2bword_BwordOut[4]),
	.BwordOut_5(I_ch2bword_BwordOut[5]),
	.BwordOut_6(I_ch2bword_BwordOut[6]),
	.BwordOut_7(I_ch2bword_BwordOut[7]),
	.BwordOut_8(I_ch2bword_BwordOut[8]),
	.BwordOut_9(I_ch2bword_BwordOut[9]),
	.BwordOut_10(I_ch2bword_BwordOut[10]),
	.BwordOut_11(I_ch2bword_BwordOut[11]),
	.BwordOut_12(I_ch2bword_BwordOut[12]),
	.BwordOut_13(I_ch2bword_BwordOut[13]),
	.BwordOut_14(I_ch2bword_BwordOut[14]),
	.BwordOut_15(I_ch2bword_BwordOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:784
  bword_3 I_ch3bword (
	.LoadCh3WrdCnt_0_a2_0(I_host_dec_LoadCh3WrdCnt_0_a2[0]),
	.LoadCh3WrdCnt_0_a2_1(I_host_dec_LoadCh3WrdCnt_0_a2[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.BwordOut_0(I_ch3bword_BwordOut[0]),
	.BwordOut_1(I_ch3bword_BwordOut[1]),
	.BwordOut_2(I_ch3bword_BwordOut[2]),
	.BwordOut_3(I_ch3bword_BwordOut[3]),
	.BwordOut_4(I_ch3bword_BwordOut[4]),
	.BwordOut_5(I_ch3bword_BwordOut[5]),
	.BwordOut_6(I_ch3bword_BwordOut[6]),
	.BwordOut_7(I_ch3bword_BwordOut[7]),
	.BwordOut_8(I_ch3bword_BwordOut[8]),
	.BwordOut_9(I_ch3bword_BwordOut[9]),
	.BwordOut_10(I_ch3bword_BwordOut[10]),
	.BwordOut_11(I_ch3bword_BwordOut[11]),
	.BwordOut_12(I_ch3bword_BwordOut[12]),
	.BwordOut_13(I_ch3bword_BwordOut[13]),
	.BwordOut_14(I_ch3bword_BwordOut[14]),
	.BwordOut_15(I_ch3bword_BwordOut[15]),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:793
  cword I_ch0cword (
	.LoadCh0WrdCnt_0_a2_0(I_host_dec_LoadCh0WrdCnt_0_a2[0]),
	.UpdateWrdCnt_12(UpdateWrdCnt[13]),
	.UpdateWrdCnt_13(UpdateWrdCnt[14]),
	.UpdateWrdCnt_11(UpdateWrdCnt[12]),
	.UpdateWrdCnt_8(UpdateWrdCnt[9]),
	.UpdateWrdCnt_7(UpdateWrdCnt[8]),
	.UpdateWrdCnt_10(UpdateWrdCnt[11]),
	.UpdateWrdCnt_9(UpdateWrdCnt[10]),
	.UpdateWrdCnt_14(UpdateWrdCnt[15]),
	.UpdateWrdCnt_6(UpdateWrdCnt[7]),
	.UpdateWrdCnt_5(UpdateWrdCnt[6]),
	.UpdateWrdCnt_4(UpdateWrdCnt[5]),
	.UpdateWrdCnt_3(UpdateWrdCnt[4]),
	.UpdateWrdCnt_2(UpdateWrdCnt[3]),
	.UpdateWrdCnt_1(UpdateWrdCnt[2]),
	.UpdateWrdCnt_0(UpdateWrdCnt[1]),
	.Update_0(I_sequencer_Update[0]),
	.wordcount_q_0(I_worddec_wordcount_q[0]),
	.ModeOut_0(I_ch0modereg_ModeOut[2]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BwordOut_13(I_ch0bword_BwordOut[13]),
	.BwordOut_14(I_ch0bword_BwordOut[14]),
	.BwordOut_12(I_ch0bword_BwordOut[12]),
	.BwordOut_9(I_ch0bword_BwordOut[9]),
	.BwordOut_8(I_ch0bword_BwordOut[8]),
	.BwordOut_11(I_ch0bword_BwordOut[11]),
	.BwordOut_10(I_ch0bword_BwordOut[10]),
	.BwordOut_15(I_ch0bword_BwordOut[15]),
	.BwordOut_7(I_ch0bword_BwordOut[7]),
	.BwordOut_6(I_ch0bword_BwordOut[6]),
	.BwordOut_5(I_ch0bword_BwordOut[5]),
	.BwordOut_4(I_ch0bword_BwordOut[4]),
	.BwordOut_3(I_ch0bword_BwordOut[3]),
	.BwordOut_2(I_ch0bword_BwordOut[2]),
	.BwordOut_1(I_ch0bword_BwordOut[1]),
	.BwordOut_0(I_ch0bword_BwordOut[0]),
	.CurrentWordCnt_1_15(I_ch0cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_14(I_ch0cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_13(I_ch0cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_12(I_ch0cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_11(I_ch0cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_10(I_ch0cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_9(I_ch0cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_8(I_ch0cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_7(I_ch0cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_6(I_ch0cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_5(I_ch0cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_4(I_ch0cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_3(I_ch0cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_2(I_ch0cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_1(I_ch0cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_0(I_ch0cword_CurrentWordCnt_1[0]),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.G_122(G_122),
	.un2_autoinit(I_ch0cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:807
  cword_1 I_ch1cword (
	.LoadCh1WrdCnt_0_a2_0(I_host_dec_LoadCh1WrdCnt_0_a2[0]),
	.UpdateWrdCnt_12(UpdateWrdCnt[13]),
	.UpdateWrdCnt_11(UpdateWrdCnt[12]),
	.UpdateWrdCnt_7(UpdateWrdCnt[8]),
	.UpdateWrdCnt_8(UpdateWrdCnt[9]),
	.UpdateWrdCnt_10(UpdateWrdCnt[11]),
	.UpdateWrdCnt_9(UpdateWrdCnt[10]),
	.UpdateWrdCnt_13(UpdateWrdCnt[14]),
	.UpdateWrdCnt_14(UpdateWrdCnt[15]),
	.UpdateWrdCnt_6(UpdateWrdCnt[7]),
	.UpdateWrdCnt_5(UpdateWrdCnt[6]),
	.UpdateWrdCnt_4(UpdateWrdCnt[5]),
	.UpdateWrdCnt_3(UpdateWrdCnt[4]),
	.UpdateWrdCnt_2(UpdateWrdCnt[3]),
	.UpdateWrdCnt_1(UpdateWrdCnt[2]),
	.UpdateWrdCnt_0(UpdateWrdCnt[1]),
	.Update_0(I_sequencer_Update[1]),
	.wordcount_q_0(I_worddec_wordcount_q[0]),
	.ModeOut_0(I_ch1modereg_ModeOut[2]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BwordOut_13(I_ch1bword_BwordOut[13]),
	.BwordOut_12(I_ch1bword_BwordOut[12]),
	.BwordOut_8(I_ch1bword_BwordOut[8]),
	.BwordOut_9(I_ch1bword_BwordOut[9]),
	.BwordOut_11(I_ch1bword_BwordOut[11]),
	.BwordOut_10(I_ch1bword_BwordOut[10]),
	.BwordOut_14(I_ch1bword_BwordOut[14]),
	.BwordOut_15(I_ch1bword_BwordOut[15]),
	.BwordOut_7(I_ch1bword_BwordOut[7]),
	.BwordOut_6(I_ch1bword_BwordOut[6]),
	.BwordOut_5(I_ch1bword_BwordOut[5]),
	.BwordOut_4(I_ch1bword_BwordOut[4]),
	.BwordOut_3(I_ch1bword_BwordOut[3]),
	.BwordOut_2(I_ch1bword_BwordOut[2]),
	.BwordOut_1(I_ch1bword_BwordOut[1]),
	.BwordOut_0(I_ch1bword_BwordOut[0]),
	.CurrentWordCnt_1_15(I_ch1cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_14(I_ch1cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_13(I_ch1cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_12(I_ch1cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_11(I_ch1cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_10(I_ch1cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_9(I_ch1cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_8(I_ch1cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_7(I_ch1cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_6(I_ch1cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_5(I_ch1cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_4(I_ch1cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_3(I_ch1cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_2(I_ch1cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_1(I_ch1cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_0(I_ch1cword_CurrentWordCnt_1[0]),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.G_138(G_138),
	.CurrentAddr_2_sn_m2_i(I_ch1car_CurrentAddr_2_sn_m2_i),
	.un2_autoinit(I_ch1cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:821
  cword_2 I_ch2cword (
	.LoadCh2WrdCnt_0_a2_0(I_host_dec_LoadCh2WrdCnt_0_a2[0]),
	.wordcount_q_0(I_worddec_wordcount_q[0]),
	.Update_0(I_sequencer_Update[2]),
	.UpdateWrdCnt_12(UpdateWrdCnt[13]),
	.UpdateWrdCnt_11(UpdateWrdCnt[12]),
	.UpdateWrdCnt_7(UpdateWrdCnt[8]),
	.UpdateWrdCnt_8(UpdateWrdCnt[9]),
	.UpdateWrdCnt_10(UpdateWrdCnt[11]),
	.UpdateWrdCnt_9(UpdateWrdCnt[10]),
	.UpdateWrdCnt_13(UpdateWrdCnt[14]),
	.UpdateWrdCnt_14(UpdateWrdCnt[15]),
	.UpdateWrdCnt_4(UpdateWrdCnt[5]),
	.UpdateWrdCnt_3(UpdateWrdCnt[4]),
	.UpdateWrdCnt_2(UpdateWrdCnt[3]),
	.UpdateWrdCnt_1(UpdateWrdCnt[2]),
	.UpdateWrdCnt_0(UpdateWrdCnt[1]),
	.UpdateWrdCnt_5(UpdateWrdCnt[6]),
	.UpdateWrdCnt_6(UpdateWrdCnt[7]),
	.ModeOut_0(I_ch2modereg_ModeOut[2]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BwordOut_13(I_ch2bword_BwordOut[13]),
	.BwordOut_12(I_ch2bword_BwordOut[12]),
	.BwordOut_8(I_ch2bword_BwordOut[8]),
	.BwordOut_9(I_ch2bword_BwordOut[9]),
	.BwordOut_11(I_ch2bword_BwordOut[11]),
	.BwordOut_10(I_ch2bword_BwordOut[10]),
	.BwordOut_14(I_ch2bword_BwordOut[14]),
	.BwordOut_15(I_ch2bword_BwordOut[15]),
	.BwordOut_7(I_ch2bword_BwordOut[7]),
	.BwordOut_6(I_ch2bword_BwordOut[6]),
	.BwordOut_5(I_ch2bword_BwordOut[5]),
	.BwordOut_4(I_ch2bword_BwordOut[4]),
	.BwordOut_3(I_ch2bword_BwordOut[3]),
	.BwordOut_2(I_ch2bword_BwordOut[2]),
	.BwordOut_1(I_ch2bword_BwordOut[1]),
	.BwordOut_0(I_ch2bword_BwordOut[0]),
	.CurrentWordCnt_1_15(I_ch2cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_14(I_ch2cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_13(I_ch2cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_12(I_ch2cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_11(I_ch2cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_10(I_ch2cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_9(I_ch2cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_8(I_ch2cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_7(I_ch2cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_6(I_ch2cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_5(I_ch2cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_4(I_ch2cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_3(I_ch2cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_2(I_ch2cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_1(I_ch2cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_0(I_ch2cword_CurrentWordCnt_1[0]),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.G_154(G_154),
	.CurrentAddr_2_sn_m2_i(I_ch2car_CurrentAddr_2_sn_m2_i),
	.un2_autoinit(I_ch2cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:835
  cword_3 I_ch3cword (
	.LoadCh3WrdCnt_0_a2_0(I_host_dec_LoadCh3WrdCnt_0_a2[0]),
	.wordcount_q_0(I_worddec_wordcount_q[0]),
	.Update_0(I_sequencer_Update[3]),
	.UpdateWrdCnt_12(UpdateWrdCnt[13]),
	.UpdateWrdCnt_11(UpdateWrdCnt[12]),
	.UpdateWrdCnt_7(UpdateWrdCnt[8]),
	.UpdateWrdCnt_8(UpdateWrdCnt[9]),
	.UpdateWrdCnt_10(UpdateWrdCnt[11]),
	.UpdateWrdCnt_9(UpdateWrdCnt[10]),
	.UpdateWrdCnt_13(UpdateWrdCnt[14]),
	.UpdateWrdCnt_14(UpdateWrdCnt[15]),
	.UpdateWrdCnt_0(UpdateWrdCnt[1]),
	.UpdateWrdCnt_1(UpdateWrdCnt[2]),
	.UpdateWrdCnt_2(UpdateWrdCnt[3]),
	.UpdateWrdCnt_3(UpdateWrdCnt[4]),
	.UpdateWrdCnt_4(UpdateWrdCnt[5]),
	.UpdateWrdCnt_5(UpdateWrdCnt[6]),
	.UpdateWrdCnt_6(UpdateWrdCnt[7]),
	.ModeOut_0(I_ch3modereg_ModeOut[2]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.BwordOut_13(I_ch3bword_BwordOut[13]),
	.BwordOut_12(I_ch3bword_BwordOut[12]),
	.BwordOut_8(I_ch3bword_BwordOut[8]),
	.BwordOut_9(I_ch3bword_BwordOut[9]),
	.BwordOut_11(I_ch3bword_BwordOut[11]),
	.BwordOut_10(I_ch3bword_BwordOut[10]),
	.BwordOut_14(I_ch3bword_BwordOut[14]),
	.BwordOut_15(I_ch3bword_BwordOut[15]),
	.BwordOut_7(I_ch3bword_BwordOut[7]),
	.BwordOut_6(I_ch3bword_BwordOut[6]),
	.BwordOut_5(I_ch3bword_BwordOut[5]),
	.BwordOut_4(I_ch3bword_BwordOut[4]),
	.BwordOut_3(I_ch3bword_BwordOut[3]),
	.BwordOut_2(I_ch3bword_BwordOut[2]),
	.BwordOut_1(I_ch3bword_BwordOut[1]),
	.BwordOut_0(I_ch3bword_BwordOut[0]),
	.CurrentWordCnt_1_15(I_ch3cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_14(I_ch3cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_13(I_ch3cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_12(I_ch3cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_11(I_ch3cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_10(I_ch3cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_9(I_ch3cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_8(I_ch3cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_7(I_ch3cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_6(I_ch3cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_5(I_ch3cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_4(I_ch3cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_3(I_ch3cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_2(I_ch3cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_1(I_ch3cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_0(I_ch3cword_CurrentWordCnt_1[0]),
	.CLK_c(CLK_c),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.G_170(G_170),
	.CurrentAddr_2_sn_m2_i(I_ch3car_CurrentAddr_2_sn_m2_i),
	.un2_autoinit(I_ch3cword_writecnt_un2_autoinit),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:849
  tempadd I_tempaddreg (
	.CmdOut_0(I_cmdreg_CmdOut[0]),
	.CurrentAddr_1_2_15(I_ch1car_CurrentAddr_1[15]),
	.CurrentAddr_1_2_6(I_ch1car_CurrentAddr_1[6]),
	.CurrentAddr_1_2_14(I_ch1car_CurrentAddr_1[14]),
	.CurrentAddr_1_2_5(I_ch1car_CurrentAddr_1[5]),
	.CurrentAddr_1_2_13(I_ch1car_CurrentAddr_1[13]),
	.CurrentAddr_1_2_1(I_ch1car_CurrentAddr_1[1]),
	.CurrentAddr_1_2_9(I_ch1car_CurrentAddr_1[9]),
	.CurrentAddr_1_2_0(I_ch1car_CurrentAddr_1[0]),
	.CurrentAddr_1_2_8(I_ch1car_CurrentAddr_1[8]),
	.CurrentAddr_1_2_3(I_ch1car_CurrentAddr_1[3]),
	.CurrentAddr_1_2_11(I_ch1car_CurrentAddr_1[11]),
	.CurrentAddr_1_2_2(I_ch1car_CurrentAddr_1[2]),
	.CurrentAddr_1_2_10(I_ch1car_CurrentAddr_1[10]),
	.CurrentAddr_1_2_12(I_ch1car_CurrentAddr_1[12]),
	.CurrentAddr_1_2_4(I_ch1car_CurrentAddr_1[4]),
	.CurrentAddr_1_2_7(I_ch1car_CurrentAddr_1[7]),
	.CurrentAddr_1_1_15(I_ch0car_CurrentAddr_1[15]),
	.CurrentAddr_1_1_6(I_ch0car_CurrentAddr_1[6]),
	.CurrentAddr_1_1_14(I_ch0car_CurrentAddr_1[14]),
	.CurrentAddr_1_1_5(I_ch0car_CurrentAddr_1[5]),
	.CurrentAddr_1_1_13(I_ch0car_CurrentAddr_1[13]),
	.CurrentAddr_1_1_1(I_ch0car_CurrentAddr_1[1]),
	.CurrentAddr_1_1_9(I_ch0car_CurrentAddr_1[9]),
	.CurrentAddr_1_1_0(I_ch0car_CurrentAddr_1[0]),
	.CurrentAddr_1_1_8(I_ch0car_CurrentAddr_1[8]),
	.CurrentAddr_1_1_3(I_ch0car_CurrentAddr_1[3]),
	.CurrentAddr_1_1_11(I_ch0car_CurrentAddr_1[11]),
	.CurrentAddr_1_1_2(I_ch0car_CurrentAddr_1[2]),
	.CurrentAddr_1_1_10(I_ch0car_CurrentAddr_1[10]),
	.CurrentAddr_1_1_12(I_ch0car_CurrentAddr_1[12]),
	.CurrentAddr_1_1_4(I_ch0car_CurrentAddr_1[4]),
	.CurrentAddr_1_1_7(I_ch0car_CurrentAddr_1[7]),
	.Update_3(I_sequencer_Update[3]),
	.Update_2(I_sequencer_Update[2]),
	.Update_0(I_sequencer_Update[0]),
	.Update_1(I_sequencer_Update[1]),
	.CurrentAddr_1_0_15(I_ch2car_CurrentAddr_1[15]),
	.CurrentAddr_1_0_6(I_ch2car_CurrentAddr_1[6]),
	.CurrentAddr_1_0_14(I_ch2car_CurrentAddr_1[14]),
	.CurrentAddr_1_0_5(I_ch2car_CurrentAddr_1[5]),
	.CurrentAddr_1_0_13(I_ch2car_CurrentAddr_1[13]),
	.CurrentAddr_1_0_1(I_ch2car_CurrentAddr_1[1]),
	.CurrentAddr_1_0_9(I_ch2car_CurrentAddr_1[9]),
	.CurrentAddr_1_0_0(I_ch2car_CurrentAddr_1[0]),
	.CurrentAddr_1_0_8(I_ch2car_CurrentAddr_1[8]),
	.CurrentAddr_1_0_3(I_ch2car_CurrentAddr_1[3]),
	.CurrentAddr_1_0_11(I_ch2car_CurrentAddr_1[11]),
	.CurrentAddr_1_0_2(I_ch2car_CurrentAddr_1[2]),
	.CurrentAddr_1_0_10(I_ch2car_CurrentAddr_1[10]),
	.CurrentAddr_1_0_12(I_ch2car_CurrentAddr_1[12]),
	.CurrentAddr_1_0_4(I_ch2car_CurrentAddr_1[4]),
	.CurrentAddr_1_0_7(I_ch2car_CurrentAddr_1[7]),
	.CurrentAddr_1_15(I_ch3car_CurrentAddr_1[15]),
	.CurrentAddr_1_6(I_ch3car_CurrentAddr_1[6]),
	.CurrentAddr_1_14(I_ch3car_CurrentAddr_1[14]),
	.CurrentAddr_1_5(I_ch3car_CurrentAddr_1[5]),
	.CurrentAddr_1_13(I_ch3car_CurrentAddr_1[13]),
	.CurrentAddr_1_1(I_ch3car_CurrentAddr_1[1]),
	.CurrentAddr_1_9(I_ch3car_CurrentAddr_1[9]),
	.CurrentAddr_1_0(I_ch3car_CurrentAddr_1[0]),
	.CurrentAddr_1_8(I_ch3car_CurrentAddr_1[8]),
	.CurrentAddr_1_3(I_ch3car_CurrentAddr_1[3]),
	.CurrentAddr_1_11(I_ch3car_CurrentAddr_1[11]),
	.CurrentAddr_1_2(I_ch3car_CurrentAddr_1[2]),
	.CurrentAddr_1_10(I_ch3car_CurrentAddr_1[10]),
	.CurrentAddr_1_12(I_ch3car_CurrentAddr_1[12]),
	.CurrentAddr_1_4(I_ch3car_CurrentAddr_1[4]),
	.CurrentAddr_1_7(I_ch3car_CurrentAddr_1[7]),
	.ModeOut_2_0(I_ch2modereg_ModeOut[3]),
	.ModeOut_1_0(I_ch3modereg_ModeOut[3]),
	.Channel_1_0(I_req_enc_Channel_1[0]),
	.Channel_1_1(I_req_enc_Channel_1[1]),
	.ModeOut_0_0(I_ch0modereg_ModeOut[3]),
	.ModeOut_0(I_ch1modereg_ModeOut[3]),
	.updateaddr_x_0(I_tempaddreg_updateaddr_x[0]),
	.updateaddr_x_1(I_tempaddreg_updateaddr_x[1]),
	.updateaddr_x_2(I_tempaddreg_updateaddr_x[2]),
	.updateaddr_x_3(I_tempaddreg_updateaddr_x[3]),
	.updateaddr_x_4(I_tempaddreg_updateaddr_x[4]),
	.updateaddr_x_5(I_tempaddreg_updateaddr_x[5]),
	.updateaddr_x_6(I_tempaddreg_updateaddr_x[6]),
	.updateaddr_x_7(I_tempaddreg_updateaddr_x[7]),
	.updateaddr_x_8(I_tempaddreg_updateaddr_x[8]),
	.updateaddr_x_9(I_tempaddreg_updateaddr_x[9]),
	.updateaddr_x_10(I_tempaddreg_updateaddr_x[10]),
	.updateaddr_x_11(I_tempaddreg_updateaddr_x[11]),
	.updateaddr_x_12(I_tempaddreg_updateaddr_x[12]),
	.updateaddr_x_13(I_tempaddreg_updateaddr_x[13]),
	.updateaddr_x_14(I_tempaddreg_updateaddr_x[14]),
	.chaddress_q_0(I_tempaddreg_chaddress_q[0]),
	.chaddress_q_1(I_tempaddreg_chaddress_q[1]),
	.chaddress_q_2(I_tempaddreg_chaddress_q[2]),
	.chaddress_q_3(I_tempaddreg_chaddress_q[3]),
	.chaddress_q_4(I_tempaddreg_chaddress_q[4]),
	.chaddress_q_5(I_tempaddreg_chaddress_q[5]),
	.chaddress_q_6(I_tempaddreg_chaddress_q[6]),
	.chaddress_q_7(I_tempaddreg_chaddress_q[7]),
	.chaddress_q_8(I_tempaddreg_chaddress_q[8]),
	.chaddress_q_9(I_tempaddreg_chaddress_q[9]),
	.chaddress_q_10(I_tempaddreg_chaddress_q[10]),
	.chaddress_q_11(I_tempaddreg_chaddress_q[11]),
	.chaddress_q_12(I_tempaddreg_chaddress_q[12]),
	.chaddress_q_13(I_tempaddreg_chaddress_q[13]),
	.chaddress_q_14(I_tempaddreg_chaddress_q[14]),
	.chaddress_q_15(I_tempaddreg_chaddress_q[15]),
	.chcarryout(I_tempaddreg_chcarryout),
	.un3_mem2mem_0(I_worddec_dec_un3_mem2mem_0),
	.StartDMA(I_req_enc_StartDMA),
	.chaddress_q_1_sn_m4(I_tempaddreg_chaddress_q_1_sn_m4),
	.un1_chaddress_q_1_add15(I_tempaddreg_un1_chaddress_q_1_add15),
	.un6_risingsampled_nmemr_i_a2_combout(un6_risingsampled_nmemr_i_a2_combout),
	.g0_i_o4(I_tempaddreg_g0_i_o4),
	.chaddress_q_1_sn_m5(I_tempaddreg_chaddress_q_1_sn_m5),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:871
  worddec I_worddec (
	.Update_1(I_sequencer_Update[1]),
	.Update_0(I_sequencer_Update[0]),
	.CurrentWordCnt_1_2_0(I_ch2cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_2_1(I_ch2cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_2_2(I_ch2cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_2_3(I_ch2cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_2_5(I_ch2cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_2_7(I_ch2cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_2_11(I_ch2cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_2_10(I_ch2cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_2_15(I_ch2cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_2_14(I_ch2cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_2_13(I_ch2cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_2_12(I_ch2cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_2_9(I_ch2cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_2_8(I_ch2cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_2_4(I_ch2cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_2_6(I_ch2cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_1_0(I_ch3cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_1_1(I_ch3cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_1_2(I_ch3cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_1_3(I_ch3cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_1_5(I_ch3cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_1_7(I_ch3cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_1_11(I_ch3cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_1_10(I_ch3cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_1_15(I_ch3cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_1_14(I_ch3cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_1_13(I_ch3cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_1_12(I_ch3cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_1_9(I_ch3cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_1_8(I_ch3cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_1_4(I_ch3cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_1_6(I_ch3cword_CurrentWordCnt_1[6]),
	.CmdOut_0(I_cmdreg_CmdOut[0]),
	.Channel_1_1(I_req_enc_Channel_1[1]),
	.Channel_1_0(I_req_enc_Channel_1[0]),
	.UpdateWrdCnt_0(UpdateWrdCnt[1]),
	.UpdateWrdCnt_1(UpdateWrdCnt[2]),
	.UpdateWrdCnt_2(UpdateWrdCnt[3]),
	.UpdateWrdCnt_3(UpdateWrdCnt[4]),
	.UpdateWrdCnt_4(UpdateWrdCnt[5]),
	.UpdateWrdCnt_5(UpdateWrdCnt[6]),
	.UpdateWrdCnt_6(UpdateWrdCnt[7]),
	.UpdateWrdCnt_8(UpdateWrdCnt[9]),
	.UpdateWrdCnt_12(UpdateWrdCnt[13]),
	.UpdateWrdCnt_13(UpdateWrdCnt[14]),
	.UpdateWrdCnt_11(UpdateWrdCnt[12]),
	.UpdateWrdCnt_7(UpdateWrdCnt[8]),
	.UpdateWrdCnt_10(UpdateWrdCnt[11]),
	.UpdateWrdCnt_9(UpdateWrdCnt[10]),
	.UpdateWrdCnt_14(UpdateWrdCnt[15]),
	.CurrentWordCnt_1_0_0(I_ch0cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_0_1(I_ch0cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_0_2(I_ch0cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_0_3(I_ch0cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_0_4(I_ch0cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_0_5(I_ch0cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_0_6(I_ch0cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_0_7(I_ch0cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_0_9(I_ch0cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_0_13(I_ch0cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_0_14(I_ch0cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_0_12(I_ch0cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_0_8(I_ch0cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_0_11(I_ch0cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_0_10(I_ch0cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_0_15(I_ch0cword_CurrentWordCnt_1[15]),
	.CurrentWordCnt_1_0(I_ch1cword_CurrentWordCnt_1[0]),
	.CurrentWordCnt_1_1(I_ch1cword_CurrentWordCnt_1[1]),
	.CurrentWordCnt_1_2(I_ch1cword_CurrentWordCnt_1[2]),
	.CurrentWordCnt_1_3(I_ch1cword_CurrentWordCnt_1[3]),
	.CurrentWordCnt_1_4(I_ch1cword_CurrentWordCnt_1[4]),
	.CurrentWordCnt_1_5(I_ch1cword_CurrentWordCnt_1[5]),
	.CurrentWordCnt_1_6(I_ch1cword_CurrentWordCnt_1[6]),
	.CurrentWordCnt_1_7(I_ch1cword_CurrentWordCnt_1[7]),
	.CurrentWordCnt_1_9(I_ch1cword_CurrentWordCnt_1[9]),
	.CurrentWordCnt_1_13(I_ch1cword_CurrentWordCnt_1[13]),
	.CurrentWordCnt_1_14(I_ch1cword_CurrentWordCnt_1[14]),
	.CurrentWordCnt_1_12(I_ch1cword_CurrentWordCnt_1[12]),
	.CurrentWordCnt_1_8(I_ch1cword_CurrentWordCnt_1[8]),
	.CurrentWordCnt_1_11(I_ch1cword_CurrentWordCnt_1[11]),
	.CurrentWordCnt_1_10(I_ch1cword_CurrentWordCnt_1[10]),
	.CurrentWordCnt_1_15(I_ch1cword_CurrentWordCnt_1[15]),
	.wordcount_q_0(I_worddec_wordcount_q[0]),
	.wordcount_q_1(I_worddec_wordcount_q[1]),
	.wordcount_q_2(I_worddec_wordcount_q[2]),
	.wordcount_q_3(I_worddec_wordcount_q[3]),
	.wordcount_q_4(I_worddec_wordcount_q[4]),
	.wordcount_q_5(I_worddec_wordcount_q[5]),
	.wordcount_q_6(I_worddec_wordcount_q[6]),
	.wordcount_q_7(I_worddec_wordcount_q[7]),
	.wordcount_q_8(I_worddec_wordcount_q[8]),
	.wordcount_q_9(I_worddec_wordcount_q[9]),
	.wordcount_q_10(I_worddec_wordcount_q[10]),
	.wordcount_q_11(I_worddec_wordcount_q[11]),
	.wordcount_q_12(I_worddec_wordcount_q[12]),
	.wordcount_q_13(I_worddec_wordcount_q[13]),
	.wordcount_q_14(I_worddec_wordcount_q[14]),
	.wordcount_q_15(I_worddec_wordcount_q[15]),
	.un6_risingsampled_nmemr_i_a2(I_sequencer_StateDecProc_un6_risingsampled_nmemr_i_a2),
	.un1_chtc(I_worddec_un1_chtc),
	.un3_mem2mem_0(I_worddec_dec_un3_mem2mem_0),
	.StartDMA(I_req_enc_StartDMA),
	.chaddress_q_1_sn_m5(I_tempaddreg_chaddress_q_1_sn_m5),
	.g0_i_o4(I_tempaddreg_g0_i_o4),
	.chaddress_q_1_sn_m4(I_tempaddreg_chaddress_q_1_sn_m4),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:888
  modereg I_ch0modereg (
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.ModeOut_0(I_ch0modereg_ModeOut[0]),
	.ModeOut_1(I_ch0modereg_ModeOut[1]),
	.ModeOut_2(I_ch0modereg_ModeOut[2]),
	.ModeOut_3(I_ch0modereg_ModeOut[3]),
	.ModeOut_4(I_ch0modereg_ModeOut[4]),
	.ModeOut_5(I_ch0modereg_ModeOut[5]),
	.LoadModeReg_10_sqmuxa_0_a2_1(I_host_dec_LoadModeReg_10_sqmuxa_0_a2_1),
	.LoadModeReg_9_sqmuxa_0_a2_0(I_host_dec_LoadModeReg_9_sqmuxa_0_a2_0),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:897
  modereg_1 I_ch1modereg (
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.ModeOut_0(I_ch1modereg_ModeOut[0]),
	.ModeOut_1(I_ch1modereg_ModeOut[1]),
	.ModeOut_2(I_ch1modereg_ModeOut[2]),
	.ModeOut_3(I_ch1modereg_ModeOut[3]),
	.ModeOut_4(I_ch1modereg_ModeOut[4]),
	.ModeOut_5(I_ch1modereg_ModeOut[5]),
	.LoadModeReg_10_sqmuxa_0_a2_1(I_host_dec_LoadModeReg_10_sqmuxa_0_a2_1),
	.LoadModeReg_9_sqmuxa_0_a2_0(I_host_dec_LoadModeReg_9_sqmuxa_0_a2_0),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:906
  modereg_2 I_ch2modereg (
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.ModeOut_0(I_ch2modereg_ModeOut[0]),
	.ModeOut_1(I_ch2modereg_ModeOut[1]),
	.ModeOut_2(I_ch2modereg_ModeOut[2]),
	.ModeOut_3(I_ch2modereg_ModeOut[3]),
	.ModeOut_4(I_ch2modereg_ModeOut[4]),
	.ModeOut_5(I_ch2modereg_ModeOut[5]),
	.LoadModeReg_10_sqmuxa_0_a2_1(I_host_dec_LoadModeReg_10_sqmuxa_0_a2_1),
	.LoadModeReg_9_sqmuxa_0_a2_0(I_host_dec_LoadModeReg_9_sqmuxa_0_a2_0),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:915
  modereg_3 I_ch3modereg (
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.ModeOut_0(I_ch3modereg_ModeOut[0]),
	.ModeOut_1(I_ch3modereg_ModeOut[1]),
	.ModeOut_2(I_ch3modereg_ModeOut[2]),
	.ModeOut_3(I_ch3modereg_ModeOut[3]),
	.ModeOut_4(I_ch3modereg_ModeOut[4]),
	.ModeOut_5(I_ch3modereg_ModeOut[5]),
	.LoadModeReg_10_sqmuxa_0_a2_1(I_host_dec_LoadModeReg_10_sqmuxa_0_a2_1),
	.LoadModeReg_9_sqmuxa_0_a2_0(I_host_dec_LoadModeReg_9_sqmuxa_0_a2_0),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:924
  cmdreg I_cmdreg (
	.SyncAddrOut_2(I_AddrSync_SyncAddrOut[2]),
	.SyncAddrOut_0(I_AddrSync_SyncAddrOut[0]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_4(I_DataSync_SyncDataOut[4]),
	.SyncDataOut_5(I_DataSync_SyncDataOut[5]),
	.SyncDataOut_6(I_DataSync_SyncDataOut[6]),
	.SyncDataOut_7(I_DataSync_SyncDataOut[7]),
	.CmdOut_0(I_cmdreg_CmdOut[0]),
	.CmdOut_1(I_cmdreg_CmdOut[1]),
	.CmdOut_2(I_cmdreg_CmdOut[2]),
	.CmdOut_3(I_cmdreg_CmdOut[3]),
	.CmdOut_4(I_cmdreg_CmdOut[4]),
	.CmdOut_5(I_cmdreg_CmdOut[5]),
	.CmdOut_6(I_cmdreg_CmdOut[6]),
	.CmdOut_7(I_cmdreg_CmdOut[7]),
	.next_bytepointer_1_iv_0_a2_2(I_host_dec_BytePointerProc_next_bytepointer_1_iv_0_a2_2),
	.un1_masterclear_i_a2_x_i(I_host_dec_ModeRegCounterProc_un1_masterclear_i_a2_x_i),
	.CLK_c_i(CLK_c_i)
);
// @25:934
  mask I_mask (
	.SyncAddrOut_0(I_AddrSync_SyncAddrOut[0]),
	.SyncAddrOut_2(I_AddrSync_SyncAddrOut[2]),
	.ModeOut_2_0(I_ch1modereg_ModeOut[2]),
	.ModeOut_1_0(I_ch3modereg_ModeOut[2]),
	.ModeOut_0_0(I_ch2modereg_ModeOut[2]),
	.SyncDataOut_3(I_DataSync_SyncDataOut[3]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.Channel_1_1(I_req_enc_Channel_1[1]),
	.Channel_1_0(I_req_enc_Channel_1[0]),
	.ModeOut_0(I_ch0modereg_ModeOut[2]),
	.MaskOut_i_0(I_mask_MaskOut_i[0]),
	.MaskOut_i_1(I_mask_MaskOut_i[1]),
	.MaskOut_i_2(I_mask_MaskOut_i[2]),
	.MaskOut_i_3(I_mask_MaskOut_i[3]),
	.LoadModeReg_17_sqmuxa_0_a2(I_host_dec_LoadModeReg_17_sqmuxa_0_a2),
	.LoadModeReg_10_sqmuxa_0_a2_1(I_host_dec_LoadModeReg_10_sqmuxa_0_a2_1),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.next_bytepointer_1_iv_0_a2_1(I_host_dec_BytePointerProc_next_bytepointer_1_iv_0_a2_1),
	.un1_masterclear_i_a2_x_i(I_host_dec_ModeRegCounterProc_un1_masterclear_i_a2_x_i),
	.CLK_c_i(CLK_c_i)
);
// @25:952
  request I_request (
	.SyncDataOut_0(I_DataSync_SyncDataOut[0]),
	.SyncDataOut_1(I_DataSync_SyncDataOut[1]),
	.SyncDataOut_2(I_DataSync_SyncDataOut[2]),
	.RequestOut_0(I_request_RequestOut[0]),
	.RequestOut_1(I_request_RequestOut[1]),
	.RequestOut_2(I_request_RequestOut[2]),
	.RequestOut_3(I_request_RequestOut[3]),
	.LoadModeReg_9_sqmuxa_0_a2_0(I_host_dec_LoadModeReg_9_sqmuxa_0_a2_0),
	.next_bytepointer_1_iv_0_a2_2(I_host_dec_BytePointerProc_next_bytepointer_1_iv_0_a2_2),
	.un1_masterclear_i_a2_x_i(I_host_dec_ModeRegCounterProc_un1_masterclear_i_a2_x_i),
	.CLK_c_i(CLK_c_i)
);
// @25:962
  status I_status (
	.Channel_1_1(I_req_enc_Channel_1[1]),
	.Channel_1_0(I_req_enc_Channel_1[0]),
	.CmdOut_0(I_cmdreg_CmdOut[0]),
	.StatusOut_0(I_status_StatusOut[0]),
	.StatusOut_1(I_status_StatusOut[1]),
	.StatusOut_2(I_status_StatusOut[2]),
	.StatusOut_3(I_status_StatusOut[3]),
	.EndOfDMA_I(I_sequencer_EndOfDMA_I),
	.MasterClear(I_host_dec_MasterClear),
	.nIORINQ_i(I_host_dec_nIORINQ_i),
	.un7_clearstatusreg_0_o2_1(I_host_dec_un7_clearstatusreg_0_o2_1),
	.un7_clearstatusreg_0_o2_0_x(I_host_dec_un7_clearstatusreg_0_o2_0_x),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
// @25:974
  req_enc I_req_enc (
	.next_update_1_0_iv_0_o2_0(I_sequencer_next_update_1_0_iv_0_o2[0]),
	.CmdOut_0(I_cmdreg_CmdOut[4]),
	.CmdOut_3(I_cmdreg_CmdOut[7]),
	.CmdOut_2(I_cmdreg_CmdOut[6]),
	.RequestOut_2(I_request_RequestOut[2]),
	.RequestOut_3(I_request_RequestOut[3]),
	.RequestOut_1(I_request_RequestOut[1]),
	.RequestOut_0(I_request_RequestOut[0]),
	.MaskOut_i_2(I_mask_MaskOut_i[2]),
	.MaskOut_i_3(I_mask_MaskOut_i[3]),
	.MaskOut_i_1(I_mask_MaskOut_i[1]),
	.MaskOut_i_0(I_mask_MaskOut_i[0]),
	.CompositeRequest_0_2(I_req_enc_CompositeRequest_0[2]),
	.CompositeRequest_0_1(I_req_enc_CompositeRequest_0[1]),
	.CompositeRequest_0_0(I_req_enc_CompositeRequest_0[0]),
	.CompositeRequest_0_3(I_req_enc_CompositeRequest_0[3]),
	.DACK_i_i_x_i_3(DACK_i_i_x_i[3]),
	.DACK_i_i_x_i_2(DACK_i_i_x_i[2]),
	.DACK_i_i_x_i_1(DACK_i_i_x_i[1]),
	.DACK_i_i_x_i_0(DACK_i_i_x_i[0]),
	.DREQ_c_0(DREQ_c[0]),
	.DREQ_c_1(DREQ_c[1]),
	.DREQ_c_2(DREQ_c[2]),
	.DREQ_c_3(DREQ_c[3]),
	.DREQReg2Q_0(I_req_enc_DREQReg2Q[0]),
	.DREQReg2Q_1(I_req_enc_DREQReg2Q[1]),
	.DREQReg2Q_2(I_req_enc_DREQReg2Q[2]),
	.DREQReg2Q_3(I_req_enc_DREQReg2Q[3]),
	.Channel_1_0(I_req_enc_Channel_1[0]),
	.Channel_1_1(I_req_enc_Channel_1[1]),
	.ChannelRequest_i_m2(I_req_enc_ChannelRequest_i_m2),
	.DACKEnable(I_sequencer_DACKEnable),
	.HLDA_c(HLDA_c),
	.HLDAReg2Q(I_req_enc_HLDAReg2Q),
	.StartDMA(I_req_enc_StartDMA),
	.RESET_c(RESET_c),
	.CLK_c(CLK_c),
	.MasterClear(I_host_dec_MasterClear),
	.CLK_c_i(CLK_c_i)
);
// @25:996
  tempreg I_tempreg (
	.state_0(I_sequencer_state[5]),
	.DBIN_c_0(DBIN_c[0]),
	.DBIN_c_1(DBIN_c[1]),
	.DBIN_c_2(DBIN_c[2]),
	.DBIN_c_3(DBIN_c[3]),
	.DBIN_c_4(DBIN_c[4]),
	.DBIN_c_5(DBIN_c[5]),
	.DBIN_c_6(DBIN_c[6]),
	.DBIN_c_7(DBIN_c[7]),
	.TempOut_0(I_tempreg_TempOut[0]),
	.TempOut_1(I_tempreg_TempOut[1]),
	.TempOut_2(I_tempreg_TempOut[2]),
	.TempOut_3(I_tempreg_TempOut[3]),
	.TempOut_4(I_tempreg_TempOut[4]),
	.TempOut_5(I_tempreg_TempOut[5]),
	.TempOut_6(I_tempreg_TempOut[6]),
	.TempOut_7(I_tempreg_TempOut[7]),
	.MasterClear(I_host_dec_MasterClear),
	.RESET_c(RESET_c),
	.CLK_c_i(CLK_c_i)
);
endmodule /* gw8237 */

