
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b368  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  0800b4f0  0800b4f0  0000c4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b974  0800b974  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b974  0800b974  0000c974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b97c  0800b97c  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b97c  0800b97c  0000c97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b980  0800b980  0000c980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b984  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000156c  200001e8  0800bb6c  0000d1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001754  0800bb6c  0000d754  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ad58  00000000  00000000  0000d211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a3e  00000000  00000000  00027f69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  0002c9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ba  00000000  00000000  0002e0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000237c9  00000000  00000000  0002f292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e65f  00000000  00000000  00052a5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4063  00000000  00000000  000710ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013511d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006574  00000000  00000000  00135160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0013b6d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e8 	.word	0x200001e8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b4d8 	.word	0x0800b4d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001ec 	.word	0x200001ec
 80001c4:	0800b4d8 	.word	0x0800b4d8

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_drsub>:
 80001dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e0:	e002      	b.n	80001e8 <__adddf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_dsub>:
 80001e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e8 <__adddf3>:
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f2:	ea94 0f05 	teq	r4, r5
 80001f6:	bf08      	it	eq
 80001f8:	ea90 0f02 	teqeq	r0, r2
 80001fc:	bf1f      	itttt	ne
 80001fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000202:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000206:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020e:	f000 80e2 	beq.w	80003d6 <__adddf3+0x1ee>
 8000212:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000216:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021a:	bfb8      	it	lt
 800021c:	426d      	neglt	r5, r5
 800021e:	dd0c      	ble.n	800023a <__adddf3+0x52>
 8000220:	442c      	add	r4, r5
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	ea82 0000 	eor.w	r0, r2, r0
 800022e:	ea83 0101 	eor.w	r1, r3, r1
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	2d36      	cmp	r5, #54	@ 0x36
 800023c:	bf88      	it	hi
 800023e:	bd30      	pophi	{r4, r5, pc}
 8000240:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000244:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000248:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800024c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x70>
 8000252:	4240      	negs	r0, r0
 8000254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000258:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800025c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000260:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x84>
 8000266:	4252      	negs	r2, r2
 8000268:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026c:	ea94 0f05 	teq	r4, r5
 8000270:	f000 80a7 	beq.w	80003c2 <__adddf3+0x1da>
 8000274:	f1a4 0401 	sub.w	r4, r4, #1
 8000278:	f1d5 0e20 	rsbs	lr, r5, #32
 800027c:	db0d      	blt.n	800029a <__adddf3+0xb2>
 800027e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000282:	fa22 f205 	lsr.w	r2, r2, r5
 8000286:	1880      	adds	r0, r0, r2
 8000288:	f141 0100 	adc.w	r1, r1, #0
 800028c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000290:	1880      	adds	r0, r0, r2
 8000292:	fa43 f305 	asr.w	r3, r3, r5
 8000296:	4159      	adcs	r1, r3
 8000298:	e00e      	b.n	80002b8 <__adddf3+0xd0>
 800029a:	f1a5 0520 	sub.w	r5, r5, #32
 800029e:	f10e 0e20 	add.w	lr, lr, #32
 80002a2:	2a01      	cmp	r2, #1
 80002a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a8:	bf28      	it	cs
 80002aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ae:	fa43 f305 	asr.w	r3, r3, r5
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002bc:	d507      	bpl.n	80002ce <__adddf3+0xe6>
 80002be:	f04f 0e00 	mov.w	lr, #0
 80002c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d2:	d31b      	bcc.n	800030c <__adddf3+0x124>
 80002d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d8:	d30c      	bcc.n	80002f4 <__adddf3+0x10c>
 80002da:	0849      	lsrs	r1, r1, #1
 80002dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e4:	f104 0401 	add.w	r4, r4, #1
 80002e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f0:	f080 809a 	bcs.w	8000428 <__adddf3+0x240>
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f8:	bf08      	it	eq
 80002fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fe:	f150 0000 	adcs.w	r0, r0, #0
 8000302:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000306:	ea41 0105 	orr.w	r1, r1, r5
 800030a:	bd30      	pop	{r4, r5, pc}
 800030c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000310:	4140      	adcs	r0, r0
 8000312:	eb41 0101 	adc.w	r1, r1, r1
 8000316:	3c01      	subs	r4, #1
 8000318:	bf28      	it	cs
 800031a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031e:	d2e9      	bcs.n	80002f4 <__adddf3+0x10c>
 8000320:	f091 0f00 	teq	r1, #0
 8000324:	bf04      	itt	eq
 8000326:	4601      	moveq	r1, r0
 8000328:	2000      	moveq	r0, #0
 800032a:	fab1 f381 	clz	r3, r1
 800032e:	bf08      	it	eq
 8000330:	3320      	addeq	r3, #32
 8000332:	f1a3 030b 	sub.w	r3, r3, #11
 8000336:	f1b3 0220 	subs.w	r2, r3, #32
 800033a:	da0c      	bge.n	8000356 <__adddf3+0x16e>
 800033c:	320c      	adds	r2, #12
 800033e:	dd08      	ble.n	8000352 <__adddf3+0x16a>
 8000340:	f102 0c14 	add.w	ip, r2, #20
 8000344:	f1c2 020c 	rsb	r2, r2, #12
 8000348:	fa01 f00c 	lsl.w	r0, r1, ip
 800034c:	fa21 f102 	lsr.w	r1, r1, r2
 8000350:	e00c      	b.n	800036c <__adddf3+0x184>
 8000352:	f102 0214 	add.w	r2, r2, #20
 8000356:	bfd8      	it	le
 8000358:	f1c2 0c20 	rsble	ip, r2, #32
 800035c:	fa01 f102 	lsl.w	r1, r1, r2
 8000360:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000364:	bfdc      	itt	le
 8000366:	ea41 010c 	orrle.w	r1, r1, ip
 800036a:	4090      	lslle	r0, r2
 800036c:	1ae4      	subs	r4, r4, r3
 800036e:	bfa2      	ittt	ge
 8000370:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000374:	4329      	orrge	r1, r5
 8000376:	bd30      	popge	{r4, r5, pc}
 8000378:	ea6f 0404 	mvn.w	r4, r4
 800037c:	3c1f      	subs	r4, #31
 800037e:	da1c      	bge.n	80003ba <__adddf3+0x1d2>
 8000380:	340c      	adds	r4, #12
 8000382:	dc0e      	bgt.n	80003a2 <__adddf3+0x1ba>
 8000384:	f104 0414 	add.w	r4, r4, #20
 8000388:	f1c4 0220 	rsb	r2, r4, #32
 800038c:	fa20 f004 	lsr.w	r0, r0, r4
 8000390:	fa01 f302 	lsl.w	r3, r1, r2
 8000394:	ea40 0003 	orr.w	r0, r0, r3
 8000398:	fa21 f304 	lsr.w	r3, r1, r4
 800039c:	ea45 0103 	orr.w	r1, r5, r3
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	f1c4 040c 	rsb	r4, r4, #12
 80003a6:	f1c4 0220 	rsb	r2, r4, #32
 80003aa:	fa20 f002 	lsr.w	r0, r0, r2
 80003ae:	fa01 f304 	lsl.w	r3, r1, r4
 80003b2:	ea40 0003 	orr.w	r0, r0, r3
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	fa21 f004 	lsr.w	r0, r1, r4
 80003be:	4629      	mov	r1, r5
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f094 0f00 	teq	r4, #0
 80003c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ca:	bf06      	itte	eq
 80003cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d0:	3401      	addeq	r4, #1
 80003d2:	3d01      	subne	r5, #1
 80003d4:	e74e      	b.n	8000274 <__adddf3+0x8c>
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf18      	it	ne
 80003dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e0:	d029      	beq.n	8000436 <__adddf3+0x24e>
 80003e2:	ea94 0f05 	teq	r4, r5
 80003e6:	bf08      	it	eq
 80003e8:	ea90 0f02 	teqeq	r0, r2
 80003ec:	d005      	beq.n	80003fa <__adddf3+0x212>
 80003ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f2:	bf04      	itt	eq
 80003f4:	4619      	moveq	r1, r3
 80003f6:	4610      	moveq	r0, r2
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	ea91 0f03 	teq	r1, r3
 80003fe:	bf1e      	ittt	ne
 8000400:	2100      	movne	r1, #0
 8000402:	2000      	movne	r0, #0
 8000404:	bd30      	popne	{r4, r5, pc}
 8000406:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040a:	d105      	bne.n	8000418 <__adddf3+0x230>
 800040c:	0040      	lsls	r0, r0, #1
 800040e:	4149      	adcs	r1, r1
 8000410:	bf28      	it	cs
 8000412:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800041c:	bf3c      	itt	cc
 800041e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000422:	bd30      	popcc	{r4, r5, pc}
 8000424:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000428:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf1a      	itte	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4610      	movne	r0, r2
 8000440:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000444:	bf1c      	itt	ne
 8000446:	460b      	movne	r3, r1
 8000448:	4602      	movne	r2, r0
 800044a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044e:	bf06      	itte	eq
 8000450:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000454:	ea91 0f03 	teqeq	r1, r3
 8000458:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop

08000460 <__aeabi_ui2d>:
 8000460:	f090 0f00 	teq	r0, #0
 8000464:	bf04      	itt	eq
 8000466:	2100      	moveq	r1, #0
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000470:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000474:	f04f 0500 	mov.w	r5, #0
 8000478:	f04f 0100 	mov.w	r1, #0
 800047c:	e750      	b.n	8000320 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_i2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000498:	bf48      	it	mi
 800049a:	4240      	negmi	r0, r0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e73e      	b.n	8000320 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_f2d>:
 80004a4:	0042      	lsls	r2, r0, #1
 80004a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b2:	bf1f      	itttt	ne
 80004b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c0:	4770      	bxne	lr
 80004c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c6:	bf08      	it	eq
 80004c8:	4770      	bxeq	lr
 80004ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ce:	bf04      	itt	eq
 80004d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e4:	e71c      	b.n	8000320 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_ul2d>:
 80004e8:	ea50 0201 	orrs.w	r2, r0, r1
 80004ec:	bf08      	it	eq
 80004ee:	4770      	bxeq	lr
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	f04f 0500 	mov.w	r5, #0
 80004f6:	e00a      	b.n	800050e <__aeabi_l2d+0x16>

080004f8 <__aeabi_l2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000506:	d502      	bpl.n	800050e <__aeabi_l2d+0x16>
 8000508:	4240      	negs	r0, r0
 800050a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000512:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000516:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051a:	f43f aed8 	beq.w	80002ce <__adddf3+0xe6>
 800051e:	f04f 0203 	mov.w	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000536:	f1c2 0320 	rsb	r3, r2, #32
 800053a:	fa00 fc03 	lsl.w	ip, r0, r3
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 fe03 	lsl.w	lr, r1, r3
 8000546:	ea40 000e 	orr.w	r0, r0, lr
 800054a:	fa21 f102 	lsr.w	r1, r1, r2
 800054e:	4414      	add	r4, r2
 8000550:	e6bd      	b.n	80002ce <__adddf3+0xe6>
 8000552:	bf00      	nop

08000554 <__aeabi_dmul>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000562:	bf1d      	ittte	ne
 8000564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000568:	ea94 0f0c 	teqne	r4, ip
 800056c:	ea95 0f0c 	teqne	r5, ip
 8000570:	f000 f8de 	bleq	8000730 <__aeabi_dmul+0x1dc>
 8000574:	442c      	add	r4, r5
 8000576:	ea81 0603 	eor.w	r6, r1, r3
 800057a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000582:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000586:	bf18      	it	ne
 8000588:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800058c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000590:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000594:	d038      	beq.n	8000608 <__aeabi_dmul+0xb4>
 8000596:	fba0 ce02 	umull	ip, lr, r0, r2
 800059a:	f04f 0500 	mov.w	r5, #0
 800059e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005aa:	f04f 0600 	mov.w	r6, #0
 80005ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b2:	f09c 0f00 	teq	ip, #0
 80005b6:	bf18      	it	ne
 80005b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c8:	d204      	bcs.n	80005d4 <__aeabi_dmul+0x80>
 80005ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ce:	416d      	adcs	r5, r5
 80005d0:	eb46 0606 	adc.w	r6, r6, r6
 80005d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005ec:	bf88      	it	hi
 80005ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f2:	d81e      	bhi.n	8000632 <__aeabi_dmul+0xde>
 80005f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f8:	bf08      	it	eq
 80005fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fe:	f150 0000 	adcs.w	r0, r0, #0
 8000602:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800060c:	ea46 0101 	orr.w	r1, r6, r1
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	ea81 0103 	eor.w	r1, r1, r3
 8000618:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800061c:	bfc2      	ittt	gt
 800061e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000622:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000626:	bd70      	popgt	{r4, r5, r6, pc}
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f04f 0e00 	mov.w	lr, #0
 8000630:	3c01      	subs	r4, #1
 8000632:	f300 80ab 	bgt.w	800078c <__aeabi_dmul+0x238>
 8000636:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063a:	bfde      	ittt	le
 800063c:	2000      	movle	r0, #0
 800063e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000642:	bd70      	pople	{r4, r5, r6, pc}
 8000644:	f1c4 0400 	rsb	r4, r4, #0
 8000648:	3c20      	subs	r4, #32
 800064a:	da35      	bge.n	80006b8 <__aeabi_dmul+0x164>
 800064c:	340c      	adds	r4, #12
 800064e:	dc1b      	bgt.n	8000688 <__aeabi_dmul+0x134>
 8000650:	f104 0414 	add.w	r4, r4, #20
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f305 	lsl.w	r3, r0, r5
 800065c:	fa20 f004 	lsr.w	r0, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800066c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000674:	fa21 f604 	lsr.w	r6, r1, r4
 8000678:	eb42 0106 	adc.w	r1, r2, r6
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f1c4 040c 	rsb	r4, r4, #12
 800068c:	f1c4 0520 	rsb	r5, r4, #32
 8000690:	fa00 f304 	lsl.w	r3, r0, r4
 8000694:	fa20 f005 	lsr.w	r0, r0, r5
 8000698:	fa01 f204 	lsl.w	r2, r1, r4
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	f141 0100 	adc.w	r1, r1, #0
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f205 	lsl.w	r2, r0, r5
 80006c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c4:	fa20 f304 	lsr.w	r3, r0, r4
 80006c8:	fa01 f205 	lsl.w	r2, r1, r5
 80006cc:	ea43 0302 	orr.w	r3, r3, r2
 80006d0:	fa21 f004 	lsr.w	r0, r1, r4
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	fa21 f204 	lsr.w	r2, r1, r4
 80006dc:	ea20 0002 	bic.w	r0, r0, r2
 80006e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e8:	bf08      	it	eq
 80006ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ee:	bd70      	pop	{r4, r5, r6, pc}
 80006f0:	f094 0f00 	teq	r4, #0
 80006f4:	d10f      	bne.n	8000716 <__aeabi_dmul+0x1c2>
 80006f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fa:	0040      	lsls	r0, r0, #1
 80006fc:	eb41 0101 	adc.w	r1, r1, r1
 8000700:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000704:	bf08      	it	eq
 8000706:	3c01      	subeq	r4, #1
 8000708:	d0f7      	beq.n	80006fa <__aeabi_dmul+0x1a6>
 800070a:	ea41 0106 	orr.w	r1, r1, r6
 800070e:	f095 0f00 	teq	r5, #0
 8000712:	bf18      	it	ne
 8000714:	4770      	bxne	lr
 8000716:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071a:	0052      	lsls	r2, r2, #1
 800071c:	eb43 0303 	adc.w	r3, r3, r3
 8000720:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3d01      	subeq	r5, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1c6>
 800072a:	ea43 0306 	orr.w	r3, r3, r6
 800072e:	4770      	bx	lr
 8000730:	ea94 0f0c 	teq	r4, ip
 8000734:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000738:	bf18      	it	ne
 800073a:	ea95 0f0c 	teqne	r5, ip
 800073e:	d00c      	beq.n	800075a <__aeabi_dmul+0x206>
 8000740:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000744:	bf18      	it	ne
 8000746:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074a:	d1d1      	bne.n	80006f0 <__aeabi_dmul+0x19c>
 800074c:	ea81 0103 	eor.w	r1, r1, r3
 8000750:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	f04f 0000 	mov.w	r0, #0
 8000758:	bd70      	pop	{r4, r5, r6, pc}
 800075a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075e:	bf06      	itte	eq
 8000760:	4610      	moveq	r0, r2
 8000762:	4619      	moveq	r1, r3
 8000764:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000768:	d019      	beq.n	800079e <__aeabi_dmul+0x24a>
 800076a:	ea94 0f0c 	teq	r4, ip
 800076e:	d102      	bne.n	8000776 <__aeabi_dmul+0x222>
 8000770:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000774:	d113      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000776:	ea95 0f0c 	teq	r5, ip
 800077a:	d105      	bne.n	8000788 <__aeabi_dmul+0x234>
 800077c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000780:	bf1c      	itt	ne
 8000782:	4610      	movne	r0, r2
 8000784:	4619      	movne	r1, r3
 8000786:	d10a      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000794:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a6:	bd70      	pop	{r4, r5, r6, pc}

080007a8 <__aeabi_ddiv>:
 80007a8:	b570      	push	{r4, r5, r6, lr}
 80007aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b6:	bf1d      	ittte	ne
 80007b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007bc:	ea94 0f0c 	teqne	r4, ip
 80007c0:	ea95 0f0c 	teqne	r5, ip
 80007c4:	f000 f8a7 	bleq	8000916 <__aeabi_ddiv+0x16e>
 80007c8:	eba4 0405 	sub.w	r4, r4, r5
 80007cc:	ea81 0e03 	eor.w	lr, r1, r3
 80007d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d8:	f000 8088 	beq.w	80008ec <__aeabi_ddiv+0x144>
 80007dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000800:	429d      	cmp	r5, r3
 8000802:	bf08      	it	eq
 8000804:	4296      	cmpeq	r6, r2
 8000806:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080e:	d202      	bcs.n	8000816 <__aeabi_ddiv+0x6e>
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	1ab6      	subs	r6, r6, r2
 8000818:	eb65 0503 	sbc.w	r5, r5, r3
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000826:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 000c 	orrcs.w	r0, r0, ip
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000884:	ea55 0e06 	orrs.w	lr, r5, r6
 8000888:	d018      	beq.n	80008bc <__aeabi_ddiv+0x114>
 800088a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000892:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000896:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a6:	d1c0      	bne.n	800082a <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	d10b      	bne.n	80008c6 <__aeabi_ddiv+0x11e>
 80008ae:	ea41 0100 	orr.w	r1, r1, r0
 80008b2:	f04f 0000 	mov.w	r0, #0
 80008b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ba:	e7b6      	b.n	800082a <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	bf04      	itt	eq
 80008c2:	4301      	orreq	r1, r0
 80008c4:	2000      	moveq	r0, #0
 80008c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ca:	bf88      	it	hi
 80008cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d0:	f63f aeaf 	bhi.w	8000632 <__aeabi_dmul+0xde>
 80008d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d8:	bf04      	itt	eq
 80008da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e2:	f150 0000 	adcs.w	r0, r0, #0
 80008e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f8:	bfc2      	ittt	gt
 80008fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000902:	bd70      	popgt	{r4, r5, r6, pc}
 8000904:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000908:	f04f 0e00 	mov.w	lr, #0
 800090c:	3c01      	subs	r4, #1
 800090e:	e690      	b.n	8000632 <__aeabi_dmul+0xde>
 8000910:	ea45 0e06 	orr.w	lr, r5, r6
 8000914:	e68d      	b.n	8000632 <__aeabi_dmul+0xde>
 8000916:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091a:	ea94 0f0c 	teq	r4, ip
 800091e:	bf08      	it	eq
 8000920:	ea95 0f0c 	teqeq	r5, ip
 8000924:	f43f af3b 	beq.w	800079e <__aeabi_dmul+0x24a>
 8000928:	ea94 0f0c 	teq	r4, ip
 800092c:	d10a      	bne.n	8000944 <__aeabi_ddiv+0x19c>
 800092e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000932:	f47f af34 	bne.w	800079e <__aeabi_dmul+0x24a>
 8000936:	ea95 0f0c 	teq	r5, ip
 800093a:	f47f af25 	bne.w	8000788 <__aeabi_dmul+0x234>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e72c      	b.n	800079e <__aeabi_dmul+0x24a>
 8000944:	ea95 0f0c 	teq	r5, ip
 8000948:	d106      	bne.n	8000958 <__aeabi_ddiv+0x1b0>
 800094a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094e:	f43f aefd 	beq.w	800074c <__aeabi_dmul+0x1f8>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e722      	b.n	800079e <__aeabi_dmul+0x24a>
 8000958:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800095c:	bf18      	it	ne
 800095e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000962:	f47f aec5 	bne.w	80006f0 <__aeabi_dmul+0x19c>
 8000966:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096a:	f47f af0d 	bne.w	8000788 <__aeabi_dmul+0x234>
 800096e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000972:	f47f aeeb 	bne.w	800074c <__aeabi_dmul+0x1f8>
 8000976:	e712      	b.n	800079e <__aeabi_dmul+0x24a>

08000978 <__aeabi_d2uiz>:
 8000978:	004a      	lsls	r2, r1, #1
 800097a:	d211      	bcs.n	80009a0 <__aeabi_d2uiz+0x28>
 800097c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000980:	d211      	bcs.n	80009a6 <__aeabi_d2uiz+0x2e>
 8000982:	d50d      	bpl.n	80009a0 <__aeabi_d2uiz+0x28>
 8000984:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000988:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800098c:	d40e      	bmi.n	80009ac <__aeabi_d2uiz+0x34>
 800098e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000992:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000996:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800099a:	fa23 f002 	lsr.w	r0, r3, r2
 800099e:	4770      	bx	lr
 80009a0:	f04f 0000 	mov.w	r0, #0
 80009a4:	4770      	bx	lr
 80009a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009aa:	d102      	bne.n	80009b2 <__aeabi_d2uiz+0x3a>
 80009ac:	f04f 30ff 	mov.w	r0, #4294967295
 80009b0:	4770      	bx	lr
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	4770      	bx	lr

080009b8 <__aeabi_d2f>:
 80009b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c0:	bf24      	itt	cs
 80009c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ca:	d90d      	bls.n	80009e8 <__aeabi_d2f+0x30>
 80009cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e0:	bf08      	it	eq
 80009e2:	f020 0001 	biceq.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009ec:	d121      	bne.n	8000a32 <__aeabi_d2f+0x7a>
 80009ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f2:	bfbc      	itt	lt
 80009f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f8:	4770      	bxlt	lr
 80009fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a02:	f1c2 0218 	rsb	r2, r2, #24
 8000a06:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a12:	bf18      	it	ne
 8000a14:	f040 0001 	orrne.w	r0, r0, #1
 8000a18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a24:	ea40 000c 	orr.w	r0, r0, ip
 8000a28:	fa23 f302 	lsr.w	r3, r3, r2
 8000a2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a30:	e7cc      	b.n	80009cc <__aeabi_d2f+0x14>
 8000a32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a36:	d107      	bne.n	8000a48 <__aeabi_d2f+0x90>
 8000a38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a3c:	bf1e      	ittt	ne
 8000a3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a46:	4770      	bxne	lr
 8000a48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__gesf2>:
 8000a58:	f04f 3cff 	mov.w	ip, #4294967295
 8000a5c:	e006      	b.n	8000a6c <__cmpsf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__lesf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	e002      	b.n	8000a6c <__cmpsf2+0x4>
 8000a66:	bf00      	nop

08000a68 <__cmpsf2>:
 8000a68:	f04f 0c01 	mov.w	ip, #1
 8000a6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a7c:	bf18      	it	ne
 8000a7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a82:	d011      	beq.n	8000aa8 <__cmpsf2+0x40>
 8000a84:	b001      	add	sp, #4
 8000a86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000a8a:	bf18      	it	ne
 8000a8c:	ea90 0f01 	teqne	r0, r1
 8000a90:	bf58      	it	pl
 8000a92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000a96:	bf88      	it	hi
 8000a98:	17c8      	asrhi	r0, r1, #31
 8000a9a:	bf38      	it	cc
 8000a9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000aa0:	bf18      	it	ne
 8000aa2:	f040 0001 	orrne.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aac:	d102      	bne.n	8000ab4 <__cmpsf2+0x4c>
 8000aae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ab2:	d105      	bne.n	8000ac0 <__cmpsf2+0x58>
 8000ab4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ab8:	d1e4      	bne.n	8000a84 <__cmpsf2+0x1c>
 8000aba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000abe:	d0e1      	beq.n	8000a84 <__cmpsf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cfrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4608      	mov	r0, r1
 8000acc:	4661      	mov	r1, ip
 8000ace:	e7ff      	b.n	8000ad0 <__aeabi_cfcmpeq>

08000ad0 <__aeabi_cfcmpeq>:
 8000ad0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ad2:	f7ff ffc9 	bl	8000a68 <__cmpsf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ae0 <__aeabi_fcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_fcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_fcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffd2 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc8 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b98c 	b.w	8000e74 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	9d08      	ldr	r5, [sp, #32]
 8000b7a:	468e      	mov	lr, r1
 8000b7c:	4604      	mov	r4, r0
 8000b7e:	4688      	mov	r8, r1
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d14a      	bne.n	8000c1a <__udivmoddi4+0xa6>
 8000b84:	428a      	cmp	r2, r1
 8000b86:	4617      	mov	r7, r2
 8000b88:	d962      	bls.n	8000c50 <__udivmoddi4+0xdc>
 8000b8a:	fab2 f682 	clz	r6, r2
 8000b8e:	b14e      	cbz	r6, 8000ba4 <__udivmoddi4+0x30>
 8000b90:	f1c6 0320 	rsb	r3, r6, #32
 8000b94:	fa01 f806 	lsl.w	r8, r1, r6
 8000b98:	fa20 f303 	lsr.w	r3, r0, r3
 8000b9c:	40b7      	lsls	r7, r6
 8000b9e:	ea43 0808 	orr.w	r8, r3, r8
 8000ba2:	40b4      	lsls	r4, r6
 8000ba4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bb4:	fb01 f20c 	mul.w	r2, r1, ip
 8000bb8:	0c23      	lsrs	r3, r4, #16
 8000bba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d909      	bls.n	8000bd6 <__udivmoddi4+0x62>
 8000bc2:	18fb      	adds	r3, r7, r3
 8000bc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bc8:	f080 80eb 	bcs.w	8000da2 <__udivmoddi4+0x22e>
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	f240 80e8 	bls.w	8000da2 <__udivmoddi4+0x22e>
 8000bd2:	3902      	subs	r1, #2
 8000bd4:	443b      	add	r3, r7
 8000bd6:	1a9a      	subs	r2, r3, r2
 8000bd8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bdc:	fb0e 2210 	mls	r2, lr, r0, r2
 8000be0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be4:	b2a3      	uxth	r3, r4
 8000be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bea:	459c      	cmp	ip, r3
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0x8e>
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf4:	f080 80d7 	bcs.w	8000da6 <__udivmoddi4+0x232>
 8000bf8:	459c      	cmp	ip, r3
 8000bfa:	f240 80d4 	bls.w	8000da6 <__udivmoddi4+0x232>
 8000bfe:	443b      	add	r3, r7
 8000c00:	3802      	subs	r0, #2
 8000c02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c06:	2100      	movs	r1, #0
 8000c08:	eba3 030c 	sub.w	r3, r3, ip
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa2>
 8000c0e:	2200      	movs	r2, #0
 8000c10:	40f3      	lsrs	r3, r6
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xb6>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb0>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x14c>
 8000c32:	4573      	cmp	r3, lr
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xc8>
 8000c36:	4282      	cmp	r2, r0
 8000c38:	f200 8108 	bhi.w	8000e4c <__udivmoddi4+0x2d8>
 8000c3c:	1a84      	subs	r4, r0, r2
 8000c3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	4690      	mov	r8, r2
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d0e5      	beq.n	8000c16 <__udivmoddi4+0xa2>
 8000c4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c4e:	e7e2      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	f000 8091 	beq.w	8000d78 <__udivmoddi4+0x204>
 8000c56:	fab2 f682 	clz	r6, r2
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	f040 80a5 	bne.w	8000daa <__udivmoddi4+0x236>
 8000c60:	1a8a      	subs	r2, r1, r2
 8000c62:	2101      	movs	r1, #1
 8000c64:	0c03      	lsrs	r3, r0, #16
 8000c66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6a:	b280      	uxth	r0, r0
 8000c6c:	b2bc      	uxth	r4, r7
 8000c6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d907      	bls.n	8000c92 <__udivmoddi4+0x11e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c88:	d202      	bcs.n	8000c90 <__udivmoddi4+0x11c>
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	f200 80e3 	bhi.w	8000e56 <__udivmoddi4+0x2e2>
 8000c90:	46c4      	mov	ip, r8
 8000c92:	1a9b      	subs	r3, r3, r2
 8000c94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c9c:	fb02 f404 	mul.w	r4, r2, r4
 8000ca0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ca4:	429c      	cmp	r4, r3
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x144>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x142>
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	f200 80cd 	bhi.w	8000e50 <__udivmoddi4+0x2dc>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	1b1b      	subs	r3, r3, r4
 8000cba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x98>
 8000cc0:	f1c1 0620 	rsb	r6, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cca:	431f      	orrs	r7, r3
 8000ccc:	fa2e fa06 	lsr.w	sl, lr, r6
 8000cd0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cd4:	fbba f8f9 	udiv	r8, sl, r9
 8000cd8:	fa0e fe01 	lsl.w	lr, lr, r1
 8000cdc:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce0:	fb09 aa18 	mls	sl, r9, r8, sl
 8000ce4:	fa1f fc87 	uxth.w	ip, r7
 8000ce8:	ea43 030e 	orr.w	r3, r3, lr
 8000cec:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cf0:	fb08 f00c 	mul.w	r0, r8, ip
 8000cf4:	0c1c      	lsrs	r4, r3, #16
 8000cf6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000cfa:	42a0      	cmp	r0, r4
 8000cfc:	fa02 f201 	lsl.w	r2, r2, r1
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x1a4>
 8000d02:	193c      	adds	r4, r7, r4
 8000d04:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d08:	f080 809e 	bcs.w	8000e48 <__udivmoddi4+0x2d4>
 8000d0c:	42a0      	cmp	r0, r4
 8000d0e:	f240 809b 	bls.w	8000e48 <__udivmoddi4+0x2d4>
 8000d12:	f1a8 0802 	sub.w	r8, r8, #2
 8000d16:	443c      	add	r4, r7
 8000d18:	1a24      	subs	r4, r4, r0
 8000d1a:	b298      	uxth	r0, r3
 8000d1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d20:	fb09 4413 	mls	r4, r9, r3, r4
 8000d24:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d28:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x1d0>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d36:	f080 8085 	bcs.w	8000e44 <__udivmoddi4+0x2d0>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8082 	bls.w	8000e44 <__udivmoddi4+0x2d0>
 8000d40:	3b02      	subs	r3, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000d50:	4564      	cmp	r4, ip
 8000d52:	4643      	mov	r3, r8
 8000d54:	46e1      	mov	r9, ip
 8000d56:	d364      	bcc.n	8000e22 <__udivmoddi4+0x2ae>
 8000d58:	d061      	beq.n	8000e1e <__udivmoddi4+0x2aa>
 8000d5a:	b15d      	cbz	r5, 8000d74 <__udivmoddi4+0x200>
 8000d5c:	ebbe 0203 	subs.w	r2, lr, r3
 8000d60:	eb64 0409 	sbc.w	r4, r4, r9
 8000d64:	fa04 f606 	lsl.w	r6, r4, r6
 8000d68:	fa22 f301 	lsr.w	r3, r2, r1
 8000d6c:	431e      	orrs	r6, r3
 8000d6e:	40cc      	lsrs	r4, r1
 8000d70:	e9c5 6400 	strd	r6, r4, [r5]
 8000d74:	2100      	movs	r1, #0
 8000d76:	e74e      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000d78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d7c:	0c01      	lsrs	r1, r0, #16
 8000d7e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d82:	b280      	uxth	r0, r0
 8000d84:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d88:	463b      	mov	r3, r7
 8000d8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d8e:	4638      	mov	r0, r7
 8000d90:	463c      	mov	r4, r7
 8000d92:	46b8      	mov	r8, r7
 8000d94:	46be      	mov	lr, r7
 8000d96:	2620      	movs	r6, #32
 8000d98:	eba2 0208 	sub.w	r2, r2, r8
 8000d9c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000da0:	e765      	b.n	8000c6e <__udivmoddi4+0xfa>
 8000da2:	4601      	mov	r1, r0
 8000da4:	e717      	b.n	8000bd6 <__udivmoddi4+0x62>
 8000da6:	4610      	mov	r0, r2
 8000da8:	e72b      	b.n	8000c02 <__udivmoddi4+0x8e>
 8000daa:	f1c6 0120 	rsb	r1, r6, #32
 8000dae:	fa2e fc01 	lsr.w	ip, lr, r1
 8000db2:	40b7      	lsls	r7, r6
 8000db4:	fa0e fe06 	lsl.w	lr, lr, r6
 8000db8:	fa20 f101 	lsr.w	r1, r0, r1
 8000dbc:	ea41 010e 	orr.w	r1, r1, lr
 8000dc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc4:	fbbc f8fe 	udiv	r8, ip, lr
 8000dc8:	b2bc      	uxth	r4, r7
 8000dca:	fb0e cc18 	mls	ip, lr, r8, ip
 8000dce:	fb08 f904 	mul.w	r9, r8, r4
 8000dd2:	0c0a      	lsrs	r2, r1, #16
 8000dd4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000dd8:	40b0      	lsls	r0, r6
 8000dda:	4591      	cmp	r9, r2
 8000ddc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000de0:	b280      	uxth	r0, r0
 8000de2:	d93e      	bls.n	8000e62 <__udivmoddi4+0x2ee>
 8000de4:	18ba      	adds	r2, r7, r2
 8000de6:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dea:	d201      	bcs.n	8000df0 <__udivmoddi4+0x27c>
 8000dec:	4591      	cmp	r9, r2
 8000dee:	d81f      	bhi.n	8000e30 <__udivmoddi4+0x2bc>
 8000df0:	eba2 0209 	sub.w	r2, r2, r9
 8000df4:	fbb2 f9fe 	udiv	r9, r2, lr
 8000df8:	fb09 f804 	mul.w	r8, r9, r4
 8000dfc:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000e00:	b28a      	uxth	r2, r1
 8000e02:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000e06:	4542      	cmp	r2, r8
 8000e08:	d229      	bcs.n	8000e5e <__udivmoddi4+0x2ea>
 8000e0a:	18ba      	adds	r2, r7, r2
 8000e0c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e10:	d2c2      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e12:	4542      	cmp	r2, r8
 8000e14:	d2c0      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e16:	f1a9 0102 	sub.w	r1, r9, #2
 8000e1a:	443a      	add	r2, r7
 8000e1c:	e7bc      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e1e:	45c6      	cmp	lr, r8
 8000e20:	d29b      	bcs.n	8000d5a <__udivmoddi4+0x1e6>
 8000e22:	ebb8 0302 	subs.w	r3, r8, r2
 8000e26:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e2a:	3801      	subs	r0, #1
 8000e2c:	46e1      	mov	r9, ip
 8000e2e:	e794      	b.n	8000d5a <__udivmoddi4+0x1e6>
 8000e30:	eba7 0909 	sub.w	r9, r7, r9
 8000e34:	444a      	add	r2, r9
 8000e36:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e3a:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e3e:	fb09 f804 	mul.w	r8, r9, r4
 8000e42:	e7db      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e44:	4603      	mov	r3, r0
 8000e46:	e77d      	b.n	8000d44 <__udivmoddi4+0x1d0>
 8000e48:	46d0      	mov	r8, sl
 8000e4a:	e765      	b.n	8000d18 <__udivmoddi4+0x1a4>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e6fa      	b.n	8000c46 <__udivmoddi4+0xd2>
 8000e50:	443b      	add	r3, r7
 8000e52:	3a02      	subs	r2, #2
 8000e54:	e730      	b.n	8000cb8 <__udivmoddi4+0x144>
 8000e56:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5a:	443b      	add	r3, r7
 8000e5c:	e719      	b.n	8000c92 <__udivmoddi4+0x11e>
 8000e5e:	4649      	mov	r1, r9
 8000e60:	e79a      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e62:	eba2 0209 	sub.w	r2, r2, r9
 8000e66:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e6a:	46c4      	mov	ip, r8
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7c4      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e72:	bf00      	nop

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	6839      	ldr	r1, [r7, #0]
 8000e8e:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <spi_write_array+0x24>)
 8000e90:	f004 ff7b 	bl	8005d8a <HAL_SPI_Transmit>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000378 	.word	0x20000378

08000ea0 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	72fb      	strb	r3, [r7, #11]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000eb4:	7afb      	ldrb	r3, [r7, #11]
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebc:	68f9      	ldr	r1, [r7, #12]
 8000ebe:	4807      	ldr	r0, [pc, #28]	@ (8000edc <spi_write_read+0x3c>)
 8000ec0:	f004 ff63 	bl	8005d8a <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000ec4:	7abb      	ldrb	r3, [r7, #10]
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	4803      	ldr	r0, [pc, #12]	@ (8000edc <spi_write_read+0x3c>)
 8000ed0:	f005 f89f 	bl	8006012 <HAL_SPI_Receive>

}
 8000ed4:	bf00      	nop
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000378 	.word	0x20000378

08000ee0 <LTC6811_initialize>:

uint8_t pec = 0;
uint8_t data [8];

void LTC6811_initialize()
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	2300      	movs	r3, #0
 8000eec:	2200      	movs	r2, #0
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	f000 f821 	bl	8000f38 <set_adc>
  LTC6811_adstat();
 8000ef6:	f000 f8d1 	bl	800109c <LTC6811_adstat>
  //set_selftest(MD_NORMAL, ST_1);
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <wakeup_idle>:

void wakeup_idle()
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f0a:	4808      	ldr	r0, [pc, #32]	@ (8000f2c <wakeup_idle+0x2c>)
 8000f0c:	f003 f852 	bl	8003fb4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000f10:	2301      	movs	r3, #1
 8000f12:	2201      	movs	r2, #1
 8000f14:	4906      	ldr	r1, [pc, #24]	@ (8000f30 <wakeup_idle+0x30>)
 8000f16:	4807      	ldr	r0, [pc, #28]	@ (8000f34 <wakeup_idle+0x34>)
 8000f18:	f004 ff37 	bl	8005d8a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f22:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <wakeup_idle+0x2c>)
 8000f24:	f003 f846 	bl	8003fb4 <HAL_GPIO_WritePin>
}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40020000 	.word	0x40020000
 8000f30:	20000217 	.word	0x20000217
 8000f34:	20000378 	.word	0x20000378

08000f38 <set_adc>:
			|ADCV:	    |   0   |   1   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
			|ADSTAT:    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |   0   |   1   |CHST[2]|CHST[1]|CHST[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000f38:	b490      	push	{r4, r7}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4604      	mov	r4, r0
 8000f40:	4608      	mov	r0, r1
 8000f42:	4611      	mov	r1, r2
 8000f44:	461a      	mov	r2, r3
 8000f46:	4623      	mov	r3, r4
 8000f48:	71fb      	strb	r3, [r7, #7]
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71bb      	strb	r3, [r7, #6]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	717b      	strb	r3, [r7, #5]
 8000f52:	4613      	mov	r3, r2
 8000f54:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	105b      	asrs	r3, r3, #1
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	f003 0301 	and.w	r3, r3, #1
 8000f60:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	f043 0302 	orr.w	r3, r3, #2
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	4b27      	ldr	r3, [pc, #156]	@ (8001008 <set_adc+0xd0>)
 8000f6c:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	01db      	lsls	r3, r3, #7
 8000f72:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000f74:	79bb      	ldrb	r3, [r7, #6]
 8000f76:	011b      	lsls	r3, r3, #4
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	797b      	ldrb	r3, [r7, #5]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001008 <set_adc+0xd0>)
 8000f8e:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	105b      	asrs	r3, r3, #1
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000f9c:	7bfb      	ldrb	r3, [r7, #15]
 8000f9e:	f043 0304 	orr.w	r3, r3, #4
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b19      	ldr	r3, [pc, #100]	@ (800100c <set_adc+0xd4>)
 8000fa6:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	01db      	lsls	r3, r3, #7
 8000fac:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000fae:	7bfa      	ldrb	r2, [r7, #15]
 8000fb0:	793b      	ldrb	r3, [r7, #4]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	4b13      	ldr	r3, [pc, #76]	@ (800100c <set_adc+0xd4>)
 8000fbe:	705a      	strb	r2, [r3, #1]

  CLRAUX[0] = 0x07;
 8000fc0:	4b13      	ldr	r3, [pc, #76]	@ (8001010 <set_adc+0xd8>)
 8000fc2:	2207      	movs	r2, #7
 8000fc4:	701a      	strb	r2, [r3, #0]
  CLRAUX[1] = 0x12;
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <set_adc+0xd8>)
 8000fc8:	2212      	movs	r2, #18
 8000fca:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	105b      	asrs	r3, r3, #1
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	73fb      	strb	r3, [r7, #15]
  ADSTAT[0] = md_bits | 0x04;
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	f043 0304 	orr.w	r3, r3, #4
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <set_adc+0xdc>)
 8000fe2:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	01db      	lsls	r3, r3, #7
 8000fe8:	73fb      	strb	r3, [r7, #15]
  ADSTAT[1] = md_bits | 0x68 | CHST;
 8000fea:	7bfa      	ldrb	r2, [r7, #15]
 8000fec:	7e3b      	ldrb	r3, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <set_adc+0xdc>)
 8000ffa:	705a      	strb	r2, [r3, #1]
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bc90      	pop	{r4, r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000204 	.word	0x20000204
 800100c:	20000208 	.word	0x20000208
 8001010:	20000210 	.word	0x20000210
 8001014:	2000020c 	.word	0x2000020c

08001018 <LTC6811_clraux>:
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}


void LTC6811_clraux()
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = CLRAUX[0];
 800101e:	4b1b      	ldr	r3, [pc, #108]	@ (800108c <LTC6811_clraux+0x74>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	703b      	strb	r3, [r7, #0]
	cmd[1] = CLRAUX[1];
 8001024:	4b19      	ldr	r3, [pc, #100]	@ (800108c <LTC6811_clraux+0x74>)
 8001026:	785b      	ldrb	r3, [r3, #1]
 8001028:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, CLRAUX);
 800102a:	4918      	ldr	r1, [pc, #96]	@ (800108c <LTC6811_clraux+0x74>)
 800102c:	2002      	movs	r0, #2
 800102e:	f000 f8af 	bl	8001190 <pec15_calc>
 8001032:	4603      	mov	r3, r0
 8001034:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	b29b      	uxth	r3, r3
 800103c:	b2db      	uxtb	r3, r3
 800103e:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	b2db      	uxtb	r3, r3
 8001044:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8001046:	f7ff ff5b 	bl	8000f00 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001050:	480f      	ldr	r0, [pc, #60]	@ (8001090 <LTC6811_clraux+0x78>)
 8001052:	f002 ffaf 	bl	8003fb4 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8001056:	463b      	mov	r3, r7
 8001058:	4619      	mov	r1, r3
 800105a:	2004      	movs	r0, #4
 800105c:	f7ff ff0c 	bl	8000e78 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001066:	480a      	ldr	r0, [pc, #40]	@ (8001090 <LTC6811_clraux+0x78>)
 8001068:	f002 ffa4 	bl	8003fb4 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800106c:	2301      	movs	r3, #1
 800106e:	2201      	movs	r2, #1
 8001070:	4908      	ldr	r1, [pc, #32]	@ (8001094 <LTC6811_clraux+0x7c>)
 8001072:	4809      	ldr	r0, [pc, #36]	@ (8001098 <LTC6811_clraux+0x80>)
 8001074:	f004 fe89 	bl	8005d8a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001078:	2301      	movs	r3, #1
 800107a:	2201      	movs	r2, #1
 800107c:	4905      	ldr	r1, [pc, #20]	@ (8001094 <LTC6811_clraux+0x7c>)
 800107e:	4806      	ldr	r0, [pc, #24]	@ (8001098 <LTC6811_clraux+0x80>)
 8001080:	f004 fe83 	bl	8005d8a <HAL_SPI_Transmit>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20000210 	.word	0x20000210
 8001090:	40020000 	.word	0x40020000
 8001094:	20000217 	.word	0x20000217
 8001098:	20000378 	.word	0x20000378

0800109c <LTC6811_adstat>:
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}

void LTC6811_adstat()
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
  uint8_t cmd[4];
  uint16_t temp_pec;
  //uint8_t wakeup = 0xff;

  //1
  cmd[0] = ADSTAT[0];
 80010a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001110 <LTC6811_adstat+0x74>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	703b      	strb	r3, [r7, #0]
  cmd[1] = ADSTAT[1];
 80010a8:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <LTC6811_adstat+0x74>)
 80010aa:	785b      	ldrb	r3, [r3, #1]
 80010ac:	707b      	strb	r3, [r7, #1]
  //2
  temp_pec = pec15_calc(2, ADSTAT);
 80010ae:	4918      	ldr	r1, [pc, #96]	@ (8001110 <LTC6811_adstat+0x74>)
 80010b0:	2002      	movs	r0, #2
 80010b2:	f000 f86d 	bl	8001190 <pec15_calc>
 80010b6:	4603      	mov	r3, r0
 80010b8:	80fb      	strh	r3, [r7, #6]
  cmd[2] = (uint8_t)(temp_pec >> 8);
 80010ba:	88fb      	ldrh	r3, [r7, #6]
 80010bc:	0a1b      	lsrs	r3, r3, #8
 80010be:	b29b      	uxth	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	70bb      	strb	r3, [r7, #2]
  cmd[3] = (uint8_t)(temp_pec);
 80010c4:	88fb      	ldrh	r3, [r7, #6]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	70fb      	strb	r3, [r7, #3]

  wakeup_idle();
 80010ca:	f7ff ff19 	bl	8000f00 <wakeup_idle>

  //4
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010d4:	480f      	ldr	r0, [pc, #60]	@ (8001114 <LTC6811_adstat+0x78>)
 80010d6:	f002 ff6d 	bl	8003fb4 <HAL_GPIO_WritePin>
  spi_write_array(4, cmd);
 80010da:	463b      	mov	r3, r7
 80010dc:	4619      	mov	r1, r3
 80010de:	2004      	movs	r0, #4
 80010e0:	f7ff feca 	bl	8000e78 <spi_write_array>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80010e4:	2201      	movs	r2, #1
 80010e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010ea:	480a      	ldr	r0, [pc, #40]	@ (8001114 <LTC6811_adstat+0x78>)
 80010ec:	f002 ff62 	bl	8003fb4 <HAL_GPIO_WritePin>

  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80010f0:	2301      	movs	r3, #1
 80010f2:	2201      	movs	r2, #1
 80010f4:	4908      	ldr	r1, [pc, #32]	@ (8001118 <LTC6811_adstat+0x7c>)
 80010f6:	4809      	ldr	r0, [pc, #36]	@ (800111c <LTC6811_adstat+0x80>)
 80010f8:	f004 fe47 	bl	8005d8a <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80010fc:	2301      	movs	r3, #1
 80010fe:	2201      	movs	r2, #1
 8001100:	4905      	ldr	r1, [pc, #20]	@ (8001118 <LTC6811_adstat+0x7c>)
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <LTC6811_adstat+0x80>)
 8001104:	f004 fe41 	bl	8005d8a <HAL_SPI_Transmit>
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	2000020c 	.word	0x2000020c
 8001114:	40020000 	.word	0x40020000
 8001118:	20000217 	.word	0x20000217
 800111c:	20000378 	.word	0x20000378

08001120 <LTC6811_rdADSTAT>:

uint8_t LTC6811_rdADSTAT(uint8_t reg, uint8_t *data)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	6039      	str	r1, [r7, #0]
 800112a:	71fb      	strb	r3, [r7, #7]
		uint8_t RDAUXA[4];
		uint16_t temp_pec;

		wakeup_idle();
 800112c:	f7ff fee8 	bl	8000f00 <wakeup_idle>


		RDAUXA[0] = 0x00;			// RDAUXA = Read AUX A
 8001130:	2300      	movs	r3, #0
 8001132:	723b      	strb	r3, [r7, #8]
		RDAUXA[1] = 0x0C;
 8001134:	230c      	movs	r3, #12
 8001136:	727b      	strb	r3, [r7, #9]
		temp_pec = pec15_calc(2, RDAUXA);
 8001138:	f107 0308 	add.w	r3, r7, #8
 800113c:	4619      	mov	r1, r3
 800113e:	2002      	movs	r0, #2
 8001140:	f000 f826 	bl	8001190 <pec15_calc>
 8001144:	4603      	mov	r3, r0
 8001146:	81fb      	strh	r3, [r7, #14]
		RDAUXA[2] = (uint8_t)(temp_pec >> 8);
 8001148:	89fb      	ldrh	r3, [r7, #14]
 800114a:	0a1b      	lsrs	r3, r3, #8
 800114c:	b29b      	uxth	r3, r3
 800114e:	b2db      	uxtb	r3, r3
 8001150:	72bb      	strb	r3, [r7, #10]
		RDAUXA[3] = (uint8_t)(temp_pec);
 8001152:	89fb      	ldrh	r3, [r7, #14]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001158:	2200      	movs	r2, #0
 800115a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800115e:	480b      	ldr	r0, [pc, #44]	@ (800118c <LTC6811_rdADSTAT+0x6c>)
 8001160:	f002 ff28 	bl	8003fb4 <HAL_GPIO_WritePin>
		spi_write_read(RDAUXA, 4, &data[0], 8);
 8001164:	f107 0008 	add.w	r0, r7, #8
 8001168:	2308      	movs	r3, #8
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	2104      	movs	r1, #4
 800116e:	f7ff fe97 	bl	8000ea0 <spi_write_read>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001172:	2201      	movs	r2, #1
 8001174:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001178:	4804      	ldr	r0, [pc, #16]	@ (800118c <LTC6811_rdADSTAT+0x6c>)
 800117a:	f002 ff1b 	bl	8003fb4 <HAL_GPIO_WritePin>
	//}
		return temp_pec;
 800117e:	89fb      	ldrh	r3, [r7, #14]
 8001180:	b2db      	uxtb	r3, r3
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40020000 	.word	0x40020000

08001190 <pec15_calc>:
  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 8001190:	b480      	push	{r7}
 8001192:	b087      	sub	sp, #28
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	6039      	str	r1, [r7, #0]
 800119a:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 800119c:	2310      	movs	r3, #16
 800119e:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80011a0:	2300      	movs	r3, #0
 80011a2:	613b      	str	r3, [r7, #16]
 80011a4:	e017      	b.n	80011d6 <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80011a6:	8afb      	ldrh	r3, [r7, #22]
 80011a8:	09db      	lsrs	r3, r3, #7
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	6839      	ldr	r1, [r7, #0]
 80011b0:	440a      	add	r2, r1
 80011b2:	7812      	ldrb	r2, [r2, #0]
 80011b4:	4053      	eors	r3, r2
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 80011bc:	8afb      	ldrh	r3, [r7, #22]
 80011be:	021b      	lsls	r3, r3, #8
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	89fb      	ldrh	r3, [r7, #14]
 80011c4:	490a      	ldr	r1, [pc, #40]	@ (80011f0 <pec15_calc+0x60>)
 80011c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	4053      	eors	r3, r2
 80011ce:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	3301      	adds	r3, #1
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	429a      	cmp	r2, r3
 80011dc:	dbe3      	blt.n	80011a6 <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 80011de:	8afb      	ldrh	r3, [r7, #22]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	b29b      	uxth	r3, r3
 }
 80011e4:	4618      	mov	r0, r3
 80011e6:	371c      	adds	r7, #28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	0800b564 	.word	0x0800b564

080011f4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011fa:	463b      	mov	r3, r7
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001206:	4b21      	ldr	r3, [pc, #132]	@ (800128c <MX_ADC1_Init+0x98>)
 8001208:	4a21      	ldr	r2, [pc, #132]	@ (8001290 <MX_ADC1_Init+0x9c>)
 800120a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800120c:	4b1f      	ldr	r3, [pc, #124]	@ (800128c <MX_ADC1_Init+0x98>)
 800120e:	2200      	movs	r2, #0
 8001210:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001212:	4b1e      	ldr	r3, [pc, #120]	@ (800128c <MX_ADC1_Init+0x98>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001218:	4b1c      	ldr	r3, [pc, #112]	@ (800128c <MX_ADC1_Init+0x98>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800121e:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <MX_ADC1_Init+0x98>)
 8001220:	2200      	movs	r2, #0
 8001222:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001224:	4b19      	ldr	r3, [pc, #100]	@ (800128c <MX_ADC1_Init+0x98>)
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800122c:	4b17      	ldr	r3, [pc, #92]	@ (800128c <MX_ADC1_Init+0x98>)
 800122e:	2200      	movs	r2, #0
 8001230:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001232:	4b16      	ldr	r3, [pc, #88]	@ (800128c <MX_ADC1_Init+0x98>)
 8001234:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <MX_ADC1_Init+0xa0>)
 8001236:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <MX_ADC1_Init+0x98>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800123e:	4b13      	ldr	r3, [pc, #76]	@ (800128c <MX_ADC1_Init+0x98>)
 8001240:	2201      	movs	r2, #1
 8001242:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001244:	4b11      	ldr	r3, [pc, #68]	@ (800128c <MX_ADC1_Init+0x98>)
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800124c:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <MX_ADC1_Init+0x98>)
 800124e:	2201      	movs	r2, #1
 8001250:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001252:	480e      	ldr	r0, [pc, #56]	@ (800128c <MX_ADC1_Init+0x98>)
 8001254:	f001 fb0c 	bl	8002870 <HAL_ADC_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800125e:	f000 ff0b 	bl	8002078 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001262:	230a      	movs	r3, #10
 8001264:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001266:	2301      	movs	r3, #1
 8001268:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800126e:	463b      	mov	r3, r7
 8001270:	4619      	mov	r1, r3
 8001272:	4806      	ldr	r0, [pc, #24]	@ (800128c <MX_ADC1_Init+0x98>)
 8001274:	f001 fb40 	bl	80028f8 <HAL_ADC_ConfigChannel>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800127e:	f000 fefb 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000218 	.word	0x20000218
 8001290:	40012000 	.word	0x40012000
 8001294:	0f000001 	.word	0x0f000001

08001298 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800129e:	463b      	mov	r3, r7
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80012aa:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012ac:	4a21      	ldr	r2, [pc, #132]	@ (8001334 <MX_ADC2_Init+0x9c>)
 80012ae:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80012c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80012c8:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012d0:	4b17      	ldr	r3, [pc, #92]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012d6:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012d8:	4a17      	ldr	r2, [pc, #92]	@ (8001338 <MX_ADC2_Init+0xa0>)
 80012da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012dc:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80012e2:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80012f6:	480e      	ldr	r0, [pc, #56]	@ (8001330 <MX_ADC2_Init+0x98>)
 80012f8:	f001 faba 	bl	8002870 <HAL_ADC_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001302:	f000 feb9 	bl	8002078 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001306:	230b      	movs	r3, #11
 8001308:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800130a:	2301      	movs	r3, #1
 800130c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	@ (8001330 <MX_ADC2_Init+0x98>)
 8001318:	f001 faee 	bl	80028f8 <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001322:	f000 fea9 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000260 	.word	0x20000260
 8001334:	40012100 	.word	0x40012100
 8001338:	0f000001 	.word	0x0f000001

0800133c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08c      	sub	sp, #48	@ 0x30
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a2e      	ldr	r2, [pc, #184]	@ (8001414 <HAL_ADC_MspInit+0xd8>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d128      	bne.n	80013b0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	61bb      	str	r3, [r7, #24]
 8001362:	4b2d      	ldr	r3, [pc, #180]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 8001364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001366:	4a2c      	ldr	r2, [pc, #176]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 8001368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800136c:	6453      	str	r3, [r2, #68]	@ 0x44
 800136e:	4b2a      	ldr	r3, [pc, #168]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001376:	61bb      	str	r3, [r7, #24]
 8001378:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	4b26      	ldr	r3, [pc, #152]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a25      	ldr	r2, [pc, #148]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 8001384:	f043 0304 	orr.w	r3, r3, #4
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b23      	ldr	r3, [pc, #140]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0304 	and.w	r3, r3, #4
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001396:	2301      	movs	r3, #1
 8001398:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800139a:	2303      	movs	r3, #3
 800139c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a2:	f107 031c 	add.w	r3, r7, #28
 80013a6:	4619      	mov	r1, r3
 80013a8:	481c      	ldr	r0, [pc, #112]	@ (800141c <HAL_ADC_MspInit+0xe0>)
 80013aa:	f002 fc65 	bl	8003c78 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80013ae:	e02c      	b.n	800140a <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001420 <HAL_ADC_MspInit+0xe4>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d127      	bne.n	800140a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b16      	ldr	r3, [pc, #88]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c2:	4a15      	ldr	r2, [pc, #84]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 80013c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ca:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a0e      	ldr	r2, [pc, #56]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 80013e0:	f043 0304 	orr.w	r3, r3, #4
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <HAL_ADC_MspInit+0xdc>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013f2:	2302      	movs	r3, #2
 80013f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f6:	2303      	movs	r3, #3
 80013f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fe:	f107 031c 	add.w	r3, r7, #28
 8001402:	4619      	mov	r1, r3
 8001404:	4805      	ldr	r0, [pc, #20]	@ (800141c <HAL_ADC_MspInit+0xe0>)
 8001406:	f002 fc37 	bl	8003c78 <HAL_GPIO_Init>
}
 800140a:	bf00      	nop
 800140c:	3730      	adds	r7, #48	@ 0x30
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40012000 	.word	0x40012000
 8001418:	40023800 	.word	0x40023800
 800141c:	40020800 	.word	0x40020800
 8001420:	40012100 	.word	0x40012100

08001424 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
	CAN_interrupt();
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001426:	b089      	sub	sp, #36	@ 0x24
 8001428:	af06      	add	r7, sp, #24
 800142a:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 800142c:	4e0f      	ldr	r6, [pc, #60]	@ (800146c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800142e:	466d      	mov	r5, sp
 8001430:	f106 0410 	add.w	r4, r6, #16
 8001434:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001436:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001438:	e894 0003 	ldmia.w	r4, {r0, r1}
 800143c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001440:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001444:	f000 f958 	bl	80016f8 <CAN_RX>
    CAN_RX_IVT(hcan2);
 8001448:	4e09      	ldr	r6, [pc, #36]	@ (8001470 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800144a:	466d      	mov	r5, sp
 800144c:	f106 0410 	add.w	r4, r6, #16
 8001450:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001452:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001454:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001458:	e885 0003 	stmia.w	r5, {r0, r1}
 800145c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001460:	f000 fa68 	bl	8001934 <CAN_RX_IVT>
}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146c:	20000310 	.word	0x20000310
 8001470:	20000338 	.word	0x20000338
 8001474:	00000000 	.word	0x00000000

08001478 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001478:	b5b0      	push	{r4, r5, r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	7f1b      	ldrb	r3, [r3, #28]
 8001484:	2b02      	cmp	r3, #2
 8001486:	d136      	bne.n	80014f6 <HAL_TIM_IC_CaptureCallback+0x7e>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001488:	2104      	movs	r1, #4
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f005 ff22 	bl	80072d4 <HAL_TIM_ReadCapturedValue>
 8001490:	4603      	mov	r3, r0
 8001492:	4a3b      	ldr	r2, [pc, #236]	@ (8001580 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001494:	6013      	str	r3, [r2, #0]
		if(ICValue != 0){
 8001496:	4b3a      	ldr	r3, [pc, #232]	@ (8001580 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d02b      	beq.n	80014f6 <HAL_TIM_IC_CaptureCallback+0x7e>
			Duty = 100 - (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) * 100.0)/ICValue; // calculate the Duty Cycle
 800149e:	2100      	movs	r1, #0
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f005 ff17 	bl	80072d4 <HAL_TIM_ReadCapturedValue>
 80014a6:	4603      	mov	r3, r0
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7fe ffd9 	bl	8000460 <__aeabi_ui2d>
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	4b34      	ldr	r3, [pc, #208]	@ (8001584 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80014b4:	f7ff f84e 	bl	8000554 <__aeabi_dmul>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	4614      	mov	r4, r2
 80014be:	461d      	mov	r5, r3
 80014c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001580 <HAL_TIM_IC_CaptureCallback+0x108>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7fe ffcb 	bl	8000460 <__aeabi_ui2d>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4620      	mov	r0, r4
 80014d0:	4629      	mov	r1, r5
 80014d2:	f7ff f969 	bl	80007a8 <__aeabi_ddiv>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	f04f 0000 	mov.w	r0, #0
 80014de:	4929      	ldr	r1, [pc, #164]	@ (8001584 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80014e0:	f7fe fe80 	bl	80001e4 <__aeabi_dsub>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fa64 	bl	80009b8 <__aeabi_d2f>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4a25      	ldr	r2, [pc, #148]	@ (8001588 <HAL_TIM_IC_CaptureCallback+0x110>)
 80014f4:	6013      	str	r3, [r2, #0]
		}
	}
	if(Duty < 10) {
 80014f6:	4b24      	ldr	r3, [pc, #144]	@ (8001588 <HAL_TIM_IC_CaptureCallback+0x110>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4924      	ldr	r1, [pc, #144]	@ (800158c <HAL_TIM_IC_CaptureCallback+0x114>)
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff faf9 	bl	8000af4 <__aeabi_fcmplt>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d003      	beq.n	8001510 <HAL_TIM_IC_CaptureCallback+0x98>
		Duty = 10;
 8001508:	4b1f      	ldr	r3, [pc, #124]	@ (8001588 <HAL_TIM_IC_CaptureCallback+0x110>)
 800150a:	4a20      	ldr	r2, [pc, #128]	@ (800158c <HAL_TIM_IC_CaptureCallback+0x114>)
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	e00b      	b.n	8001528 <HAL_TIM_IC_CaptureCallback+0xb0>
	}
	else if(Duty > 90){
 8001510:	4b1d      	ldr	r3, [pc, #116]	@ (8001588 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	491e      	ldr	r1, [pc, #120]	@ (8001590 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff fb0a 	bl	8000b30 <__aeabi_fcmpgt>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d002      	beq.n	8001528 <HAL_TIM_IC_CaptureCallback+0xb0>
		Duty = 90;
 8001522:	4b19      	ldr	r3, [pc, #100]	@ (8001588 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001524:	4a1a      	ldr	r2, [pc, #104]	@ (8001590 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001526:	601a      	str	r2, [r3, #0]
	}

	imdStatValue = (90.0*1200)/(Duty-5.0) - 1200;		//R_F = (90% * 1200kOhm)/(duty[%] - 5%) - 1200kOhm
 8001528:	4b17      	ldr	r3, [pc, #92]	@ (8001588 <HAL_TIM_IC_CaptureCallback+0x110>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe ffb9 	bl	80004a4 <__aeabi_f2d>
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001538:	f7fe fe54 	bl	80001e4 <__aeabi_dsub>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	a10d      	add	r1, pc, #52	@ (adr r1, 8001578 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001542:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001546:	f7ff f92f 	bl	80007a8 <__aeabi_ddiv>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001558:	f7fe fe44 	bl	80001e4 <__aeabi_dsub>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4610      	mov	r0, r2
 8001562:	4619      	mov	r1, r3
 8001564:	f7ff fa08 	bl	8000978 <__aeabi_d2uiz>
 8001568:	4603      	mov	r3, r0
 800156a:	b29a      	uxth	r2, r3
 800156c:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <HAL_TIM_IC_CaptureCallback+0x124>)
 800156e:	801a      	strh	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bdb0      	pop	{r4, r5, r7, pc}
 8001578:	00000000 	.word	0x00000000
 800157c:	40fa5e00 	.word	0x40fa5e00
 8001580:	200002a8 	.word	0x200002a8
 8001584:	40590000 	.word	0x40590000
 8001588:	200002ac 	.word	0x200002ac
 800158c:	41200000 	.word	0x41200000
 8001590:	42b40000 	.word	0x42b40000
 8001594:	40140000 	.word	0x40140000
 8001598:	4092c000 	.word	0x4092c000
 800159c:	200002b0 	.word	0x200002b0

080015a0 <BMS_init>:

void BMS_init()
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 80015a4:	f7ff fc9c 	bl	8000ee0 <LTC6811_initialize>
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}

080015ac <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
	uint8_t pec = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	71fb      	strb	r3, [r7, #7]
	static uint8_t selTemp = 0;

	data_shit[1] = RDAUXA[3];
 80015b6:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <BMS+0x5c>)
 80015b8:	78da      	ldrb	r2, [r3, #3]
 80015ba:	4b14      	ldr	r3, [pc, #80]	@ (800160c <BMS+0x60>)
 80015bc:	705a      	strb	r2, [r3, #1]
	strcpy(broadcaster, "slave");
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <BMS+0x64>)
 80015c0:	4a14      	ldr	r2, [pc, #80]	@ (8001614 <BMS+0x68>)
 80015c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c6:	6018      	str	r0, [r3, #0]
 80015c8:	3304      	adds	r3, #4
 80015ca:	8019      	strh	r1, [r3, #0]
	USB_control(broadcaster, data_shit, sizeof(data_shit));
 80015cc:	2202      	movs	r2, #2
 80015ce:	490f      	ldr	r1, [pc, #60]	@ (800160c <BMS+0x60>)
 80015d0:	480f      	ldr	r0, [pc, #60]	@ (8001610 <BMS+0x64>)
 80015d2:	f000 ffe9 	bl	80025a8 <USB_control>

	LTC6811_clraux();		// Write config
 80015d6:	f7ff fd1f 	bl	8001018 <LTC6811_clraux>
	HAL_Delay(3);
 80015da:	2003      	movs	r0, #3
 80015dc:	f001 f924 	bl	8002828 <HAL_Delay>

	LTC6811_adstat();										// measure voltages
 80015e0:	f7ff fd5c 	bl	800109c <LTC6811_adstat>
	HAL_Delay(3);
 80015e4:	2003      	movs	r0, #3
 80015e6:	f001 f91f 	bl	8002828 <HAL_Delay>

	pec = LTC6811_rdADSTAT(0, tempLTC);	//read voltages
 80015ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <BMS+0x6c>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	2000      	movs	r0, #0
 80015f2:	f7ff fd95 	bl	8001120 <LTC6811_rdADSTAT>
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(3);
 80015fa:	2003      	movs	r0, #3
 80015fc:	f001 f914 	bl	8002828 <HAL_Delay>

}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000214 	.word	0x20000214
 800160c:	20000000 	.word	0x20000000
 8001610:	200002c0 	.word	0x200002c0
 8001614:	0800b4f0 	.word	0x0800b4f0
 8001618:	200002bc 	.word	0x200002bc

0800161c <CAN_TX_IVT>:
	}
}

	// receive CAN message
void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 800161c:	b084      	sub	sp, #16
 800161e:	b5b0      	push	{r4, r5, r7, lr}
 8001620:	b090      	sub	sp, #64	@ 0x40
 8001622:	af0e      	add	r7, sp, #56	@ 0x38
 8001624:	f107 0418 	add.w	r4, r7, #24
 8001628:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 800162c:	f107 0018 	add.w	r0, r7, #24
 8001630:	f001 fe77 	bl	8003322 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001634:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d038      	beq.n	80016ae <CAN_TX_IVT+0x92>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800163c:	463b      	mov	r3, r7
 800163e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8001642:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001644:	f107 0018 	add.w	r0, r7, #24
 8001648:	f001 fd9c 	bl	8003184 <HAL_CAN_AddTxMessage>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d046      	beq.n	80016e0 <CAN_TX_IVT+0xc4>
		{
		    static uint8_t retries = 0;
		    if (retries < 5) {  // Maximum retries
 8001652:	4b27      	ldr	r3, [pc, #156]	@ (80016f0 <CAN_TX_IVT+0xd4>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b04      	cmp	r3, #4
 8001658:	d81f      	bhi.n	800169a <CAN_TX_IVT+0x7e>
		    	retries++;
 800165a:	4b25      	ldr	r3, [pc, #148]	@ (80016f0 <CAN_TX_IVT+0xd4>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	3301      	adds	r3, #1
 8001660:	b2da      	uxtb	r2, r3
 8001662:	4b23      	ldr	r3, [pc, #140]	@ (80016f0 <CAN_TX_IVT+0xd4>)
 8001664:	701a      	strb	r2, [r3, #0]
			    CAN_TX_IVT(hcan, TxHeader, TxData);
 8001666:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001668:	930c      	str	r3, [sp, #48]	@ 0x30
 800166a:	ad06      	add	r5, sp, #24
 800166c:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001670:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001672:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001674:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001678:	e885 0003 	stmia.w	r5, {r0, r1}
 800167c:	466d      	mov	r5, sp
 800167e:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001682:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001684:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001686:	e894 0003 	ldmia.w	r4, {r0, r1}
 800168a:	e885 0003 	stmia.w	r5, {r0, r1}
 800168e:	f107 0318 	add.w	r3, r7, #24
 8001692:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001694:	f7ff ffc2 	bl	800161c <CAN_TX_IVT>
	}
	else
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);
	}
}
 8001698:	e022      	b.n	80016e0 <CAN_TX_IVT+0xc4>
		        retries = 0;  // Reset retry count after a failure
 800169a:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <CAN_TX_IVT+0xd4>)
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
		        HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 80016a0:	2201      	movs	r2, #1
 80016a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016a6:	4813      	ldr	r0, [pc, #76]	@ (80016f4 <CAN_TX_IVT+0xd8>)
 80016a8:	f002 fc84 	bl	8003fb4 <HAL_GPIO_WritePin>
}
 80016ac:	e018      	b.n	80016e0 <CAN_TX_IVT+0xc4>
		CAN_TX_IVT(hcan, TxHeader, TxData);
 80016ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80016b2:	ad06      	add	r5, sp, #24
 80016b4:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80016b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80016c4:	466d      	mov	r5, sp
 80016c6:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80016ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80016d6:	f107 0318 	add.w	r3, r7, #24
 80016da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016dc:	f7ff ff9e 	bl	800161c <CAN_TX_IVT>
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80016ea:	b004      	add	sp, #16
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	20000364 	.word	0x20000364
 80016f4:	40020c00 	.word	0x40020c00

080016f8 <CAN_RX>:

void CAN_RX(CAN_HandleTypeDef hcan)
{
 80016f8:	b084      	sub	sp, #16
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b08a      	sub	sp, #40	@ 0x28
 80016fe:	af00      	add	r7, sp, #0
 8001700:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001704:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	f107 020c 	add.w	r2, r7, #12
 800170e:	2100      	movs	r1, #0
 8001710:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001714:	f001 fe39 	bl	800338a <HAL_CAN_GetRxMessage>
	{
	}
	if( RxHeader.StdId == 0x500)		// Buttons on DIC
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800171e:	d10f      	bne.n	8001740 <CAN_RX+0x48>
		{
			if((RxData[0]& 1) == 1)				// close SC
 8001720:	793b      	ldrb	r3, [r7, #4]
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	2b00      	cmp	r3, #0
 8001728:	d005      	beq.n	8001736 <CAN_RX+0x3e>
			{
				ts_on = 1;
 800172a:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <CAN_RX+0x58>)
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
				switch_on = 1;
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <CAN_RX+0x5c>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
			}

			charging = (RxData[0]>>7);
 8001736:	793b      	ldrb	r3, [r7, #4]
 8001738:	09db      	lsrs	r3, r3, #7
 800173a:	b2da      	uxtb	r2, r3
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <CAN_RX+0x60>)
 800173e:	701a      	strb	r2, [r3, #0]
		}
}
 8001740:	bf00      	nop
 8001742:	3728      	adds	r7, #40	@ 0x28
 8001744:	46bd      	mov	sp, r7
 8001746:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800174a:	b004      	add	sp, #16
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	200002da 	.word	0x200002da
 8001754:	200002dc 	.word	0x200002dc
 8001758:	200002db 	.word	0x200002db

0800175c <IVT_MODE>:


void IVT_MODE(uint8_t mode)
{
 800175c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800175e:	b093      	sub	sp, #76	@ 0x4c
 8001760:	af0e      	add	r7, sp, #56	@ 0x38
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
	uint8_t data[8];

	data[0] = 0x34;
 8001766:	2334      	movs	r3, #52	@ 0x34
 8001768:	723b      	strb	r3, [r7, #8]
	data[1] = mode;
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	727b      	strb	r3, [r7, #9]
	data[2] = 0x01;
 800176e:	2301      	movs	r3, #1
 8001770:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x00;
 8001772:	2300      	movs	r3, #0
 8001774:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001776:	2300      	movs	r3, #0
 8001778:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 800177a:	2300      	movs	r3, #0
 800177c:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 800177e:	2300      	movs	r3, #0
 8001780:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001782:	2300      	movs	r3, #0
 8001784:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001786:	4e0f      	ldr	r6, [pc, #60]	@ (80017c4 <IVT_MODE+0x68>)
 8001788:	f107 0308 	add.w	r3, r7, #8
 800178c:	930c      	str	r3, [sp, #48]	@ 0x30
 800178e:	4b0e      	ldr	r3, [pc, #56]	@ (80017c8 <IVT_MODE+0x6c>)
 8001790:	ac06      	add	r4, sp, #24
 8001792:	461d      	mov	r5, r3
 8001794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001798:	e895 0003 	ldmia.w	r5, {r0, r1}
 800179c:	e884 0003 	stmia.w	r4, {r0, r1}
 80017a0:	466d      	mov	r5, sp
 80017a2:	f106 0410 	add.w	r4, r6, #16
 80017a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80017b2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80017b6:	f7ff ff31 	bl	800161c <CAN_TX_IVT>
}
 80017ba:	bf00      	nop
 80017bc:	3714      	adds	r7, #20
 80017be:	46bd      	mov	sp, r7
 80017c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000338 	.word	0x20000338
 80017c8:	20000004 	.word	0x20000004

080017cc <IVT_ACTIVATE>:

void IVT_ACTIVATE(uint8_t channel)
{
 80017cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ce:	b093      	sub	sp, #76	@ 0x4c
 80017d0:	af0e      	add	r7, sp, #56	@ 0x38
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
	uint8_t data [8];

	data[0] = 0x20 | channel;
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	f043 0320 	orr.w	r3, r3, #32
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	723b      	strb	r3, [r7, #8]
	data[1] = 0x02;
 80017e0:	2302      	movs	r3, #2
 80017e2:	727b      	strb	r3, [r7, #9]
	data[2] = 0x00;
 80017e4:	2300      	movs	r3, #0
 80017e6:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x14;
 80017e8:	2314      	movs	r3, #20
 80017ea:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 80017ec:	2300      	movs	r3, #0
 80017ee:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 80017f0:	2300      	movs	r3, #0
 80017f2:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 80017f4:	2300      	movs	r3, #0
 80017f6:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 80017f8:	2300      	movs	r3, #0
 80017fa:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 80017fc:	4e0e      	ldr	r6, [pc, #56]	@ (8001838 <IVT_ACTIVATE+0x6c>)
 80017fe:	f107 0308 	add.w	r3, r7, #8
 8001802:	930c      	str	r3, [sp, #48]	@ 0x30
 8001804:	4b0d      	ldr	r3, [pc, #52]	@ (800183c <IVT_ACTIVATE+0x70>)
 8001806:	ac06      	add	r4, sp, #24
 8001808:	461d      	mov	r5, r3
 800180a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800180c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001812:	e884 0003 	stmia.w	r4, {r0, r1}
 8001816:	466d      	mov	r5, sp
 8001818:	f106 0410 	add.w	r4, r6, #16
 800181c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800181e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001820:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001824:	e885 0003 	stmia.w	r5, {r0, r1}
 8001828:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800182c:	f7ff fef6 	bl	800161c <CAN_TX_IVT>
}
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001838:	20000338 	.word	0x20000338
 800183c:	20000004 	.word	0x20000004

08001840 <IVT_init>:

void IVT_init()
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
	static uint32_t t = 0;
	static uint8_t state = 0;

	switch(state)
 8001844:	4b39      	ldr	r3, [pc, #228]	@ (800192c <IVT_init+0xec>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b05      	cmp	r3, #5
 800184a:	d86d      	bhi.n	8001928 <IVT_init+0xe8>
 800184c:	a201      	add	r2, pc, #4	@ (adr r2, 8001854 <IVT_init+0x14>)
 800184e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001852:	bf00      	nop
 8001854:	0800186d 	.word	0x0800186d
 8001858:	0800187f 	.word	0x0800187f
 800185c:	080018a9 	.word	0x080018a9
 8001860:	080018d1 	.word	0x080018d1
 8001864:	080018f9 	.word	0x080018f9
 8001868:	08001917 	.word	0x08001917
	{
		case 0:
	        t = HAL_GetTick();   // aktuelle Zeit merken
 800186c:	f000 ffd2 	bl	8002814 <HAL_GetTick>
 8001870:	4603      	mov	r3, r0
 8001872:	4a2f      	ldr	r2, [pc, #188]	@ (8001930 <IVT_init+0xf0>)
 8001874:	6013      	str	r3, [r2, #0]
	        state = 1;
 8001876:	4b2d      	ldr	r3, [pc, #180]	@ (800192c <IVT_init+0xec>)
 8001878:	2201      	movs	r2, #1
 800187a:	701a      	strb	r2, [r3, #0]
	        break;
 800187c:	e054      	b.n	8001928 <IVT_init+0xe8>

	     case 1:
	        if (HAL_GetTick() - t >= 1000) {
 800187e:	f000 ffc9 	bl	8002814 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	4b2a      	ldr	r3, [pc, #168]	@ (8001930 <IVT_init+0xf0>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800188e:	d344      	bcc.n	800191a <IVT_init+0xda>
	            IVT_MODE(STOP);
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff ff63 	bl	800175c <IVT_MODE>
	            t = HAL_GetTick();
 8001896:	f000 ffbd 	bl	8002814 <HAL_GetTick>
 800189a:	4603      	mov	r3, r0
 800189c:	4a24      	ldr	r2, [pc, #144]	@ (8001930 <IVT_init+0xf0>)
 800189e:	6013      	str	r3, [r2, #0]
	            state = 2;
 80018a0:	4b22      	ldr	r3, [pc, #136]	@ (800192c <IVT_init+0xec>)
 80018a2:	2202      	movs	r2, #2
 80018a4:	701a      	strb	r2, [r3, #0]
	        }
	        break;
 80018a6:	e038      	b.n	800191a <IVT_init+0xda>

	     case 2:
	    	 if (HAL_GetTick() - t >= 100) {
 80018a8:	f000 ffb4 	bl	8002814 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	4b20      	ldr	r3, [pc, #128]	@ (8001930 <IVT_init+0xf0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	2b63      	cmp	r3, #99	@ 0x63
 80018b6:	d932      	bls.n	800191e <IVT_init+0xde>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_As);
 80018b8:	2006      	movs	r0, #6
 80018ba:	f7ff ff87 	bl	80017cc <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 80018be:	f000 ffa9 	bl	8002814 <HAL_GetTick>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001930 <IVT_init+0xf0>)
 80018c6:	6013      	str	r3, [r2, #0]
	    		 state = 3;
 80018c8:	4b18      	ldr	r3, [pc, #96]	@ (800192c <IVT_init+0xec>)
 80018ca:	2203      	movs	r2, #3
 80018cc:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 80018ce:	e026      	b.n	800191e <IVT_init+0xde>

	     case 3:
	    	 if (HAL_GetTick() - t >= 100) {
 80018d0:	f000 ffa0 	bl	8002814 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <IVT_init+0xf0>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b63      	cmp	r3, #99	@ 0x63
 80018de:	d920      	bls.n	8001922 <IVT_init+0xe2>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_W);
 80018e0:	2005      	movs	r0, #5
 80018e2:	f7ff ff73 	bl	80017cc <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 80018e6:	f000 ff95 	bl	8002814 <HAL_GetTick>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4a10      	ldr	r2, [pc, #64]	@ (8001930 <IVT_init+0xf0>)
 80018ee:	6013      	str	r3, [r2, #0]
	    		 state = 4;
 80018f0:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <IVT_init+0xec>)
 80018f2:	2204      	movs	r2, #4
 80018f4:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 80018f6:	e014      	b.n	8001922 <IVT_init+0xe2>

	     case 4:
	    	 if (HAL_GetTick() - t >= 100) {
 80018f8:	f000 ff8c 	bl	8002814 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001930 <IVT_init+0xf0>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b63      	cmp	r3, #99	@ 0x63
 8001906:	d90e      	bls.n	8001926 <IVT_init+0xe6>
	    		 IVT_MODE(RUN);
 8001908:	2001      	movs	r0, #1
 800190a:	f7ff ff27 	bl	800175c <IVT_MODE>
	    		 state = 5;   // fertig
 800190e:	4b07      	ldr	r3, [pc, #28]	@ (800192c <IVT_init+0xec>)
 8001910:	2205      	movs	r2, #5
 8001912:	701a      	strb	r2, [r3, #0]
	    	 }
	         break;
 8001914:	e007      	b.n	8001926 <IVT_init+0xe6>

	     case 5:
	            // done
	         break;
 8001916:	bf00      	nop
 8001918:	e006      	b.n	8001928 <IVT_init+0xe8>
	        break;
 800191a:	bf00      	nop
 800191c:	e004      	b.n	8001928 <IVT_init+0xe8>
	         break;
 800191e:	bf00      	nop
 8001920:	e002      	b.n	8001928 <IVT_init+0xe8>
	         break;
 8001922:	bf00      	nop
 8001924:	e000      	b.n	8001928 <IVT_init+0xe8>
	         break;
 8001926:	bf00      	nop
	}
}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000365 	.word	0x20000365
 8001930:	20000368 	.word	0x20000368

08001934 <CAN_RX_IVT>:
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4) | (IMD_ERROR << 6) | (AMS_ERROR << 7);
	AMS0_databytes[7] = ams_status;
}

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8001934:	b084      	sub	sp, #16
 8001936:	b580      	push	{r7, lr}
 8001938:	b08a      	sub	sp, #40	@ 0x28
 800193a:	af00      	add	r7, sp, #0
 800193c:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001940:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001944:	1d3b      	adds	r3, r7, #4
 8001946:	f107 020c 	add.w	r2, r7, #12
 800194a:	2100      	movs	r1, #0
 800194c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001950:	f001 fd1b 	bl	800338a <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 8001954:	4b2c      	ldr	r3, [pc, #176]	@ (8001a08 <CAN_RX_IVT+0xd4>)
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]

		if(RxHeader.StdId == 0x521)		// Current mA
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f240 5221 	movw	r2, #1313	@ 0x521
 8001960:	4293      	cmp	r3, r2
 8001962:	d136      	bne.n	80019d2 <CAN_RX_IVT+0x9e>
		{
			current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001964:	7a7b      	ldrb	r3, [r7, #9]
 8001966:	461a      	mov	r2, r3
 8001968:	7a3b      	ldrb	r3, [r7, #8]
 800196a:	021b      	lsls	r3, r3, #8
 800196c:	431a      	orrs	r2, r3
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	041b      	lsls	r3, r3, #16
 8001972:	431a      	orrs	r2, r3
 8001974:	79bb      	ldrb	r3, [r7, #6]
 8001976:	061b      	lsls	r3, r3, #24
 8001978:	4313      	orrs	r3, r2
 800197a:	461a      	mov	r2, r3
 800197c:	4b22      	ldr	r3, [pc, #136]	@ (8001a08 <CAN_RX_IVT+0xd4>)
 800197e:	601a      	str	r2, [r3, #0]

			if(RxData[2] >> 7 == 0)
 8001980:	79bb      	ldrb	r3, [r7, #6]
 8001982:	b25b      	sxtb	r3, r3
 8001984:	2b00      	cmp	r3, #0
 8001986:	db09      	blt.n	800199c <CAN_RX_IVT+0x68>
			{
				//current = (current_data << 1 >> 1)/100;
				current = current_data/100;
 8001988:	4b1f      	ldr	r3, [pc, #124]	@ (8001a08 <CAN_RX_IVT+0xd4>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a1f      	ldr	r2, [pc, #124]	@ (8001a0c <CAN_RX_IVT+0xd8>)
 800198e:	fba2 2303 	umull	r2, r3, r2, r3
 8001992:	095b      	lsrs	r3, r3, #5
 8001994:	b29a      	uxth	r2, r3
 8001996:	4b1e      	ldr	r3, [pc, #120]	@ (8001a10 <CAN_RX_IVT+0xdc>)
 8001998:	801a      	strh	r2, [r3, #0]
 800199a:	e009      	b.n	80019b0 <CAN_RX_IVT+0x7c>
			}
			else
			{
				current = ~current_data/100;
 800199c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a08 <CAN_RX_IVT+0xd4>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	43db      	mvns	r3, r3
 80019a2:	4a1a      	ldr	r2, [pc, #104]	@ (8001a0c <CAN_RX_IVT+0xd8>)
 80019a4:	fba2 2303 	umull	r2, r3, r2, r3
 80019a8:	095b      	lsrs	r3, r3, #5
 80019aa:	b29a      	uxth	r2, r3
 80019ac:	4b18      	ldr	r3, [pc, #96]	@ (8001a10 <CAN_RX_IVT+0xdc>)
 80019ae:	801a      	strh	r2, [r3, #0]
			}
			//current = current_data/100;

			ivt_error_time = HAL_GetTick();
 80019b0:	f000 ff30 	bl	8002814 <HAL_GetTick>
 80019b4:	4603      	mov	r3, r0
 80019b6:	4a17      	ldr	r2, [pc, #92]	@ (8001a14 <CAN_RX_IVT+0xe0>)
 80019b8:	6013      	str	r3, [r2, #0]

			dc_current[4] = RxData[2];
 80019ba:	79ba      	ldrb	r2, [r7, #6]
 80019bc:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <CAN_RX_IVT+0xe4>)
 80019be:	711a      	strb	r2, [r3, #4]
			dc_current[5] = RxData[3];
 80019c0:	79fa      	ldrb	r2, [r7, #7]
 80019c2:	4b15      	ldr	r3, [pc, #84]	@ (8001a18 <CAN_RX_IVT+0xe4>)
 80019c4:	715a      	strb	r2, [r3, #5]
			dc_current[6] = RxData[4];
 80019c6:	7a3a      	ldrb	r2, [r7, #8]
 80019c8:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <CAN_RX_IVT+0xe4>)
 80019ca:	719a      	strb	r2, [r3, #6]
			dc_current[7] = RxData[5];
 80019cc:	7a7a      	ldrb	r2, [r7, #9]
 80019ce:	4b12      	ldr	r3, [pc, #72]	@ (8001a18 <CAN_RX_IVT+0xe4>)
 80019d0:	71da      	strb	r2, [r3, #7]

		}
		if(RxHeader.StdId == 0x527)		// Capacity As
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f240 5227 	movw	r2, #1319	@ 0x527
 80019d8:	4293      	cmp	r3, r2
 80019da:	d10d      	bne.n	80019f8 <CAN_RX_IVT+0xc4>
		{
			capacity_data = RxData[5] | (RxData[4] << (1*8)); //| (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 80019dc:	7a7b      	ldrb	r3, [r7, #9]
 80019de:	461a      	mov	r2, r3
 80019e0:	7a3b      	ldrb	r3, [r7, #8]
 80019e2:	021b      	lsls	r3, r3, #8
 80019e4:	4313      	orrs	r3, r2
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <CAN_RX_IVT+0xe8>)
 80019ea:	601a      	str	r2, [r3, #0]

			AMS0_databytes[4] = RxData[4];
 80019ec:	7a3a      	ldrb	r2, [r7, #8]
 80019ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001a20 <CAN_RX_IVT+0xec>)
 80019f0:	711a      	strb	r2, [r3, #4]
			AMS0_databytes[5] = RxData[5];
 80019f2:	7a7a      	ldrb	r2, [r7, #9]
 80019f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a20 <CAN_RX_IVT+0xec>)
 80019f6:	715a      	strb	r2, [r3, #5]
		}
}
 80019f8:	bf00      	nop
 80019fa:	3728      	adds	r7, #40	@ 0x28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a02:	b004      	add	sp, #16
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	200002d4 	.word	0x200002d4
 8001a0c:	51eb851f 	.word	0x51eb851f
 8001a10:	200002d8 	.word	0x200002d8
 8001a14:	200002e4 	.word	0x200002e4
 8001a18:	200002cc 	.word	0x200002cc
 8001a1c:	200002e0 	.word	0x200002e0
 8001a20:	200002b4 	.word	0x200002b4

08001a24 <HAL_TIM_PeriodElapsedCallback>:
	//get_ts_ready();
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a34:	d142      	bne.n	8001abc <HAL_TIM_PeriodElapsedCallback+0x98>
	{
		counter ++;
 8001a36:	4b23      	ldr	r3, [pc, #140]	@ (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4b21      	ldr	r3, [pc, #132]	@ (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a40:	701a      	strb	r2, [r3, #0]

		TxData[0] = 0;
 8001a42:	4b21      	ldr	r3, [pc, #132]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	701a      	strb	r2, [r3, #0]
	  TxData[1] = 0;
 8001a48:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	705a      	strb	r2, [r3, #1]
	  TxData[2] = 0;
 8001a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	709a      	strb	r2, [r3, #2]
	  TxData[3] = 0;
 8001a54:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	70da      	strb	r2, [r3, #3]
	  TxData[4] = 0;
 8001a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	711a      	strb	r2, [r3, #4]
	  TxData[5] = 0;
 8001a60:	4b19      	ldr	r3, [pc, #100]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	715a      	strb	r2, [r3, #5]
	  TxData[6] = 0;
 8001a66:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	719a      	strb	r2, [r3, #6]
	  TxData[7] = 0;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	71da      	strb	r2, [r3, #7]


	  TxHeader.DLC = 8; // Data length
 8001a72:	4b16      	ldr	r3, [pc, #88]	@ (8001acc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a74:	2208      	movs	r2, #8
 8001a76:	611a      	str	r2, [r3, #16]
	  			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8001a78:	4b14      	ldr	r3, [pc, #80]	@ (8001acc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
	  			TxHeader.RTR = CAN_RTR_DATA;
 8001a7e:	4b13      	ldr	r3, [pc, #76]	@ (8001acc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	60da      	str	r2, [r3, #12]
	  			TxHeader.StdId = 0x200; // ID
 8001a84:	4b11      	ldr	r3, [pc, #68]	@ (8001acc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a8a:	601a      	str	r2, [r3, #0]
		if(counter >= 1){
 8001a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d013      	beq.n	8001abc <HAL_TIM_PeriodElapsedCallback+0x98>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_RD_Pin);
 8001a94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a98:	480d      	ldr	r0, [pc, #52]	@ (8001ad0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a9a:	f002 faa3 	bl	8003fe4 <HAL_GPIO_TogglePin>

			//CAN_TX(hcan1, TxHeader, TxData);
			if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 8001a9e:	480d      	ldr	r0, [pc, #52]	@ (8001ad4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001aa0:	f001 fc3f 	bl	8003322 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <HAL_TIM_PeriodElapsedCallback+0x92>
			                if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8001aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001aac:	4a06      	ldr	r2, [pc, #24]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001aae:	4907      	ldr	r1, [pc, #28]	@ (8001acc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001ab0:	4808      	ldr	r0, [pc, #32]	@ (8001ad4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001ab2:	f001 fb67 	bl	8003184 <HAL_CAN_AddTxMessage>

			                }
			            }
			counter = 0;
 8001ab6:	4b03      	ldr	r3, [pc, #12]	@ (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001abc:	bf00      	nop
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	200002e8 	.word	0x200002e8
 8001ac8:	20000304 	.word	0x20000304
 8001acc:	200002ec 	.word	0x200002ec
 8001ad0:	40020800 	.word	0x40020800
 8001ad4:	20000310 	.word	0x20000310
 8001ad8:	2000030c 	.word	0x2000030c

08001adc <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	@ 0x28
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001ae2:	4b26      	ldr	r3, [pc, #152]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001ae4:	4a26      	ldr	r2, [pc, #152]	@ (8001b80 <MX_CAN1_Init+0xa4>)
 8001ae6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001ae8:	4b24      	ldr	r3, [pc, #144]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001aea:	2203      	movs	r2, #3
 8001aec:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001aee:	4b23      	ldr	r3, [pc, #140]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001af4:	4b21      	ldr	r3, [pc, #132]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001afa:	4b20      	ldr	r3, [pc, #128]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001afc:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8001b00:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001b02:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b04:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b08:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001b10:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001b16:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001b1c:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001b22:	4b16      	ldr	r3, [pc, #88]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001b28:	4b14      	ldr	r3, [pc, #80]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001b2e:	4813      	ldr	r0, [pc, #76]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b30:	f001 f908 	bl	8002d44 <HAL_CAN_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001b3a:	f000 fa9d 	bl	8002078 <Error_Handler>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig_DIC);
*/

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8001b4a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001b4e:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8001b54:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001b58:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001b62:	2301      	movs	r3, #1
 8001b64:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001b66:	230e      	movs	r3, #14
 8001b68:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4803      	ldr	r0, [pc, #12]	@ (8001b7c <MX_CAN1_Init+0xa0>)
 8001b70:	f001 f9e4 	bl	8002f3c <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8001b74:	bf00      	nop
 8001b76:	3728      	adds	r7, #40	@ 0x28
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000310 	.word	0x20000310
 8001b80:	40006400 	.word	0x40006400

08001b84 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b094      	sub	sp, #80	@ 0x50
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001b8a:	4b33      	ldr	r3, [pc, #204]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001b8c:	4a33      	ldr	r2, [pc, #204]	@ (8001c5c <MX_CAN2_Init+0xd8>)
 8001b8e:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8001b90:	4b31      	ldr	r3, [pc, #196]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001b92:	2210      	movs	r2, #16
 8001b94:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001b96:	4b30      	ldr	r3, [pc, #192]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001bae:	4b2a      	ldr	r3, [pc, #168]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001bb4:	4b28      	ldr	r3, [pc, #160]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001bba:	4b27      	ldr	r3, [pc, #156]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001bc0:	4b25      	ldr	r3, [pc, #148]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001bc6:	4b24      	ldr	r3, [pc, #144]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001bcc:	4b22      	ldr	r3, [pc, #136]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001bd2:	4821      	ldr	r0, [pc, #132]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001bd4:	f001 f8b6 	bl	8002d44 <HAL_CAN_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8001bde:	f000 fa4b 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig_ivt;

    canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 8001be2:	2301      	movs	r3, #1
 8001be4:	64bb      	str	r3, [r7, #72]	@ 0x48
    canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 8001be6:	230e      	movs	r3, #14
 8001be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	63bb      	str	r3, [r7, #56]	@ 0x38
    canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 8001bee:	f24a 4320 	movw	r3, #42016	@ 0xa420
 8001bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    canfilterconfig_ivt.FilterIdLow = 0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 8001bf8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001bfc:	633b      	str	r3, [r7, #48]	@ 0x30
    canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	637b      	str	r3, [r7, #52]	@ 0x34
    canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c02:	2300      	movs	r3, #0
 8001c04:	643b      	str	r3, [r7, #64]	@ 0x40
    canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 8001c06:	2301      	movs	r3, #1
 8001c08:	647b      	str	r3, [r7, #68]	@ 0x44
    canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001c0a:	230e      	movs	r3, #14
 8001c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 8001c0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c12:	4619      	mov	r1, r3
 8001c14:	4810      	ldr	r0, [pc, #64]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001c16:	f001 f991 	bl	8002f3c <HAL_CAN_ConfigFilter>

    CAN_FilterTypeDef canfilterconfig_ivt1;
    canfilterconfig_ivt1.FilterActivation = CAN_FILTER_ENABLE;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	623b      	str	r3, [r7, #32]
      canfilterconfig_ivt1.FilterBank = 15;  // which filter bank to use from the assigned ones
 8001c1e:	230f      	movs	r3, #15
 8001c20:	617b      	str	r3, [r7, #20]
      canfilterconfig_ivt1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]
      canfilterconfig_ivt1.FilterIdHigh = 0x527<<5;
 8001c26:	f24a 43e0 	movw	r3, #42208	@ 0xa4e0
 8001c2a:	603b      	str	r3, [r7, #0]
      canfilterconfig_ivt1.FilterIdLow = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	607b      	str	r3, [r7, #4]
      canfilterconfig_ivt1.FilterMaskIdHigh = 0x7FF<<5;
 8001c30:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001c34:	60bb      	str	r3, [r7, #8]
      canfilterconfig_ivt1.FilterMaskIdLow = 0x0000;
 8001c36:	2300      	movs	r3, #0
 8001c38:	60fb      	str	r3, [r7, #12]
      canfilterconfig_ivt1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
      canfilterconfig_ivt1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	61fb      	str	r3, [r7, #28]
      canfilterconfig_ivt1.SlaveStartFilterBank = 14;
 8001c42:	230e      	movs	r3, #14
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt1);
 8001c46:	463b      	mov	r3, r7
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4803      	ldr	r0, [pc, #12]	@ (8001c58 <MX_CAN2_Init+0xd4>)
 8001c4c:	f001 f976 	bl	8002f3c <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 8001c50:	bf00      	nop
 8001c52:	3750      	adds	r7, #80	@ 0x50
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000338 	.word	0x20000338
 8001c5c:	40006800 	.word	0x40006800

08001c60 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08c      	sub	sp, #48	@ 0x30
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	f107 031c 	add.w	r3, r7, #28
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a53      	ldr	r2, [pc, #332]	@ (8001dcc <HAL_CAN_MspInit+0x16c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d146      	bne.n	8001d10 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001c82:	4b53      	ldr	r3, [pc, #332]	@ (8001dd0 <HAL_CAN_MspInit+0x170>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	3301      	adds	r3, #1
 8001c88:	4a51      	ldr	r2, [pc, #324]	@ (8001dd0 <HAL_CAN_MspInit+0x170>)
 8001c8a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001c8c:	4b50      	ldr	r3, [pc, #320]	@ (8001dd0 <HAL_CAN_MspInit+0x170>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d10d      	bne.n	8001cb0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	61bb      	str	r3, [r7, #24]
 8001c98:	4b4e      	ldr	r3, [pc, #312]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	4a4d      	ldr	r2, [pc, #308]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001c9e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ca2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca4:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cac:	61bb      	str	r3, [r7, #24]
 8001cae:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	4b47      	ldr	r3, [pc, #284]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb8:	4a46      	ldr	r2, [pc, #280]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001cba:	f043 0302 	orr.w	r3, r3, #2
 8001cbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc0:	4b44      	ldr	r3, [pc, #272]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc4:	f003 0302 	and.w	r3, r3, #2
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ccc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001cd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001cde:	2309      	movs	r3, #9
 8001ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce2:	f107 031c 	add.w	r3, r7, #28
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	483b      	ldr	r0, [pc, #236]	@ (8001dd8 <HAL_CAN_MspInit+0x178>)
 8001cea:	f001 ffc5 	bl	8003c78 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	2013      	movs	r0, #19
 8001cf4:	f001 ff89 	bl	8003c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001cf8:	2013      	movs	r0, #19
 8001cfa:	f001 ffa2 	bl	8003c42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	2100      	movs	r1, #0
 8001d02:	2014      	movs	r0, #20
 8001d04:	f001 ff81 	bl	8003c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d08:	2014      	movs	r0, #20
 8001d0a:	f001 ff9a 	bl	8003c42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001d0e:	e058      	b.n	8001dc2 <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a31      	ldr	r2, [pc, #196]	@ (8001ddc <HAL_CAN_MspInit+0x17c>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d153      	bne.n	8001dc2 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b2d      	ldr	r3, [pc, #180]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001d28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001d36:	4b26      	ldr	r3, [pc, #152]	@ (8001dd0 <HAL_CAN_MspInit+0x170>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	4a24      	ldr	r2, [pc, #144]	@ (8001dd0 <HAL_CAN_MspInit+0x170>)
 8001d3e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001d40:	4b23      	ldr	r3, [pc, #140]	@ (8001dd0 <HAL_CAN_MspInit+0x170>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d10d      	bne.n	8001d64 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	4b21      	ldr	r3, [pc, #132]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d50:	4a20      	ldr	r2, [pc, #128]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d58:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d64:	2300      	movs	r3, #0
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6c:	4a19      	ldr	r2, [pc, #100]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d6e:	f043 0302 	orr.w	r3, r3, #2
 8001d72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d74:	4b17      	ldr	r3, [pc, #92]	@ (8001dd4 <HAL_CAN_MspInit+0x174>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001d80:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001d92:	2309      	movs	r3, #9
 8001d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d96:	f107 031c 	add.w	r3, r7, #28
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	480e      	ldr	r0, [pc, #56]	@ (8001dd8 <HAL_CAN_MspInit+0x178>)
 8001d9e:	f001 ff6b 	bl	8003c78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2100      	movs	r1, #0
 8001da6:	203f      	movs	r0, #63	@ 0x3f
 8001da8:	f001 ff2f 	bl	8003c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8001dac:	203f      	movs	r0, #63	@ 0x3f
 8001dae:	f001 ff48 	bl	8003c42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001db2:	2200      	movs	r2, #0
 8001db4:	2100      	movs	r1, #0
 8001db6:	2040      	movs	r0, #64	@ 0x40
 8001db8:	f001 ff27 	bl	8003c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001dbc:	2040      	movs	r0, #64	@ 0x40
 8001dbe:	f001 ff40 	bl	8003c42 <HAL_NVIC_EnableIRQ>
}
 8001dc2:	bf00      	nop
 8001dc4:	3730      	adds	r7, #48	@ 0x30
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40006400 	.word	0x40006400
 8001dd0:	20000360 	.word	0x20000360
 8001dd4:	40023800 	.word	0x40023800
 8001dd8:	40020400 	.word	0x40020400
 8001ddc:	40006800 	.word	0x40006800

08001de0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	@ 0x28
 8001de4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de6:	f107 0314 	add.w	r3, r7, #20
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	60da      	str	r2, [r3, #12]
 8001df4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	4b32      	ldr	r3, [pc, #200]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfe:	4a31      	ldr	r2, [pc, #196]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e00:	f043 0304 	orr.w	r3, r3, #4
 8001e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e06:	4b2f      	ldr	r3, [pc, #188]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b2b      	ldr	r3, [pc, #172]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e22:	4b28      	ldr	r3, [pc, #160]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	4b24      	ldr	r3, [pc, #144]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	4a23      	ldr	r2, [pc, #140]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3e:	4b21      	ldr	r3, [pc, #132]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	60bb      	str	r3, [r7, #8]
 8001e48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
 8001e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	4a1c      	ldr	r2, [pc, #112]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e54:	f043 0302 	orr.w	r3, r3, #2
 8001e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec4 <MX_GPIO_Init+0xe4>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	607b      	str	r3, [r7, #4]
 8001e64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 8001e66:	2200      	movs	r2, #0
 8001e68:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001e6c:	4816      	ldr	r0, [pc, #88]	@ (8001ec8 <MX_GPIO_Init+0xe8>)
 8001e6e:	f002 f8a1 	bl	8003fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001e72:	2200      	movs	r2, #0
 8001e74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e78:	4814      	ldr	r0, [pc, #80]	@ (8001ecc <MX_GPIO_Init+0xec>)
 8001e7a:	f002 f89b 	bl	8003fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 8001e7e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e84:	2301      	movs	r3, #1
 8001e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	4619      	mov	r1, r3
 8001e96:	480c      	ldr	r0, [pc, #48]	@ (8001ec8 <MX_GPIO_Init+0xe8>)
 8001e98:	f001 feee 	bl	8003c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001e9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001eae:	f107 0314 	add.w	r3, r7, #20
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <MX_GPIO_Init+0xec>)
 8001eb6:	f001 fedf 	bl	8003c78 <HAL_GPIO_Init>

}
 8001eba:	bf00      	nop
 8001ebc:	3728      	adds	r7, #40	@ 0x28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40020800 	.word	0x40020800
 8001ecc:	40020000 	.word	0x40020000

08001ed0 <gpio>:

/* USER CODE BEGIN 2 */
static uint64_t lastGN = 0;		// Zeitpunkt null
// Last GN nicht immer auf null setzen, immer auf den Wert in if-Bedingung, sondern auf now, also auf den Zeitpukt der if-Schleife , die Zeit vergangen ist

void gpio(){
 8001ed0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0

	//LED grn (blinkend)
		uint64_t now = HAL_GetTick();	// Zeitpunkt jetzt
 8001ed8:	f000 fc9c 	bl	8002814 <HAL_GetTick>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2200      	movs	r2, #0
 8001ee0:	4698      	mov	r8, r3
 8001ee2:	4691      	mov	r9, r2
 8001ee4:	e9c7 8900 	strd	r8, r9, [r7]
		if(now - lastGN >= 500){
 8001ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f20 <gpio+0x50>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ef2:	1a84      	subs	r4, r0, r2
 8001ef4:	eb61 0503 	sbc.w	r5, r1, r3
 8001ef8:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8001efc:	f175 0300 	sbcs.w	r3, r5, #0
 8001f00:	d309      	bcc.n	8001f16 <gpio+0x46>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_GN_Pin);
 8001f02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f06:	4807      	ldr	r0, [pc, #28]	@ (8001f24 <gpio+0x54>)
 8001f08:	f002 f86c 	bl	8003fe4 <HAL_GPIO_TogglePin>
			lastGN = now;				// TogglePin wieder aufrufen
 8001f0c:	4904      	ldr	r1, [pc, #16]	@ (8001f20 <gpio+0x50>)
 8001f0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f12:	e9c1 2300 	strd	r2, r3, [r1]
		}
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f20:	20000370 	.word	0x20000370
 8001f24:	40020800 	.word	0x40020800

08001f28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f2c:	f000 fc0e 	bl	800274c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f30:	f000 f85c 	bl	8001fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f34:	f7ff ff54 	bl	8001de0 <MX_GPIO_Init>
  MX_TIM9_Init();
 8001f38:	f000 fa42 	bl	80023c0 <MX_TIM9_Init>
  MX_ADC1_Init();
 8001f3c:	f7ff f95a 	bl	80011f4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001f40:	f7ff f9aa 	bl	8001298 <MX_ADC2_Init>
  MX_CAN1_Init();
 8001f44:	f7ff fdca 	bl	8001adc <MX_CAN1_Init>
  MX_CAN2_Init();
 8001f48:	f7ff fe1c 	bl	8001b84 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8001f4c:	f008 fc8c 	bl	800a868 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8001f50:	f000 f9ea 	bl	8002328 <MX_TIM2_Init>
  MX_SPI3_Init();
 8001f54:	f000 f896 	bl	8002084 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GN_GPIO_Port, LED_GN_Pin, GPIO_PIN_SET);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f5e:	481e      	ldr	r0, [pc, #120]	@ (8001fd8 <main+0xb0>)
 8001f60:	f002 f828 	bl	8003fb4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YW_GPIO_Port, LED_YW_Pin, GPIO_PIN_SET);
 8001f64:	2201      	movs	r2, #1
 8001f66:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f6a:	481b      	ldr	r0, [pc, #108]	@ (8001fd8 <main+0xb0>)
 8001f6c:	f002 f822 	bl	8003fb4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, GPIO_PIN_SET);
 8001f70:	2201      	movs	r2, #1
 8001f72:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f76:	4818      	ldr	r0, [pc, #96]	@ (8001fd8 <main+0xb0>)
 8001f78:	f002 f81c 	bl	8003fb4 <HAL_GPIO_WritePin>
    //set hebt die Spannung an (+), led aus, in schematik anschauen
    //reset ist (-), led an

  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 8001f7c:	4817      	ldr	r0, [pc, #92]	@ (8001fdc <main+0xb4>)
 8001f7e:	f004 fc49 	bl	8006814 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 8001f82:	4817      	ldr	r0, [pc, #92]	@ (8001fe0 <main+0xb8>)
 8001f84:	f001 f8ba 	bl	80030fc <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8001f88:	4816      	ldr	r0, [pc, #88]	@ (8001fe4 <main+0xbc>)
 8001f8a:	f001 f8b7 	bl	80030fc <HAL_CAN_Start>
  BMS_init();
 8001f8e:	f7ff fb07 	bl	80015a0 <BMS_init>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001f92:	2102      	movs	r1, #2
 8001f94:	4812      	ldr	r0, [pc, #72]	@ (8001fe0 <main+0xb8>)
 8001f96:	f001 fb19 	bl	80035cc <HAL_CAN_ActivateNotification>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <main+0x7c>
    {
        Error_Handler();
 8001fa0:	f000 f86a 	bl	8002078 <Error_Handler>
    }

  if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001fa4:	2102      	movs	r1, #2
 8001fa6:	480f      	ldr	r0, [pc, #60]	@ (8001fe4 <main+0xbc>)
 8001fa8:	f001 fb10 	bl	80035cc <HAL_CAN_ActivateNotification>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <main+0x8e>
      {
          Error_Handler();
 8001fb2:	f000 f861 	bl	8002078 <Error_Handler>
      }

  	 HAL_TIM_IC_Start_IT(&htim9, TIM_CHANNEL_2);   // main channel
 8001fb6:	2104      	movs	r1, #4
 8001fb8:	480b      	ldr	r0, [pc, #44]	@ (8001fe8 <main+0xc0>)
 8001fba:	f004 fdcd 	bl	8006b58 <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start(&htim9, TIM_CHANNEL_1);   // indirect channel
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4809      	ldr	r0, [pc, #36]	@ (8001fe8 <main+0xc0>)
 8001fc2:	f004 fced 	bl	80069a0 <HAL_TIM_IC_Start>

  IVT_init();
 8001fc6:	f7ff fc3b 	bl	8001840 <IVT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  gpio();
 8001fca:	f7ff ff81 	bl	8001ed0 <gpio>
	  BMS();
 8001fce:	f7ff faed 	bl	80015ac <BMS>
	  gpio();
 8001fd2:	bf00      	nop
 8001fd4:	e7f9      	b.n	8001fca <main+0xa2>
 8001fd6:	bf00      	nop
 8001fd8:	40020800 	.word	0x40020800
 8001fdc:	200003d4 	.word	0x200003d4
 8001fe0:	20000310 	.word	0x20000310
 8001fe4:	20000338 	.word	0x20000338
 8001fe8:	2000041c 	.word	0x2000041c

08001fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b092      	sub	sp, #72	@ 0x48
 8001ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ff2:	f107 0318 	add.w	r3, r7, #24
 8001ff6:	2230      	movs	r2, #48	@ 0x30
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f009 f9e0 	bl	800b3c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
 800200c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800200e:	2301      	movs	r3, #1
 8002010:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002012:	2301      	movs	r3, #1
 8002014:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002016:	2302      	movs	r3, #2
 8002018:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800201a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800201e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002020:	2319      	movs	r3, #25
 8002022:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002024:	23c0      	movs	r3, #192	@ 0xc0
 8002026:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002028:	2302      	movs	r3, #2
 800202a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800202c:	2304      	movs	r3, #4
 800202e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002030:	f107 0318 	add.w	r3, r7, #24
 8002034:	4618      	mov	r0, r3
 8002036:	f003 fa0f 	bl	8005458 <HAL_RCC_OscConfig>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002040:	f000 f81a 	bl	8002078 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002044:	230f      	movs	r3, #15
 8002046:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002048:	2302      	movs	r3, #2
 800204a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800204c:	2300      	movs	r3, #0
 800204e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002050:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002054:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002056:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800205a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800205c:	1d3b      	adds	r3, r7, #4
 800205e:	2103      	movs	r1, #3
 8002060:	4618      	mov	r0, r3
 8002062:	f003 fc4d 	bl	8005900 <HAL_RCC_ClockConfig>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800206c:	f000 f804 	bl	8002078 <Error_Handler>
  }
}
 8002070:	bf00      	nop
 8002072:	3748      	adds	r7, #72	@ 0x48
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800207c:	b672      	cpsid	i
}
 800207e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <Error_Handler+0x8>

08002084 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002088:	4b17      	ldr	r3, [pc, #92]	@ (80020e8 <MX_SPI3_Init+0x64>)
 800208a:	4a18      	ldr	r2, [pc, #96]	@ (80020ec <MX_SPI3_Init+0x68>)
 800208c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800208e:	4b16      	ldr	r3, [pc, #88]	@ (80020e8 <MX_SPI3_Init+0x64>)
 8002090:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002094:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002096:	4b14      	ldr	r3, [pc, #80]	@ (80020e8 <MX_SPI3_Init+0x64>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800209c:	4b12      	ldr	r3, [pc, #72]	@ (80020e8 <MX_SPI3_Init+0x64>)
 800209e:	2200      	movs	r2, #0
 80020a0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020a2:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020a8:	4b0f      	ldr	r3, [pc, #60]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020b4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80020b6:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020b8:	2228      	movs	r2, #40	@ 0x28
 80020ba:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020bc:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020be:	2200      	movs	r2, #0
 80020c0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80020c2:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c8:	4b07      	ldr	r3, [pc, #28]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80020ce:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020d0:	220a      	movs	r2, #10
 80020d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80020d4:	4804      	ldr	r0, [pc, #16]	@ (80020e8 <MX_SPI3_Init+0x64>)
 80020d6:	f003 fdcf 	bl	8005c78 <HAL_SPI_Init>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80020e0:	f7ff ffca 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80020e4:	bf00      	nop
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20000378 	.word	0x20000378
 80020ec:	40003c00 	.word	0x40003c00

080020f0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08a      	sub	sp, #40	@ 0x28
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
 8002106:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a19      	ldr	r2, [pc, #100]	@ (8002174 <HAL_SPI_MspInit+0x84>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d12c      	bne.n	800216c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <HAL_SPI_MspInit+0x88>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	4a17      	ldr	r2, [pc, #92]	@ (8002178 <HAL_SPI_MspInit+0x88>)
 800211c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002120:	6413      	str	r3, [r2, #64]	@ 0x40
 8002122:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <HAL_SPI_MspInit+0x88>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800212a:	613b      	str	r3, [r7, #16]
 800212c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HAL_SPI_MspInit+0x88>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	4a10      	ldr	r2, [pc, #64]	@ (8002178 <HAL_SPI_MspInit+0x88>)
 8002138:	f043 0304 	orr.w	r3, r3, #4
 800213c:	6313      	str	r3, [r2, #48]	@ 0x30
 800213e:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <HAL_SPI_MspInit+0x88>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	f003 0304 	and.w	r3, r3, #4
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800214a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800214e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002150:	2302      	movs	r3, #2
 8002152:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002158:	2303      	movs	r3, #3
 800215a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800215c:	2306      	movs	r3, #6
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002160:	f107 0314 	add.w	r3, r7, #20
 8002164:	4619      	mov	r1, r3
 8002166:	4805      	ldr	r0, [pc, #20]	@ (800217c <HAL_SPI_MspInit+0x8c>)
 8002168:	f001 fd86 	bl	8003c78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800216c:	bf00      	nop
 800216e:	3728      	adds	r7, #40	@ 0x28
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40003c00 	.word	0x40003c00
 8002178:	40023800 	.word	0x40023800
 800217c:	40020800 	.word	0x40020800

08002180 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	607b      	str	r3, [r7, #4]
 800218a:	4b0f      	ldr	r3, [pc, #60]	@ (80021c8 <HAL_MspInit+0x48>)
 800218c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218e:	4a0e      	ldr	r2, [pc, #56]	@ (80021c8 <HAL_MspInit+0x48>)
 8002190:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002194:	6453      	str	r3, [r2, #68]	@ 0x44
 8002196:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <HAL_MspInit+0x48>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	603b      	str	r3, [r7, #0]
 80021a6:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <HAL_MspInit+0x48>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021aa:	4a07      	ldr	r2, [pc, #28]	@ (80021c8 <HAL_MspInit+0x48>)
 80021ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021b2:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_MspInit+0x48>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ba:	603b      	str	r3, [r7, #0]
 80021bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	40023800 	.word	0x40023800

080021cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <NMI_Handler+0x4>

080021d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <HardFault_Handler+0x4>

080021dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021e0:	bf00      	nop
 80021e2:	e7fd      	b.n	80021e0 <MemManage_Handler+0x4>

080021e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <BusFault_Handler+0x4>

080021ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <UsageFault_Handler+0x4>

080021f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr

08002200 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	bc80      	pop	{r7}
 800220a:	4770      	bx	lr

0800220c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800221c:	f000 fae8 	bl	80027f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}

08002224 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002228:	4802      	ldr	r0, [pc, #8]	@ (8002234 <CAN1_TX_IRQHandler+0x10>)
 800222a:	f001 f9f4 	bl	8003616 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000310 	.word	0x20000310

08002238 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <CAN1_RX0_IRQHandler+0x10>)
 800223e:	f001 f9ea 	bl	8003616 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000310 	.word	0x20000310

0800224c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002252:	f004 fda9 	bl	8006da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	2000041c 	.word	0x2000041c

08002260 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <TIM2_IRQHandler+0x10>)
 8002266:	f004 fd9f 	bl	8006da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200003d4 	.word	0x200003d4

08002274 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002278:	4802      	ldr	r0, [pc, #8]	@ (8002284 <CAN2_TX_IRQHandler+0x10>)
 800227a:	f001 f9cc 	bl	8003616 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000338 	.word	0x20000338

08002288 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <CAN2_RX0_IRQHandler+0x10>)
 800228e:	f001 f9c2 	bl	8003616 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000338 	.word	0x20000338

0800229c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <OTG_FS_IRQHandler+0x10>)
 80022a2:	f001 ffe9 	bl	8004278 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20001130 	.word	0x20001130

080022b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022b8:	4a14      	ldr	r2, [pc, #80]	@ (800230c <_sbrk+0x5c>)
 80022ba:	4b15      	ldr	r3, [pc, #84]	@ (8002310 <_sbrk+0x60>)
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022c4:	4b13      	ldr	r3, [pc, #76]	@ (8002314 <_sbrk+0x64>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d102      	bne.n	80022d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <_sbrk+0x64>)
 80022ce:	4a12      	ldr	r2, [pc, #72]	@ (8002318 <_sbrk+0x68>)
 80022d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <_sbrk+0x64>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4413      	add	r3, r2
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d207      	bcs.n	80022f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022e0:	f009 f886 	bl	800b3f0 <__errno>
 80022e4:	4603      	mov	r3, r0
 80022e6:	220c      	movs	r2, #12
 80022e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ea:	f04f 33ff 	mov.w	r3, #4294967295
 80022ee:	e009      	b.n	8002304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022f0:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <_sbrk+0x64>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022f6:	4b07      	ldr	r3, [pc, #28]	@ (8002314 <_sbrk+0x64>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	4a05      	ldr	r2, [pc, #20]	@ (8002314 <_sbrk+0x64>)
 8002300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002302:	68fb      	ldr	r3, [r7, #12]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3718      	adds	r7, #24
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	2000c000 	.word	0x2000c000
 8002310:	00000400 	.word	0x00000400
 8002314:	200003d0 	.word	0x200003d0
 8002318:	20001758 	.word	0x20001758

0800231c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr

08002328 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800232e:	f107 0308 	add.w	r3, r7, #8
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	609a      	str	r2, [r3, #8]
 800233a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233c:	463b      	mov	r3, r7
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002344:	4b1d      	ldr	r3, [pc, #116]	@ (80023bc <MX_TIM2_Init+0x94>)
 8002346:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800234a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 800234c:	4b1b      	ldr	r3, [pc, #108]	@ (80023bc <MX_TIM2_Init+0x94>)
 800234e:	222f      	movs	r2, #47	@ 0x2f
 8002350:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002352:	4b1a      	ldr	r3, [pc, #104]	@ (80023bc <MX_TIM2_Init+0x94>)
 8002354:	2200      	movs	r2, #0
 8002356:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8002358:	4b18      	ldr	r3, [pc, #96]	@ (80023bc <MX_TIM2_Init+0x94>)
 800235a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800235e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002360:	4b16      	ldr	r3, [pc, #88]	@ (80023bc <MX_TIM2_Init+0x94>)
 8002362:	2200      	movs	r2, #0
 8002364:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002366:	4b15      	ldr	r3, [pc, #84]	@ (80023bc <MX_TIM2_Init+0x94>)
 8002368:	2200      	movs	r2, #0
 800236a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800236c:	4813      	ldr	r0, [pc, #76]	@ (80023bc <MX_TIM2_Init+0x94>)
 800236e:	f004 fa01 	bl	8006774 <HAL_TIM_Base_Init>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002378:	f7ff fe7e 	bl	8002078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800237c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002380:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002382:	f107 0308 	add.w	r3, r7, #8
 8002386:	4619      	mov	r1, r3
 8002388:	480c      	ldr	r0, [pc, #48]	@ (80023bc <MX_TIM2_Init+0x94>)
 800238a:	f004 fe99 	bl	80070c0 <HAL_TIM_ConfigClockSource>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002394:	f7ff fe70 	bl	8002078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002398:	2300      	movs	r3, #0
 800239a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800239c:	2300      	movs	r3, #0
 800239e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023a0:	463b      	mov	r3, r7
 80023a2:	4619      	mov	r1, r3
 80023a4:	4805      	ldr	r0, [pc, #20]	@ (80023bc <MX_TIM2_Init+0x94>)
 80023a6:	f005 fb11 	bl	80079cc <HAL_TIMEx_MasterConfigSynchronization>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80023b0:	f7ff fe62 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80023b4:	bf00      	nop
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	200003d4 	.word	0x200003d4

080023c0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08e      	sub	sp, #56	@ 0x38
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	605a      	str	r2, [r3, #4]
 80023d0:	609a      	str	r2, [r3, #8]
 80023d2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	609a      	str	r2, [r3, #8]
 80023e0:	60da      	str	r2, [r3, #12]
 80023e2:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80023f0:	4b35      	ldr	r3, [pc, #212]	@ (80024c8 <MX_TIM9_Init+0x108>)
 80023f2:	4a36      	ldr	r2, [pc, #216]	@ (80024cc <MX_TIM9_Init+0x10c>)
 80023f4:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80023f6:	4b34      	ldr	r3, [pc, #208]	@ (80024c8 <MX_TIM9_Init+0x108>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023fc:	4b32      	ldr	r3, [pc, #200]	@ (80024c8 <MX_TIM9_Init+0x108>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002402:	4b31      	ldr	r3, [pc, #196]	@ (80024c8 <MX_TIM9_Init+0x108>)
 8002404:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002408:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800240a:	4b2f      	ldr	r3, [pc, #188]	@ (80024c8 <MX_TIM9_Init+0x108>)
 800240c:	2200      	movs	r2, #0
 800240e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002410:	4b2d      	ldr	r3, [pc, #180]	@ (80024c8 <MX_TIM9_Init+0x108>)
 8002412:	2200      	movs	r2, #0
 8002414:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002416:	482c      	ldr	r0, [pc, #176]	@ (80024c8 <MX_TIM9_Init+0x108>)
 8002418:	f004 f9ac 	bl	8006774 <HAL_TIM_Base_Init>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8002422:	f7ff fe29 	bl	8002078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002426:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800242a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800242c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002430:	4619      	mov	r1, r3
 8002432:	4825      	ldr	r0, [pc, #148]	@ (80024c8 <MX_TIM9_Init+0x108>)
 8002434:	f004 fe44 	bl	80070c0 <HAL_TIM_ConfigClockSource>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 800243e:	f7ff fe1b 	bl	8002078 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8002442:	4821      	ldr	r0, [pc, #132]	@ (80024c8 <MX_TIM9_Init+0x108>)
 8002444:	f004 fa54 	bl	80068f0 <HAL_TIM_IC_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 800244e:	f7ff fe13 	bl	8002078 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002452:	2304      	movs	r3, #4
 8002454:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8002456:	2360      	movs	r3, #96	@ 0x60
 8002458:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800245a:	2302      	movs	r3, #2
 800245c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800245e:	2300      	movs	r3, #0
 8002460:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8002462:	2300      	movs	r3, #0
 8002464:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8002466:	f107 0314 	add.w	r3, r7, #20
 800246a:	4619      	mov	r1, r3
 800246c:	4816      	ldr	r0, [pc, #88]	@ (80024c8 <MX_TIM9_Init+0x108>)
 800246e:	f004 feee 	bl	800724e <HAL_TIM_SlaveConfigSynchro>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 8002478:	f7ff fdfe 	bl	8002078 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800247c:	2300      	movs	r3, #0
 800247e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002480:	2302      	movs	r3, #2
 8002482:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800248c:	1d3b      	adds	r3, r7, #4
 800248e:	2200      	movs	r2, #0
 8002490:	4619      	mov	r1, r3
 8002492:	480d      	ldr	r0, [pc, #52]	@ (80024c8 <MX_TIM9_Init+0x108>)
 8002494:	f004 fd78 	bl	8006f88 <HAL_TIM_IC_ConfigChannel>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 800249e:	f7ff fdeb 	bl	8002078 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80024a2:	2302      	movs	r3, #2
 80024a4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80024a6:	2301      	movs	r3, #1
 80024a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80024aa:	1d3b      	adds	r3, r7, #4
 80024ac:	2204      	movs	r2, #4
 80024ae:	4619      	mov	r1, r3
 80024b0:	4805      	ldr	r0, [pc, #20]	@ (80024c8 <MX_TIM9_Init+0x108>)
 80024b2:	f004 fd69 	bl	8006f88 <HAL_TIM_IC_ConfigChannel>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 80024bc:	f7ff fddc 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80024c0:	bf00      	nop
 80024c2:	3738      	adds	r7, #56	@ 0x38
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	2000041c 	.word	0x2000041c
 80024cc:	40014000 	.word	0x40014000

080024d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	@ 0x28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d8:	f107 0314 	add.w	r3, r7, #20
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024f0:	d116      	bne.n	8002520 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	613b      	str	r3, [r7, #16]
 80024f6:	4b29      	ldr	r3, [pc, #164]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	4a28      	ldr	r2, [pc, #160]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6413      	str	r3, [r2, #64]	@ 0x40
 8002502:	4b26      	ldr	r3, [pc, #152]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	613b      	str	r3, [r7, #16]
 800250c:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800250e:	2200      	movs	r2, #0
 8002510:	2100      	movs	r1, #0
 8002512:	201c      	movs	r0, #28
 8002514:	f001 fb79 	bl	8003c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002518:	201c      	movs	r0, #28
 800251a:	f001 fb92 	bl	8003c42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800251e:	e038      	b.n	8002592 <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1e      	ldr	r2, [pc, #120]	@ (80025a0 <HAL_TIM_Base_MspInit+0xd0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d133      	bne.n	8002592 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	4b1b      	ldr	r3, [pc, #108]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 8002530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002532:	4a1a      	ldr	r2, [pc, #104]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 8002534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002538:	6453      	str	r3, [r2, #68]	@ 0x44
 800253a:	4b18      	ldr	r3, [pc, #96]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 800253c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	4b14      	ldr	r3, [pc, #80]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a13      	ldr	r2, [pc, #76]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b11      	ldr	r3, [pc, #68]	@ (800259c <HAL_TIM_Base_MspInit+0xcc>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002562:	2308      	movs	r3, #8
 8002564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002566:	2302      	movs	r3, #2
 8002568:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256a:	2300      	movs	r3, #0
 800256c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256e:	2300      	movs	r3, #0
 8002570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002572:	2303      	movs	r3, #3
 8002574:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002576:	f107 0314 	add.w	r3, r7, #20
 800257a:	4619      	mov	r1, r3
 800257c:	4809      	ldr	r0, [pc, #36]	@ (80025a4 <HAL_TIM_Base_MspInit+0xd4>)
 800257e:	f001 fb7b 	bl	8003c78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002582:	2200      	movs	r2, #0
 8002584:	2100      	movs	r1, #0
 8002586:	2018      	movs	r0, #24
 8002588:	f001 fb3f 	bl	8003c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800258c:	2018      	movs	r0, #24
 800258e:	f001 fb58 	bl	8003c42 <HAL_NVIC_EnableIRQ>
}
 8002592:	bf00      	nop
 8002594:	3728      	adds	r7, #40	@ 0x28
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40023800 	.word	0x40023800
 80025a0:	40014000 	.word	0x40014000
 80025a4:	40020000 	.word	0x40020000

080025a8 <USB_control>:
|		0x03	 | slave_temp			   |
|__________________________________________|
*/

void USB_control(const char *broadcaster, uint8_t *usb_data, uint8_t data_size)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	4613      	mov	r3, r2
 80025b4:	71fb      	strb	r3, [r7, #7]
    uint8_t type = 0x00;
 80025b6:	2300      	movs	r3, #0
 80025b8:	75fb      	strb	r3, [r7, #23]

    if (strcmp(broadcaster, "slave") == 0) {
 80025ba:	4913      	ldr	r1, [pc, #76]	@ (8002608 <USB_control+0x60>)
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f7fd fe03 	bl	80001c8 <strcmp>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d102      	bne.n	80025ce <USB_control+0x26>
        type = 0x03;   // Slave Telemetrie
 80025c8:	2303      	movs	r3, #3
 80025ca:	75fb      	strb	r3, [r7, #23]
 80025cc:	e012      	b.n	80025f4 <USB_control+0x4c>
    }
    else if (strcmp(broadcaster, "tsac") == 0) {
 80025ce:	490f      	ldr	r1, [pc, #60]	@ (800260c <USB_control+0x64>)
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f7fd fdf9 	bl	80001c8 <strcmp>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d102      	bne.n	80025e2 <USB_control+0x3a>
        type = 0x01;   // TSAC Telemetrie
 80025dc:	2301      	movs	r3, #1
 80025de:	75fb      	strb	r3, [r7, #23]
 80025e0:	e008      	b.n	80025f4 <USB_control+0x4c>
    }
    else if (strcmp(broadcaster, "debug") == 0) {
 80025e2:	490b      	ldr	r1, [pc, #44]	@ (8002610 <USB_control+0x68>)
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f7fd fdef 	bl	80001c8 <strcmp>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <USB_control+0x4c>
        type = 0x02;   // Debug
 80025f0:	2302      	movs	r3, #2
 80025f2:	75fb      	strb	r3, [r7, #23]
    }

    USB_transmit(type, usb_data, data_size);
 80025f4:	7dfb      	ldrb	r3, [r7, #23]
 80025f6:	79fa      	ldrb	r2, [r7, #7]
 80025f8:	68b9      	ldr	r1, [r7, #8]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f000 f80a 	bl	8002614 <USB_transmit>
}
 8002600:	bf00      	nop
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	0800b504 	.word	0x0800b504
 800260c:	0800b50c 	.word	0x0800b50c
 8002610:	0800b514 	.word	0x0800b514

08002614 <USB_transmit>:

void USB_transmit(uint8_t type, uint8_t *ids_values, uint8_t value_count)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b096      	sub	sp, #88	@ 0x58
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	6039      	str	r1, [r7, #0]
 800261e:	71fb      	strb	r3, [r7, #7]
 8002620:	4613      	mov	r3, r2
 8002622:	71bb      	strb	r3, [r7, #6]
    uint8_t payload_len = value_count * 2;   // ID + VAL je Wert = 2 Bytes
 8002624:	79bb      	ldrb	r3, [r7, #6]
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (payload_len > 60) {
 800262c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002630:	2b3c      	cmp	r3, #60	@ 0x3c
 8002632:	d85c      	bhi.n	80026ee <USB_transmit+0xda>
        //BMS_state = 3;
        return;
    }

    uint8_t packet[64];
    uint8_t index = 0;
 8002634:	2300      	movs	r3, #0
 8002636:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    packet[index++] = 0xAA;          // Start
 800263a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800263e:	1c5a      	adds	r2, r3, #1
 8002640:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 8002644:	3358      	adds	r3, #88	@ 0x58
 8002646:	443b      	add	r3, r7
 8002648:	22aa      	movs	r2, #170	@ 0xaa
 800264a:	f803 2c4c 	strb.w	r2, [r3, #-76]
    packet[index++] = type;          // Type
 800264e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 8002658:	3358      	adds	r3, #88	@ 0x58
 800265a:	443b      	add	r3, r7
 800265c:	79fa      	ldrb	r2, [r7, #7]
 800265e:	f803 2c4c 	strb.w	r2, [r3, #-76]
    packet[index++] = payload_len;   // Payload length
 8002662:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002666:	1c5a      	adds	r2, r3, #1
 8002668:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 800266c:	3358      	adds	r3, #88	@ 0x58
 800266e:	443b      	add	r3, r7
 8002670:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8002674:	f803 2c4c 	strb.w	r2, [r3, #-76]

    // IDs und Werte bertragen
    for (int i = 0; i < value_count; i++) {
 8002678:	2300      	movs	r3, #0
 800267a:	653b      	str	r3, [r7, #80]	@ 0x50
 800267c:	e020      	b.n	80026c0 <USB_transmit+0xac>
        packet[index++] = ids_values[i*2];     // ID
 800267e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	461a      	mov	r2, r3
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	441a      	add	r2, r3
 8002688:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800268c:	1c59      	adds	r1, r3, #1
 800268e:	f887 1057 	strb.w	r1, [r7, #87]	@ 0x57
 8002692:	7812      	ldrb	r2, [r2, #0]
 8002694:	3358      	adds	r3, #88	@ 0x58
 8002696:	443b      	add	r3, r7
 8002698:	f803 2c4c 	strb.w	r2, [r3, #-76]
        packet[index++] = ids_values[i*2 + 1]; // Value
 800269c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	3301      	adds	r3, #1
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	441a      	add	r2, r3
 80026a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026aa:	1c59      	adds	r1, r3, #1
 80026ac:	f887 1057 	strb.w	r1, [r7, #87]	@ 0x57
 80026b0:	7812      	ldrb	r2, [r2, #0]
 80026b2:	3358      	adds	r3, #88	@ 0x58
 80026b4:	443b      	add	r3, r7
 80026b6:	f803 2c4c 	strb.w	r2, [r3, #-76]
    for (int i = 0; i < value_count; i++) {
 80026ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026bc:	3301      	adds	r3, #1
 80026be:	653b      	str	r3, [r7, #80]	@ 0x50
 80026c0:	79bb      	ldrb	r3, [r7, #6]
 80026c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80026c4:	429a      	cmp	r2, r3
 80026c6:	dbda      	blt.n	800267e <USB_transmit+0x6a>
    }

    packet[index++] = 0x55;          // End
 80026c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026cc:	1c5a      	adds	r2, r3, #1
 80026ce:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 80026d2:	3358      	adds	r3, #88	@ 0x58
 80026d4:	443b      	add	r3, r7
 80026d6:	2255      	movs	r2, #85	@ 0x55
 80026d8:	f803 2c4c 	strb.w	r2, [r3, #-76]

    CDC_Transmit_FS(packet, index);	 //bermittelte Daten mssen ein pointer sein
 80026dc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80026e0:	f107 030c 	add.w	r3, r7, #12
 80026e4:	4611      	mov	r1, r2
 80026e6:	4618      	mov	r0, r3
 80026e8:	f008 f97c 	bl	800a9e4 <CDC_Transmit_FS>
 80026ec:	e000      	b.n	80026f0 <USB_transmit+0xdc>
        return;
 80026ee:	bf00      	nop
}
 80026f0:	3758      	adds	r7, #88	@ 0x58
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80026f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002730 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 80026fc:	f7ff fe0e 	bl	800231c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002700:	480c      	ldr	r0, [pc, #48]	@ (8002734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002702:	490d      	ldr	r1, [pc, #52]	@ (8002738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002704:	4a0d      	ldr	r2, [pc, #52]	@ (800273c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002708:	e002      	b.n	8002710 <LoopCopyDataInit>

0800270a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800270a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800270c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800270e:	3304      	adds	r3, #4

08002710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002714:	d3f9      	bcc.n	800270a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002716:	4a0a      	ldr	r2, [pc, #40]	@ (8002740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002718:	4c0a      	ldr	r4, [pc, #40]	@ (8002744 <LoopFillZerobss+0x22>)
  movs r3, #0
 800271a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800271c:	e001      	b.n	8002722 <LoopFillZerobss>

0800271e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800271e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002720:	3204      	adds	r2, #4

08002722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002724:	d3fb      	bcc.n	800271e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002726:	f008 fe69 	bl	800b3fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800272a:	f7ff fbfd 	bl	8001f28 <main>
  bx  lr    
 800272e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002730:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002738:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800273c:	0800b984 	.word	0x0800b984
  ldr r2, =_sbss
 8002740:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002744:	20001754 	.word	0x20001754

08002748 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002748:	e7fe      	b.n	8002748 <ADC_IRQHandler>
	...

0800274c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002750:	4b0e      	ldr	r3, [pc, #56]	@ (800278c <HAL_Init+0x40>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a0d      	ldr	r2, [pc, #52]	@ (800278c <HAL_Init+0x40>)
 8002756:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800275a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800275c:	4b0b      	ldr	r3, [pc, #44]	@ (800278c <HAL_Init+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0a      	ldr	r2, [pc, #40]	@ (800278c <HAL_Init+0x40>)
 8002762:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002766:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a07      	ldr	r2, [pc, #28]	@ (800278c <HAL_Init+0x40>)
 800276e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002774:	2003      	movs	r0, #3
 8002776:	f001 fa3d 	bl	8003bf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800277a:	200f      	movs	r0, #15
 800277c:	f000 f808 	bl	8002790 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002780:	f7ff fcfe 	bl	8002180 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40023c00 	.word	0x40023c00

08002790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002798:	4b12      	ldr	r3, [pc, #72]	@ (80027e4 <HAL_InitTick+0x54>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b12      	ldr	r3, [pc, #72]	@ (80027e8 <HAL_InitTick+0x58>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	4619      	mov	r1, r3
 80027a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	4618      	mov	r0, r3
 80027b0:	f001 fa55 	bl	8003c5e <HAL_SYSTICK_Config>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00e      	b.n	80027dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b0f      	cmp	r3, #15
 80027c2:	d80a      	bhi.n	80027da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c4:	2200      	movs	r2, #0
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f001 fa1d 	bl	8003c0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d0:	4a06      	ldr	r2, [pc, #24]	@ (80027ec <HAL_InitTick+0x5c>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	2000001c 	.word	0x2000001c
 80027e8:	20000024 	.word	0x20000024
 80027ec:	20000020 	.word	0x20000020

080027f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f4:	4b05      	ldr	r3, [pc, #20]	@ (800280c <HAL_IncTick+0x1c>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	461a      	mov	r2, r3
 80027fa:	4b05      	ldr	r3, [pc, #20]	@ (8002810 <HAL_IncTick+0x20>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4413      	add	r3, r2
 8002800:	4a03      	ldr	r2, [pc, #12]	@ (8002810 <HAL_IncTick+0x20>)
 8002802:	6013      	str	r3, [r2, #0]
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	20000024 	.word	0x20000024
 8002810:	20000464 	.word	0x20000464

08002814 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return uwTick;
 8002818:	4b02      	ldr	r3, [pc, #8]	@ (8002824 <HAL_GetTick+0x10>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	20000464 	.word	0x20000464

08002828 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002830:	f7ff fff0 	bl	8002814 <HAL_GetTick>
 8002834:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002840:	d005      	beq.n	800284e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002842:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <HAL_Delay+0x44>)
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4413      	add	r3, r2
 800284c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800284e:	bf00      	nop
 8002850:	f7ff ffe0 	bl	8002814 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	429a      	cmp	r2, r3
 800285e:	d8f7      	bhi.n	8002850 <HAL_Delay+0x28>
  {
  }
}
 8002860:	bf00      	nop
 8002862:	bf00      	nop
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	20000024 	.word	0x20000024

08002870 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002878:	2300      	movs	r3, #0
 800287a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e033      	b.n	80028ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288a:	2b00      	cmp	r3, #0
 800288c:	d109      	bne.n	80028a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f7fe fd54 	bl	800133c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d118      	bne.n	80028e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80028b6:	f023 0302 	bic.w	r3, r3, #2
 80028ba:	f043 0202 	orr.w	r2, r3, #2
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f938 	bl	8002b38 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	f023 0303 	bic.w	r3, r3, #3
 80028d6:	f043 0201 	orr.w	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80028de:	e001      	b.n	80028e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
	...

080028f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800290c:	2b01      	cmp	r3, #1
 800290e:	d101      	bne.n	8002914 <HAL_ADC_ConfigChannel+0x1c>
 8002910:	2302      	movs	r3, #2
 8002912:	e103      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x224>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b09      	cmp	r3, #9
 8002922:	d925      	bls.n	8002970 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68d9      	ldr	r1, [r3, #12]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	b29b      	uxth	r3, r3
 8002930:	461a      	mov	r2, r3
 8002932:	4613      	mov	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	4413      	add	r3, r2
 8002938:	3b1e      	subs	r3, #30
 800293a:	2207      	movs	r2, #7
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43da      	mvns	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	400a      	ands	r2, r1
 8002948:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68d9      	ldr	r1, [r3, #12]
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	b29b      	uxth	r3, r3
 800295a:	4618      	mov	r0, r3
 800295c:	4603      	mov	r3, r0
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	4403      	add	r3, r0
 8002962:	3b1e      	subs	r3, #30
 8002964:	409a      	lsls	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	e022      	b.n	80029b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6919      	ldr	r1, [r3, #16]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	b29b      	uxth	r3, r3
 800297c:	461a      	mov	r2, r3
 800297e:	4613      	mov	r3, r2
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	4413      	add	r3, r2
 8002984:	2207      	movs	r2, #7
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43da      	mvns	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	400a      	ands	r2, r1
 8002992:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6919      	ldr	r1, [r3, #16]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	4618      	mov	r0, r3
 80029a6:	4603      	mov	r3, r0
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4403      	add	r3, r0
 80029ac:	409a      	lsls	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b06      	cmp	r3, #6
 80029bc:	d824      	bhi.n	8002a08 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	3b05      	subs	r3, #5
 80029d0:	221f      	movs	r2, #31
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43da      	mvns	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	400a      	ands	r2, r1
 80029de:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	4618      	mov	r0, r3
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	4613      	mov	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	3b05      	subs	r3, #5
 80029fa:	fa00 f203 	lsl.w	r2, r0, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a06:	e04c      	b.n	8002aa2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2b0c      	cmp	r3, #12
 8002a0e:	d824      	bhi.n	8002a5a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	3b23      	subs	r3, #35	@ 0x23
 8002a22:	221f      	movs	r2, #31
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	43da      	mvns	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	400a      	ands	r2, r1
 8002a30:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	4618      	mov	r0, r3
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	3b23      	subs	r3, #35	@ 0x23
 8002a4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a58:	e023      	b.n	8002aa2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	4613      	mov	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	3b41      	subs	r3, #65	@ 0x41
 8002a6c:	221f      	movs	r2, #31
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43da      	mvns	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	400a      	ands	r2, r1
 8002a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	4618      	mov	r0, r3
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4413      	add	r3, r2
 8002a94:	3b41      	subs	r3, #65	@ 0x41
 8002a96:	fa00 f203 	lsl.w	r2, r0, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a20      	ldr	r2, [pc, #128]	@ (8002b28 <HAL_ADC_ConfigChannel+0x230>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d109      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x1c8>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b12      	cmp	r3, #18
 8002ab2:	d105      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b2c <HAL_ADC_ConfigChannel+0x234>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	4a1c      	ldr	r2, [pc, #112]	@ (8002b2c <HAL_ADC_ConfigChannel+0x234>)
 8002aba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002abe:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a18      	ldr	r2, [pc, #96]	@ (8002b28 <HAL_ADC_ConfigChannel+0x230>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d123      	bne.n	8002b12 <HAL_ADC_ConfigChannel+0x21a>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2b10      	cmp	r3, #16
 8002ad0:	d003      	beq.n	8002ada <HAL_ADC_ConfigChannel+0x1e2>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b11      	cmp	r3, #17
 8002ad8:	d11b      	bne.n	8002b12 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002ada:	4b14      	ldr	r3, [pc, #80]	@ (8002b2c <HAL_ADC_ConfigChannel+0x234>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	4a13      	ldr	r2, [pc, #76]	@ (8002b2c <HAL_ADC_ConfigChannel+0x234>)
 8002ae0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ae4:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2b10      	cmp	r3, #16
 8002aec:	d111      	bne.n	8002b12 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aee:	4b10      	ldr	r3, [pc, #64]	@ (8002b30 <HAL_ADC_ConfigChannel+0x238>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a10      	ldr	r2, [pc, #64]	@ (8002b34 <HAL_ADC_ConfigChannel+0x23c>)
 8002af4:	fba2 2303 	umull	r2, r3, r2, r3
 8002af8:	0c9a      	lsrs	r2, r3, #18
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002b04:	e002      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f9      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3714      	adds	r7, #20
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	40012000 	.word	0x40012000
 8002b2c:	40012300 	.word	0x40012300
 8002b30:	2000001c 	.word	0x2000001c
 8002b34:	431bde83 	.word	0x431bde83

08002b38 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b085      	sub	sp, #20
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002b40:	4b7e      	ldr	r3, [pc, #504]	@ (8002d3c <ADC_Init+0x204>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	4a7d      	ldr	r2, [pc, #500]	@ (8002d3c <ADC_Init+0x204>)
 8002b46:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002b4a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002b4c:	4b7b      	ldr	r3, [pc, #492]	@ (8002d3c <ADC_Init+0x204>)
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	4979      	ldr	r1, [pc, #484]	@ (8002d3c <ADC_Init+0x204>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6859      	ldr	r1, [r3, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	021a      	lsls	r2, r3, #8
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002b8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	6859      	ldr	r1, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6899      	ldr	r1, [r3, #8]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc6:	4a5e      	ldr	r2, [pc, #376]	@ (8002d40 <ADC_Init+0x208>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d022      	beq.n	8002c12 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6899      	ldr	r1, [r3, #8]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002bfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6899      	ldr	r1, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	e00f      	b.n	8002c32 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002c30:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0202 	bic.w	r2, r2, #2
 8002c40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6899      	ldr	r1, [r3, #8]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	7e1b      	ldrb	r3, [r3, #24]
 8002c4c:	005a      	lsls	r2, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d027      	beq.n	8002cb0 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c6e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002c7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c84:	3b01      	subs	r3, #1
 8002c86:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002c8a:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	fa92 f2a2 	rbit	r2, r2
 8002c92:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c94:	68fa      	ldr	r2, [r7, #12]
 8002c96:	fab2 f282 	clz	r2, r2
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	fa03 f102 	lsl.w	r1, r3, r2
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	e007      	b.n	8002cc0 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cbe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	051a      	lsls	r2, r3, #20
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002cf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	6899      	ldr	r1, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d02:	025a      	lsls	r2, r3, #9
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6899      	ldr	r1, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	029a      	lsls	r2, r3, #10
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	609a      	str	r2, [r3, #8]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	40012300 	.word	0x40012300
 8002d40:	0f000001 	.word	0x0f000001

08002d44 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e0ed      	b.n	8002f32 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d102      	bne.n	8002d68 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7fe ff7c 	bl	8001c60 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 0201 	orr.w	r2, r2, #1
 8002d76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d78:	f7ff fd4c 	bl	8002814 <HAL_GetTick>
 8002d7c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d7e:	e012      	b.n	8002da6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d80:	f7ff fd48 	bl	8002814 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b0a      	cmp	r3, #10
 8002d8c:	d90b      	bls.n	8002da6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2205      	movs	r2, #5
 8002d9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e0c5      	b.n	8002f32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f003 0301 	and.w	r3, r3, #1
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0e5      	beq.n	8002d80 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0202 	bic.w	r2, r2, #2
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dc4:	f7ff fd26 	bl	8002814 <HAL_GetTick>
 8002dc8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002dca:	e012      	b.n	8002df2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002dcc:	f7ff fd22 	bl	8002814 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b0a      	cmp	r3, #10
 8002dd8:	d90b      	bls.n	8002df2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dde:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2205      	movs	r2, #5
 8002dea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e09f      	b.n	8002f32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1e5      	bne.n	8002dcc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	7e1b      	ldrb	r3, [r3, #24]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d108      	bne.n	8002e1a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	e007      	b.n	8002e2a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	7e5b      	ldrb	r3, [r3, #25]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d108      	bne.n	8002e44 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	e007      	b.n	8002e54 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e52:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	7e9b      	ldrb	r3, [r3, #26]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d108      	bne.n	8002e6e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0220 	orr.w	r2, r2, #32
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	e007      	b.n	8002e7e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0220 	bic.w	r2, r2, #32
 8002e7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7edb      	ldrb	r3, [r3, #27]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d108      	bne.n	8002e98 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0210 	bic.w	r2, r2, #16
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e007      	b.n	8002ea8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0210 	orr.w	r2, r2, #16
 8002ea6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	7f1b      	ldrb	r3, [r3, #28]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d108      	bne.n	8002ec2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0208 	orr.w	r2, r2, #8
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	e007      	b.n	8002ed2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0208 	bic.w	r2, r2, #8
 8002ed0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	7f5b      	ldrb	r3, [r3, #29]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d108      	bne.n	8002eec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f042 0204 	orr.w	r2, r2, #4
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	e007      	b.n	8002efc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0204 	bic.w	r2, r2, #4
 8002efa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	431a      	orrs	r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	ea42 0103 	orr.w	r1, r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	1e5a      	subs	r2, r3, #1
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b087      	sub	sp, #28
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f52:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002f54:	7cfb      	ldrb	r3, [r7, #19]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d003      	beq.n	8002f62 <HAL_CAN_ConfigFilter+0x26>
 8002f5a:	7cfb      	ldrb	r3, [r7, #19]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	f040 80be 	bne.w	80030de <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002f62:	4b65      	ldr	r3, [pc, #404]	@ (80030f8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002f64:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002f6c:	f043 0201 	orr.w	r2, r3, #1
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002f7c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	021b      	lsls	r3, r3, #8
 8002f92:	431a      	orrs	r2, r3
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	f003 031f 	and.w	r3, r3, #31
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	43db      	mvns	r3, r3
 8002fb4:	401a      	ands	r2, r3
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d123      	bne.n	800300c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	401a      	ands	r2, r3
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002fe6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	3248      	adds	r2, #72	@ 0x48
 8002fec:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003000:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003002:	6979      	ldr	r1, [r7, #20]
 8003004:	3348      	adds	r3, #72	@ 0x48
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	440b      	add	r3, r1
 800300a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	69db      	ldr	r3, [r3, #28]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d122      	bne.n	800305a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	431a      	orrs	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003034:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	3248      	adds	r2, #72	@ 0x48
 800303a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800304e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003050:	6979      	ldr	r1, [r7, #20]
 8003052:	3348      	adds	r3, #72	@ 0x48
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	440b      	add	r3, r1
 8003058:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	43db      	mvns	r3, r3
 800306c:	401a      	ands	r2, r3
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003074:	e007      	b.n	8003086 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	431a      	orrs	r2, r3
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d109      	bne.n	80030a2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	43db      	mvns	r3, r3
 8003098:	401a      	ands	r2, r3
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80030a0:	e007      	b.n	80030b2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	431a      	orrs	r2, r3
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d107      	bne.n	80030ca <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	431a      	orrs	r2, r3
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80030d0:	f023 0201 	bic.w	r2, r3, #1
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	e006      	b.n	80030ec <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
  }
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	371c      	adds	r7, #28
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	40006400 	.word	0x40006400

080030fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3020 	ldrb.w	r3, [r3, #32]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b01      	cmp	r3, #1
 800310e:	d12e      	bne.n	800316e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0201 	bic.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003128:	f7ff fb74 	bl	8002814 <HAL_GetTick>
 800312c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800312e:	e012      	b.n	8003156 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003130:	f7ff fb70 	bl	8002814 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b0a      	cmp	r3, #10
 800313c:	d90b      	bls.n	8003156 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003142:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2205      	movs	r2, #5
 800314e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e012      	b.n	800317c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1e5      	bne.n	8003130 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800316a:	2300      	movs	r3, #0
 800316c:	e006      	b.n	800317c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003172:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
  }
}
 800317c:	4618      	mov	r0, r3
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003184:	b480      	push	{r7}
 8003186:	b089      	sub	sp, #36	@ 0x24
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
 8003190:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003198:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80031a2:	7ffb      	ldrb	r3, [r7, #31]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d003      	beq.n	80031b0 <HAL_CAN_AddTxMessage+0x2c>
 80031a8:	7ffb      	ldrb	r3, [r7, #31]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	f040 80ad 	bne.w	800330a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10a      	bne.n	80031d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d105      	bne.n	80031d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f000 8095 	beq.w	80032fa <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	0e1b      	lsrs	r3, r3, #24
 80031d4:	f003 0303 	and.w	r3, r3, #3
 80031d8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80031da:	2201      	movs	r2, #1
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	409a      	lsls	r2, r3
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d10d      	bne.n	8003208 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80031f6:	68f9      	ldr	r1, [r7, #12]
 80031f8:	6809      	ldr	r1, [r1, #0]
 80031fa:	431a      	orrs	r2, r3
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	3318      	adds	r3, #24
 8003200:	011b      	lsls	r3, r3, #4
 8003202:	440b      	add	r3, r1
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	e00f      	b.n	8003228 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003212:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003218:	68f9      	ldr	r1, [r7, #12]
 800321a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800321c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	3318      	adds	r3, #24
 8003222:	011b      	lsls	r3, r3, #4
 8003224:	440b      	add	r3, r1
 8003226:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6819      	ldr	r1, [r3, #0]
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	691a      	ldr	r2, [r3, #16]
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	3318      	adds	r3, #24
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	440b      	add	r3, r1
 8003238:	3304      	adds	r3, #4
 800323a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	7d1b      	ldrb	r3, [r3, #20]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d111      	bne.n	8003268 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	3318      	adds	r3, #24
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	4413      	add	r3, r2
 8003250:	3304      	adds	r3, #4
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	6811      	ldr	r1, [r2, #0]
 8003258:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	3318      	adds	r3, #24
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	440b      	add	r3, r1
 8003264:	3304      	adds	r3, #4
 8003266:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	3307      	adds	r3, #7
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	061a      	lsls	r2, r3, #24
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3306      	adds	r3, #6
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	041b      	lsls	r3, r3, #16
 8003278:	431a      	orrs	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	3305      	adds	r3, #5
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	021b      	lsls	r3, r3, #8
 8003282:	4313      	orrs	r3, r2
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	3204      	adds	r2, #4
 8003288:	7812      	ldrb	r2, [r2, #0]
 800328a:	4610      	mov	r0, r2
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	6811      	ldr	r1, [r2, #0]
 8003290:	ea43 0200 	orr.w	r2, r3, r0
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	440b      	add	r3, r1
 800329a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800329e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3303      	adds	r3, #3
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	061a      	lsls	r2, r3, #24
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3302      	adds	r3, #2
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	041b      	lsls	r3, r3, #16
 80032b0:	431a      	orrs	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	3301      	adds	r3, #1
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	4313      	orrs	r3, r2
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	7812      	ldrb	r2, [r2, #0]
 80032c0:	4610      	mov	r0, r2
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	6811      	ldr	r1, [r2, #0]
 80032c6:	ea43 0200 	orr.w	r2, r3, r0
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	440b      	add	r3, r1
 80032d0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80032d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	3318      	adds	r3, #24
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	4413      	add	r3, r2
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	6811      	ldr	r1, [r2, #0]
 80032e8:	f043 0201 	orr.w	r2, r3, #1
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	3318      	adds	r3, #24
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	440b      	add	r3, r1
 80032f4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80032f6:	2300      	movs	r3, #0
 80032f8:	e00e      	b.n	8003318 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e006      	b.n	8003318 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3724      	adds	r7, #36	@ 0x24
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr

08003322 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8003322:	b480      	push	{r7}
 8003324:	b085      	sub	sp, #20
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003334:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003336:	7afb      	ldrb	r3, [r7, #11]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d002      	beq.n	8003342 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800333c:	7afb      	ldrb	r3, [r7, #11]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d11d      	bne.n	800337e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d002      	beq.n	8003356 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	3301      	adds	r3, #1
 8003354:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d002      	beq.n	800336a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	3301      	adds	r3, #1
 8003368:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d002      	beq.n	800337e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	3301      	adds	r3, #1
 800337c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800337e:	68fb      	ldr	r3, [r7, #12]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr

0800338a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800338a:	b480      	push	{r7}
 800338c:	b087      	sub	sp, #28
 800338e:	af00      	add	r7, sp, #0
 8003390:	60f8      	str	r0, [r7, #12]
 8003392:	60b9      	str	r1, [r7, #8]
 8003394:	607a      	str	r2, [r7, #4]
 8003396:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800339e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80033a0:	7dfb      	ldrb	r3, [r7, #23]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d003      	beq.n	80033ae <HAL_CAN_GetRxMessage+0x24>
 80033a6:	7dfb      	ldrb	r3, [r7, #23]
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	f040 8103 	bne.w	80035b4 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10e      	bne.n	80033d2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d116      	bne.n	80033f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e0f7      	b.n	80035c2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	f003 0303 	and.w	r3, r3, #3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d107      	bne.n	80033f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e0e8      	b.n	80035c2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	331b      	adds	r3, #27
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	4413      	add	r3, r2
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0204 	and.w	r2, r3, #4
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10c      	bne.n	8003428 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	331b      	adds	r3, #27
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	4413      	add	r3, r2
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	0d5b      	lsrs	r3, r3, #21
 800341e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	e00b      	b.n	8003440 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	331b      	adds	r3, #27
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	4413      	add	r3, r2
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	08db      	lsrs	r3, r3, #3
 8003438:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	331b      	adds	r3, #27
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	4413      	add	r3, r2
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0202 	and.w	r2, r3, #2
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	331b      	adds	r3, #27
 800345e:	011b      	lsls	r3, r3, #4
 8003460:	4413      	add	r3, r2
 8003462:	3304      	adds	r3, #4
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0308 	and.w	r3, r3, #8
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2208      	movs	r2, #8
 8003472:	611a      	str	r2, [r3, #16]
 8003474:	e00b      	b.n	800348e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	331b      	adds	r3, #27
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	4413      	add	r3, r2
 8003482:	3304      	adds	r3, #4
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 020f 	and.w	r2, r3, #15
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	331b      	adds	r3, #27
 8003496:	011b      	lsls	r3, r3, #4
 8003498:	4413      	add	r3, r2
 800349a:	3304      	adds	r3, #4
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	0a1b      	lsrs	r3, r3, #8
 80034a0:	b2da      	uxtb	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	331b      	adds	r3, #27
 80034ae:	011b      	lsls	r3, r3, #4
 80034b0:	4413      	add	r3, r2
 80034b2:	3304      	adds	r3, #4
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	0c1b      	lsrs	r3, r3, #16
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	4413      	add	r3, r2
 80034c8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	b2da      	uxtb	r2, r3
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	011b      	lsls	r3, r3, #4
 80034dc:	4413      	add	r3, r2
 80034de:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	0a1a      	lsrs	r2, r3, #8
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	3301      	adds	r3, #1
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	011b      	lsls	r3, r3, #4
 80034f6:	4413      	add	r3, r2
 80034f8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	0c1a      	lsrs	r2, r3, #16
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	3302      	adds	r3, #2
 8003504:	b2d2      	uxtb	r2, r2
 8003506:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	4413      	add	r3, r2
 8003512:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	0e1a      	lsrs	r2, r3, #24
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	3303      	adds	r3, #3
 800351e:	b2d2      	uxtb	r2, r2
 8003520:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	4413      	add	r3, r2
 800352c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	3304      	adds	r3, #4
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	4413      	add	r3, r2
 8003544:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	0a1a      	lsrs	r2, r3, #8
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	3305      	adds	r3, #5
 8003550:	b2d2      	uxtb	r2, r2
 8003552:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	4413      	add	r3, r2
 800355e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	0c1a      	lsrs	r2, r3, #16
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	3306      	adds	r3, #6
 800356a:	b2d2      	uxtb	r2, r2
 800356c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	4413      	add	r3, r2
 8003578:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	0e1a      	lsrs	r2, r3, #24
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	3307      	adds	r3, #7
 8003584:	b2d2      	uxtb	r2, r2
 8003586:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d108      	bne.n	80035a0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f042 0220 	orr.w	r2, r2, #32
 800359c:	60da      	str	r2, [r3, #12]
 800359e:	e007      	b.n	80035b0 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	691a      	ldr	r2, [r3, #16]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0220 	orr.w	r2, r2, #32
 80035ae:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	e006      	b.n	80035c2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
  }
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	371c      	adds	r7, #28
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr

080035cc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035dc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80035de:	7bfb      	ldrb	r3, [r7, #15]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d002      	beq.n	80035ea <HAL_CAN_ActivateNotification+0x1e>
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d109      	bne.n	80035fe <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6959      	ldr	r1, [r3, #20]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80035fa:	2300      	movs	r3, #0
 80035fc:	e006      	b.n	800360c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
  }
}
 800360c:	4618      	mov	r0, r3
 800360e:	3714      	adds	r7, #20
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr

08003616 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b08a      	sub	sp, #40	@ 0x28
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800361e:	2300      	movs	r3, #0
 8003620:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	699b      	ldr	r3, [r3, #24]
 8003650:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003652:	6a3b      	ldr	r3, [r7, #32]
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	2b00      	cmp	r3, #0
 800365a:	d07c      	beq.n	8003756 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d023      	beq.n	80036ae <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2201      	movs	r2, #1
 800366c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	f003 0302 	and.w	r3, r3, #2
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 f983 	bl	8003984 <HAL_CAN_TxMailbox0CompleteCallback>
 800367e:	e016      	b.n	80036ae <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b00      	cmp	r3, #0
 8003688:	d004      	beq.n	8003694 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003690:	627b      	str	r3, [r7, #36]	@ 0x24
 8003692:	e00c      	b.n	80036ae <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	f003 0308 	and.w	r3, r3, #8
 800369a:	2b00      	cmp	r3, #0
 800369c:	d004      	beq.n	80036a8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800369e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80036a6:	e002      	b.n	80036ae <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 f986 	bl	80039ba <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d024      	beq.n	8003702 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036c0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f962 	bl	8003996 <HAL_CAN_TxMailbox1CompleteCallback>
 80036d2:	e016      	b.n	8003702 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d004      	beq.n	80036e8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80036de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80036e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80036e6:	e00c      	b.n	8003702 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d004      	beq.n	80036fc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80036f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80036fa:	e002      	b.n	8003702 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f965 	bl	80039cc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d024      	beq.n	8003756 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003714:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f941 	bl	80039a8 <HAL_CAN_TxMailbox2CompleteCallback>
 8003726:	e016      	b.n	8003756 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d004      	beq.n	800373c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003738:	627b      	str	r3, [r7, #36]	@ 0x24
 800373a:	e00c      	b.n	8003756 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d004      	beq.n	8003750 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
 800374e:	e002      	b.n	8003756 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 f944 	bl	80039de <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003756:	6a3b      	ldr	r3, [r7, #32]
 8003758:	f003 0308 	and.w	r3, r3, #8
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00c      	beq.n	800377a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	f003 0310 	and.w	r3, r3, #16
 8003766:	2b00      	cmp	r3, #0
 8003768:	d007      	beq.n	800377a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003770:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2210      	movs	r2, #16
 8003778:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800377a:	6a3b      	ldr	r3, [r7, #32]
 800377c:	f003 0304 	and.w	r3, r3, #4
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00b      	beq.n	800379c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d006      	beq.n	800379c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2208      	movs	r2, #8
 8003794:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f92a 	bl	80039f0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d009      	beq.n	80037ba <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	f003 0303 	and.w	r3, r3, #3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7fd fe35 	bl	8001424 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00c      	beq.n	80037de <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d007      	beq.n	80037de <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80037ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2210      	movs	r2, #16
 80037dc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80037de:	6a3b      	ldr	r3, [r7, #32]
 80037e0:	f003 0320 	and.w	r3, r3, #32
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00b      	beq.n	8003800 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d006      	beq.n	8003800 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2208      	movs	r2, #8
 80037f8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f90a 	bl	8003a14 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003800:	6a3b      	ldr	r3, [r7, #32]
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	2b00      	cmp	r3, #0
 8003808:	d009      	beq.n	800381e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d002      	beq.n	800381e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f8f2 	bl	8003a02 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800381e:	6a3b      	ldr	r3, [r7, #32]
 8003820:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00b      	beq.n	8003840 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	f003 0310 	and.w	r3, r3, #16
 800382e:	2b00      	cmp	r3, #0
 8003830:	d006      	beq.n	8003840 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2210      	movs	r2, #16
 8003838:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 f8f3 	bl	8003a26 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003840:	6a3b      	ldr	r3, [r7, #32]
 8003842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00b      	beq.n	8003862 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d006      	beq.n	8003862 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2208      	movs	r2, #8
 800385a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f000 f8eb 	bl	8003a38 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003862:	6a3b      	ldr	r3, [r7, #32]
 8003864:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d07b      	beq.n	8003964 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f003 0304 	and.w	r3, r3, #4
 8003872:	2b00      	cmp	r3, #0
 8003874:	d072      	beq.n	800395c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800387c:	2b00      	cmp	r3, #0
 800387e:	d008      	beq.n	8003892 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800388a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388c:	f043 0301 	orr.w	r3, r3, #1
 8003890:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003892:	6a3b      	ldr	r3, [r7, #32]
 8003894:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003898:	2b00      	cmp	r3, #0
 800389a:	d008      	beq.n	80038ae <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80038a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a8:	f043 0302 	orr.w	r3, r3, #2
 80038ac:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d008      	beq.n	80038ca <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80038c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c4:	f043 0304 	orr.w	r3, r3, #4
 80038c8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d043      	beq.n	800395c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d03e      	beq.n	800395c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038e4:	2b60      	cmp	r3, #96	@ 0x60
 80038e6:	d02b      	beq.n	8003940 <HAL_CAN_IRQHandler+0x32a>
 80038e8:	2b60      	cmp	r3, #96	@ 0x60
 80038ea:	d82e      	bhi.n	800394a <HAL_CAN_IRQHandler+0x334>
 80038ec:	2b50      	cmp	r3, #80	@ 0x50
 80038ee:	d022      	beq.n	8003936 <HAL_CAN_IRQHandler+0x320>
 80038f0:	2b50      	cmp	r3, #80	@ 0x50
 80038f2:	d82a      	bhi.n	800394a <HAL_CAN_IRQHandler+0x334>
 80038f4:	2b40      	cmp	r3, #64	@ 0x40
 80038f6:	d019      	beq.n	800392c <HAL_CAN_IRQHandler+0x316>
 80038f8:	2b40      	cmp	r3, #64	@ 0x40
 80038fa:	d826      	bhi.n	800394a <HAL_CAN_IRQHandler+0x334>
 80038fc:	2b30      	cmp	r3, #48	@ 0x30
 80038fe:	d010      	beq.n	8003922 <HAL_CAN_IRQHandler+0x30c>
 8003900:	2b30      	cmp	r3, #48	@ 0x30
 8003902:	d822      	bhi.n	800394a <HAL_CAN_IRQHandler+0x334>
 8003904:	2b10      	cmp	r3, #16
 8003906:	d002      	beq.n	800390e <HAL_CAN_IRQHandler+0x2f8>
 8003908:	2b20      	cmp	r3, #32
 800390a:	d005      	beq.n	8003918 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800390c:	e01d      	b.n	800394a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	f043 0308 	orr.w	r3, r3, #8
 8003914:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003916:	e019      	b.n	800394c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391a:	f043 0310 	orr.w	r3, r3, #16
 800391e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003920:	e014      	b.n	800394c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003924:	f043 0320 	orr.w	r3, r3, #32
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800392a:	e00f      	b.n	800394c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003932:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003934:	e00a      	b.n	800394c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800393c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800393e:	e005      	b.n	800394c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003946:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003948:	e000      	b.n	800394c <HAL_CAN_IRQHandler+0x336>
            break;
 800394a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699a      	ldr	r2, [r3, #24]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800395a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2204      	movs	r2, #4
 8003962:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003966:	2b00      	cmp	r3, #0
 8003968:	d008      	beq.n	800397c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	431a      	orrs	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 f867 	bl	8003a4a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800397c:	bf00      	nop
 800397e:	3728      	adds	r7, #40	@ 0x28
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr

08003996 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bc80      	pop	{r7}
 80039a6:	4770      	bx	lr

080039a8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr

080039ba <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b083      	sub	sp, #12
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bc80      	pop	{r7}
 80039ca:	4770      	bx	lr

080039cc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr

080039de <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr

080039f0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr

08003a02 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b083      	sub	sp, #12
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr

08003a14 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bc80      	pop	{r7}
 8003a36:	4770      	bx	lr

08003a38 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr

08003a4a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a78:	4013      	ands	r3, r2
 8003a7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a8e:	4a04      	ldr	r2, [pc, #16]	@ (8003aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	60d3      	str	r3, [r2, #12]
}
 8003a94:	bf00      	nop
 8003a96:	3714      	adds	r7, #20
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bc80      	pop	{r7}
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	e000ed00 	.word	0xe000ed00

08003aa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003aa8:	4b04      	ldr	r3, [pc, #16]	@ (8003abc <__NVIC_GetPriorityGrouping+0x18>)
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	0a1b      	lsrs	r3, r3, #8
 8003aae:	f003 0307 	and.w	r3, r3, #7
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bc80      	pop	{r7}
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	e000ed00 	.word	0xe000ed00

08003ac0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	db0b      	blt.n	8003aea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	f003 021f 	and.w	r2, r3, #31
 8003ad8:	4906      	ldr	r1, [pc, #24]	@ (8003af4 <__NVIC_EnableIRQ+0x34>)
 8003ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ade:	095b      	lsrs	r3, r3, #5
 8003ae0:	2001      	movs	r0, #1
 8003ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr
 8003af4:	e000e100 	.word	0xe000e100

08003af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	6039      	str	r1, [r7, #0]
 8003b02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	db0a      	blt.n	8003b22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	490c      	ldr	r1, [pc, #48]	@ (8003b44 <__NVIC_SetPriority+0x4c>)
 8003b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b16:	0112      	lsls	r2, r2, #4
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b20:	e00a      	b.n	8003b38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	4908      	ldr	r1, [pc, #32]	@ (8003b48 <__NVIC_SetPriority+0x50>)
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	3b04      	subs	r3, #4
 8003b30:	0112      	lsls	r2, r2, #4
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	440b      	add	r3, r1
 8003b36:	761a      	strb	r2, [r3, #24]
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	e000e100 	.word	0xe000e100
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b089      	sub	sp, #36	@ 0x24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	f1c3 0307 	rsb	r3, r3, #7
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	bf28      	it	cs
 8003b6a:	2304      	movcs	r3, #4
 8003b6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	3304      	adds	r3, #4
 8003b72:	2b06      	cmp	r3, #6
 8003b74:	d902      	bls.n	8003b7c <NVIC_EncodePriority+0x30>
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	3b03      	subs	r3, #3
 8003b7a:	e000      	b.n	8003b7e <NVIC_EncodePriority+0x32>
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b80:	f04f 32ff 	mov.w	r2, #4294967295
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8a:	43da      	mvns	r2, r3
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	401a      	ands	r2, r3
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b94:	f04f 31ff 	mov.w	r1, #4294967295
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9e:	43d9      	mvns	r1, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ba4:	4313      	orrs	r3, r2
         );
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3724      	adds	r7, #36	@ 0x24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bc80      	pop	{r7}
 8003bae:	4770      	bx	lr

08003bb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bc0:	d301      	bcc.n	8003bc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e00f      	b.n	8003be6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf0 <SysTick_Config+0x40>)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bce:	210f      	movs	r1, #15
 8003bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bd4:	f7ff ff90 	bl	8003af8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bd8:	4b05      	ldr	r3, [pc, #20]	@ (8003bf0 <SysTick_Config+0x40>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bde:	4b04      	ldr	r3, [pc, #16]	@ (8003bf0 <SysTick_Config+0x40>)
 8003be0:	2207      	movs	r2, #7
 8003be2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	e000e010 	.word	0xe000e010

08003bf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f7ff ff2d 	bl	8003a5c <__NVIC_SetPriorityGrouping>
}
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b086      	sub	sp, #24
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	4603      	mov	r3, r0
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	607a      	str	r2, [r7, #4]
 8003c16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c1c:	f7ff ff42 	bl	8003aa4 <__NVIC_GetPriorityGrouping>
 8003c20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	68b9      	ldr	r1, [r7, #8]
 8003c26:	6978      	ldr	r0, [r7, #20]
 8003c28:	f7ff ff90 	bl	8003b4c <NVIC_EncodePriority>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c32:	4611      	mov	r1, r2
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7ff ff5f 	bl	8003af8 <__NVIC_SetPriority>
}
 8003c3a:	bf00      	nop
 8003c3c:	3718      	adds	r7, #24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b082      	sub	sp, #8
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	4603      	mov	r3, r0
 8003c4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff ff35 	bl	8003ac0 <__NVIC_EnableIRQ>
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7ff ffa2 	bl	8003bb0 <SysTick_Config>
 8003c6c:	4603      	mov	r3, r0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3708      	adds	r7, #8
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
	...

08003c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b087      	sub	sp, #28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c82:	2300      	movs	r3, #0
 8003c84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c86:	e16f      	b.n	8003f68 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	fa01 f303 	lsl.w	r3, r1, r3
 8003c94:	4013      	ands	r3, r2
 8003c96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	f000 8161 	beq.w	8003f62 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 0303 	and.w	r3, r3, #3
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d005      	beq.n	8003cb8 <HAL_GPIO_Init+0x40>
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f003 0303 	and.w	r3, r3, #3
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d130      	bne.n	8003d1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	2203      	movs	r2, #3
 8003cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	68da      	ldr	r2, [r3, #12]
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cee:	2201      	movs	r2, #1
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	43db      	mvns	r3, r3
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	091b      	lsrs	r3, r3, #4
 8003d04:	f003 0201 	and.w	r2, r3, #1
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f003 0303 	and.w	r3, r3, #3
 8003d22:	2b03      	cmp	r3, #3
 8003d24:	d017      	beq.n	8003d56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	2203      	movs	r2, #3
 8003d32:	fa02 f303 	lsl.w	r3, r2, r3
 8003d36:	43db      	mvns	r3, r3
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	689a      	ldr	r2, [r3, #8]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f003 0303 	and.w	r3, r3, #3
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d123      	bne.n	8003daa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	08da      	lsrs	r2, r3, #3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	3208      	adds	r2, #8
 8003d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	220f      	movs	r2, #15
 8003d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	4013      	ands	r3, r2
 8003d84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	691a      	ldr	r2, [r3, #16]
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	08da      	lsrs	r2, r3, #3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3208      	adds	r2, #8
 8003da4:	6939      	ldr	r1, [r7, #16]
 8003da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	2203      	movs	r2, #3
 8003db6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dba:	43db      	mvns	r3, r3
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f003 0203 	and.w	r2, r3, #3
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 80bb 	beq.w	8003f62 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dec:	2300      	movs	r3, #0
 8003dee:	60bb      	str	r3, [r7, #8]
 8003df0:	4b64      	ldr	r3, [pc, #400]	@ (8003f84 <HAL_GPIO_Init+0x30c>)
 8003df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df4:	4a63      	ldr	r2, [pc, #396]	@ (8003f84 <HAL_GPIO_Init+0x30c>)
 8003df6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003dfa:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dfc:	4b61      	ldr	r3, [pc, #388]	@ (8003f84 <HAL_GPIO_Init+0x30c>)
 8003dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e04:	60bb      	str	r3, [r7, #8]
 8003e06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e08:	4a5f      	ldr	r2, [pc, #380]	@ (8003f88 <HAL_GPIO_Init+0x310>)
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	089b      	lsrs	r3, r3, #2
 8003e0e:	3302      	adds	r3, #2
 8003e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f003 0303 	and.w	r3, r3, #3
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	220f      	movs	r2, #15
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a57      	ldr	r2, [pc, #348]	@ (8003f8c <HAL_GPIO_Init+0x314>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d031      	beq.n	8003e98 <HAL_GPIO_Init+0x220>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4a56      	ldr	r2, [pc, #344]	@ (8003f90 <HAL_GPIO_Init+0x318>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d02b      	beq.n	8003e94 <HAL_GPIO_Init+0x21c>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a55      	ldr	r2, [pc, #340]	@ (8003f94 <HAL_GPIO_Init+0x31c>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d025      	beq.n	8003e90 <HAL_GPIO_Init+0x218>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a54      	ldr	r2, [pc, #336]	@ (8003f98 <HAL_GPIO_Init+0x320>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d01f      	beq.n	8003e8c <HAL_GPIO_Init+0x214>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a53      	ldr	r2, [pc, #332]	@ (8003f9c <HAL_GPIO_Init+0x324>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d019      	beq.n	8003e88 <HAL_GPIO_Init+0x210>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a52      	ldr	r2, [pc, #328]	@ (8003fa0 <HAL_GPIO_Init+0x328>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d013      	beq.n	8003e84 <HAL_GPIO_Init+0x20c>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a51      	ldr	r2, [pc, #324]	@ (8003fa4 <HAL_GPIO_Init+0x32c>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d00d      	beq.n	8003e80 <HAL_GPIO_Init+0x208>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a50      	ldr	r2, [pc, #320]	@ (8003fa8 <HAL_GPIO_Init+0x330>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d007      	beq.n	8003e7c <HAL_GPIO_Init+0x204>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a4f      	ldr	r2, [pc, #316]	@ (8003fac <HAL_GPIO_Init+0x334>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d101      	bne.n	8003e78 <HAL_GPIO_Init+0x200>
 8003e74:	2308      	movs	r3, #8
 8003e76:	e010      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e78:	2309      	movs	r3, #9
 8003e7a:	e00e      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e7c:	2307      	movs	r3, #7
 8003e7e:	e00c      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e80:	2306      	movs	r3, #6
 8003e82:	e00a      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e84:	2305      	movs	r3, #5
 8003e86:	e008      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e88:	2304      	movs	r3, #4
 8003e8a:	e006      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e004      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e90:	2302      	movs	r3, #2
 8003e92:	e002      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e94:	2301      	movs	r3, #1
 8003e96:	e000      	b.n	8003e9a <HAL_GPIO_Init+0x222>
 8003e98:	2300      	movs	r3, #0
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	f002 0203 	and.w	r2, r2, #3
 8003ea0:	0092      	lsls	r2, r2, #2
 8003ea2:	4093      	lsls	r3, r2
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003eac:	4936      	ldr	r1, [pc, #216]	@ (8003f88 <HAL_GPIO_Init+0x310>)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	089b      	lsrs	r3, r3, #2
 8003eb2:	3302      	adds	r3, #2
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003eba:	4b3d      	ldr	r3, [pc, #244]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ede:	4a34      	ldr	r2, [pc, #208]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ee4:	4b32      	ldr	r3, [pc, #200]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	43db      	mvns	r3, r3
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003f08:	4a29      	ldr	r2, [pc, #164]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f0e:	4b28      	ldr	r3, [pc, #160]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	43db      	mvns	r3, r3
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f32:	4a1f      	ldr	r2, [pc, #124]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f38:	4b1d      	ldr	r3, [pc, #116]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	43db      	mvns	r3, r3
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	4013      	ands	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f5c:	4a14      	ldr	r2, [pc, #80]	@ (8003fb0 <HAL_GPIO_Init+0x338>)
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	3301      	adds	r3, #1
 8003f66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f47f ae88 	bne.w	8003c88 <HAL_GPIO_Init+0x10>
  }
}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	371c      	adds	r7, #28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr
 8003f84:	40023800 	.word	0x40023800
 8003f88:	40013800 	.word	0x40013800
 8003f8c:	40020000 	.word	0x40020000
 8003f90:	40020400 	.word	0x40020400
 8003f94:	40020800 	.word	0x40020800
 8003f98:	40020c00 	.word	0x40020c00
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	40021400 	.word	0x40021400
 8003fa4:	40021800 	.word	0x40021800
 8003fa8:	40021c00 	.word	0x40021c00
 8003fac:	40022000 	.word	0x40022000
 8003fb0:	40013c00 	.word	0x40013c00

08003fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	807b      	strh	r3, [r7, #2]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fc4:	787b      	ldrb	r3, [r7, #1]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fca:	887a      	ldrh	r2, [r7, #2]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fd0:	e003      	b.n	8003fda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fd2:	887b      	ldrh	r3, [r7, #2]
 8003fd4:	041a      	lsls	r2, r3, #16
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	619a      	str	r2, [r3, #24]
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bc80      	pop	{r7}
 8003fe2:	4770      	bx	lr

08003fe4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ff6:	887a      	ldrh	r2, [r7, #2]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	041a      	lsls	r2, r3, #16
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	43d9      	mvns	r1, r3
 8004002:	887b      	ldrh	r3, [r7, #2]
 8004004:	400b      	ands	r3, r1
 8004006:	431a      	orrs	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	619a      	str	r2, [r3, #24]
}
 800400c:	bf00      	nop
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	bc80      	pop	{r7}
 8004014:	4770      	bx	lr

08004016 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b086      	sub	sp, #24
 800401a:	af02      	add	r7, sp, #8
 800401c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e101      	b.n	800422c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d106      	bne.n	8004048 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f006 fdf2 	bl	800ac2c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2203      	movs	r2, #3
 800404c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004056:	d102      	bne.n	800405e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4618      	mov	r0, r3
 8004064:	f003 fe4a 	bl	8007cfc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6818      	ldr	r0, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	7c1a      	ldrb	r2, [r3, #16]
 8004070:	f88d 2000 	strb.w	r2, [sp]
 8004074:	3304      	adds	r3, #4
 8004076:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004078:	f003 fd34 	bl	8007ae4 <USB_CoreInit>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d005      	beq.n	800408e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2202      	movs	r2, #2
 8004086:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e0ce      	b.n	800422c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2100      	movs	r1, #0
 8004094:	4618      	mov	r0, r3
 8004096:	f003 fe41 	bl	8007d1c <USB_SetCurrentMode>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2202      	movs	r2, #2
 80040a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e0bf      	b.n	800422c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040ac:	2300      	movs	r3, #0
 80040ae:	73fb      	strb	r3, [r7, #15]
 80040b0:	e04a      	b.n	8004148 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80040b2:	7bfa      	ldrb	r2, [r7, #15]
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	4613      	mov	r3, r2
 80040b8:	00db      	lsls	r3, r3, #3
 80040ba:	4413      	add	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	440b      	add	r3, r1
 80040c0:	3315      	adds	r3, #21
 80040c2:	2201      	movs	r2, #1
 80040c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80040c6:	7bfa      	ldrb	r2, [r7, #15]
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	4613      	mov	r3, r2
 80040cc:	00db      	lsls	r3, r3, #3
 80040ce:	4413      	add	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	440b      	add	r3, r1
 80040d4:	3314      	adds	r3, #20
 80040d6:	7bfa      	ldrb	r2, [r7, #15]
 80040d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80040da:	7bfa      	ldrb	r2, [r7, #15]
 80040dc:	7bfb      	ldrb	r3, [r7, #15]
 80040de:	b298      	uxth	r0, r3
 80040e0:	6879      	ldr	r1, [r7, #4]
 80040e2:	4613      	mov	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	4413      	add	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	440b      	add	r3, r1
 80040ec:	332e      	adds	r3, #46	@ 0x2e
 80040ee:	4602      	mov	r2, r0
 80040f0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80040f2:	7bfa      	ldrb	r2, [r7, #15]
 80040f4:	6879      	ldr	r1, [r7, #4]
 80040f6:	4613      	mov	r3, r2
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	4413      	add	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	440b      	add	r3, r1
 8004100:	3318      	adds	r3, #24
 8004102:	2200      	movs	r2, #0
 8004104:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004106:	7bfa      	ldrb	r2, [r7, #15]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	4413      	add	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	331c      	adds	r3, #28
 8004116:	2200      	movs	r2, #0
 8004118:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800411a:	7bfa      	ldrb	r2, [r7, #15]
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	4613      	mov	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	4413      	add	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	3320      	adds	r3, #32
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800412e:	7bfa      	ldrb	r2, [r7, #15]
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4613      	mov	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	4413      	add	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	3324      	adds	r3, #36	@ 0x24
 800413e:	2200      	movs	r2, #0
 8004140:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004142:	7bfb      	ldrb	r3, [r7, #15]
 8004144:	3301      	adds	r3, #1
 8004146:	73fb      	strb	r3, [r7, #15]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	791b      	ldrb	r3, [r3, #4]
 800414c:	7bfa      	ldrb	r2, [r7, #15]
 800414e:	429a      	cmp	r2, r3
 8004150:	d3af      	bcc.n	80040b2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004152:	2300      	movs	r3, #0
 8004154:	73fb      	strb	r3, [r7, #15]
 8004156:	e044      	b.n	80041e2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004158:	7bfa      	ldrb	r2, [r7, #15]
 800415a:	6879      	ldr	r1, [r7, #4]
 800415c:	4613      	mov	r3, r2
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	4413      	add	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	440b      	add	r3, r1
 8004166:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800416a:	2200      	movs	r2, #0
 800416c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800416e:	7bfa      	ldrb	r2, [r7, #15]
 8004170:	6879      	ldr	r1, [r7, #4]
 8004172:	4613      	mov	r3, r2
 8004174:	00db      	lsls	r3, r3, #3
 8004176:	4413      	add	r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	440b      	add	r3, r1
 800417c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004180:	7bfa      	ldrb	r2, [r7, #15]
 8004182:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004184:	7bfa      	ldrb	r2, [r7, #15]
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	4613      	mov	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	4413      	add	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	440b      	add	r3, r1
 8004192:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004196:	2200      	movs	r2, #0
 8004198:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800419a:	7bfa      	ldrb	r2, [r7, #15]
 800419c:	6879      	ldr	r1, [r7, #4]
 800419e:	4613      	mov	r3, r2
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	4413      	add	r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	440b      	add	r3, r1
 80041a8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80041ac:	2200      	movs	r2, #0
 80041ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80041b0:	7bfa      	ldrb	r2, [r7, #15]
 80041b2:	6879      	ldr	r1, [r7, #4]
 80041b4:	4613      	mov	r3, r2
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	440b      	add	r3, r1
 80041be:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80041c6:	7bfa      	ldrb	r2, [r7, #15]
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	4613      	mov	r3, r2
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4413      	add	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	440b      	add	r3, r1
 80041d4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
 80041de:	3301      	adds	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	791b      	ldrb	r3, [r3, #4]
 80041e6:	7bfa      	ldrb	r2, [r7, #15]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d3b5      	bcc.n	8004158 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6818      	ldr	r0, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	7c1a      	ldrb	r2, [r3, #16]
 80041f4:	f88d 2000 	strb.w	r2, [sp]
 80041f8:	3304      	adds	r3, #4
 80041fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041fc:	f003 fdda 	bl	8007db4 <USB_DevInit>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d005      	beq.n	8004212 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e00c      	b.n	800422c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4618      	mov	r0, r3
 8004226:	f004 fe11 	bl	8008e4c <USB_DevDisconnect>

  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004242:	2b01      	cmp	r3, #1
 8004244:	d101      	bne.n	800424a <HAL_PCD_Start+0x16>
 8004246:	2302      	movs	r3, #2
 8004248:	e012      	b.n	8004270 <HAL_PCD_Start+0x3c>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f003 fd40 	bl	8007cdc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4618      	mov	r0, r3
 8004262:	f004 fdd3 	bl	8008e0c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004278:	b590      	push	{r4, r7, lr}
 800427a:	b08d      	sub	sp, #52	@ 0x34
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f004 fe8a 	bl	8008fa8 <USB_GetMode>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	f040 847e 	bne.w	8004b98 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f004 fdf3 	bl	8008e8c <USB_ReadInterrupts>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 8474 	beq.w	8004b96 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	0a1b      	lsrs	r3, r3, #8
 80042b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f004 fde0 	bl	8008e8c <USB_ReadInterrupts>
 80042cc:	4603      	mov	r3, r0
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d107      	bne.n	80042e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695a      	ldr	r2, [r3, #20]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f002 0202 	and.w	r2, r2, #2
 80042e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f004 fdce 	bl	8008e8c <USB_ReadInterrupts>
 80042f0:	4603      	mov	r3, r0
 80042f2:	f003 0310 	and.w	r3, r3, #16
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d161      	bne.n	80043be <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	699a      	ldr	r2, [r3, #24]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0210 	bic.w	r2, r2, #16
 8004308:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	f003 020f 	and.w	r2, r3, #15
 8004316:	4613      	mov	r3, r2
 8004318:	00db      	lsls	r3, r3, #3
 800431a:	4413      	add	r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	4413      	add	r3, r2
 8004326:	3304      	adds	r3, #4
 8004328:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004330:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004334:	d124      	bne.n	8004380 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800433c:	4013      	ands	r3, r2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d035      	beq.n	80043ae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	091b      	lsrs	r3, r3, #4
 800434a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800434c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004350:	b29b      	uxth	r3, r3
 8004352:	461a      	mov	r2, r3
 8004354:	6a38      	ldr	r0, [r7, #32]
 8004356:	f004 fc0b 	bl	8008b70 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	68da      	ldr	r2, [r3, #12]
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	091b      	lsrs	r3, r3, #4
 8004362:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004366:	441a      	add	r2, r3
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	695a      	ldr	r2, [r3, #20]
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	091b      	lsrs	r3, r3, #4
 8004374:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004378:	441a      	add	r2, r3
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	615a      	str	r2, [r3, #20]
 800437e:	e016      	b.n	80043ae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004386:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800438a:	d110      	bne.n	80043ae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004392:	2208      	movs	r2, #8
 8004394:	4619      	mov	r1, r3
 8004396:	6a38      	ldr	r0, [r7, #32]
 8004398:	f004 fbea 	bl	8008b70 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	695a      	ldr	r2, [r3, #20]
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	091b      	lsrs	r3, r3, #4
 80043a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043a8:	441a      	add	r2, r3
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	699a      	ldr	r2, [r3, #24]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f042 0210 	orr.w	r2, r2, #16
 80043bc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f004 fd62 	bl	8008e8c <USB_ReadInterrupts>
 80043c8:	4603      	mov	r3, r0
 80043ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043d2:	f040 80a7 	bne.w	8004524 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f004 fd66 	bl	8008eb0 <USB_ReadDevAllOutEpInterrupt>
 80043e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80043e6:	e099      	b.n	800451c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80043e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 808e 	beq.w	8004510 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fa:	b2d2      	uxtb	r2, r2
 80043fc:	4611      	mov	r1, r2
 80043fe:	4618      	mov	r0, r3
 8004400:	f004 fd88 	bl	8008f14 <USB_ReadDevOutEPInterrupt>
 8004404:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f003 0301 	and.w	r3, r3, #1
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00c      	beq.n	800442a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004412:	015a      	lsls	r2, r3, #5
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	4413      	add	r3, r2
 8004418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800441c:	461a      	mov	r2, r3
 800441e:	2301      	movs	r3, #1
 8004420:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004422:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 fe93 	bl	8005150 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	f003 0308 	and.w	r3, r3, #8
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00c      	beq.n	800444e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004436:	015a      	lsls	r2, r3, #5
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	4413      	add	r3, r2
 800443c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004440:	461a      	mov	r2, r3
 8004442:	2308      	movs	r3, #8
 8004444:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004446:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 ff69 	bl	8005320 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f003 0310 	and.w	r3, r3, #16
 8004454:	2b00      	cmp	r3, #0
 8004456:	d008      	beq.n	800446a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	4413      	add	r3, r2
 8004460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004464:	461a      	mov	r2, r3
 8004466:	2310      	movs	r3, #16
 8004468:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f003 0302 	and.w	r3, r3, #2
 8004470:	2b00      	cmp	r3, #0
 8004472:	d030      	beq.n	80044d6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800447c:	2b80      	cmp	r3, #128	@ 0x80
 800447e:	d109      	bne.n	8004494 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	69fa      	ldr	r2, [r7, #28]
 800448a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800448e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004492:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004494:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004496:	4613      	mov	r3, r2
 8004498:	00db      	lsls	r3, r3, #3
 800449a:	4413      	add	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	4413      	add	r3, r2
 80044a6:	3304      	adds	r3, #4
 80044a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	78db      	ldrb	r3, [r3, #3]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d108      	bne.n	80044c4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	2200      	movs	r2, #0
 80044b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	4619      	mov	r1, r3
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f006 fcc8 	bl	800ae54 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044d0:	461a      	mov	r2, r3
 80044d2:	2302      	movs	r3, #2
 80044d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f003 0320 	and.w	r3, r3, #32
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d008      	beq.n	80044f2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	015a      	lsls	r2, r3, #5
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ec:	461a      	mov	r2, r3
 80044ee:	2320      	movs	r3, #32
 80044f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d009      	beq.n	8004510 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80044fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fe:	015a      	lsls	r2, r3, #5
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	4413      	add	r3, r2
 8004504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004508:	461a      	mov	r2, r3
 800450a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800450e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004512:	3301      	adds	r3, #1
 8004514:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004518:	085b      	lsrs	r3, r3, #1
 800451a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800451c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451e:	2b00      	cmp	r3, #0
 8004520:	f47f af62 	bne.w	80043e8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4618      	mov	r0, r3
 800452a:	f004 fcaf 	bl	8008e8c <USB_ReadInterrupts>
 800452e:	4603      	mov	r3, r0
 8004530:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004534:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004538:	f040 80db 	bne.w	80046f2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4618      	mov	r0, r3
 8004542:	f004 fcce 	bl	8008ee2 <USB_ReadDevAllInEpInterrupt>
 8004546:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004548:	2300      	movs	r3, #0
 800454a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800454c:	e0cd      	b.n	80046ea <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800454e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	2b00      	cmp	r3, #0
 8004556:	f000 80c2 	beq.w	80046de <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004560:	b2d2      	uxtb	r2, r2
 8004562:	4611      	mov	r1, r2
 8004564:	4618      	mov	r0, r3
 8004566:	f004 fcf2 	bl	8008f4e <USB_ReadDevInEPInterrupt>
 800456a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d057      	beq.n	8004626 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004578:	f003 030f 	and.w	r3, r3, #15
 800457c:	2201      	movs	r2, #1
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800458a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	43db      	mvns	r3, r3
 8004590:	69f9      	ldr	r1, [r7, #28]
 8004592:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004596:	4013      	ands	r3, r2
 8004598:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800459a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045a6:	461a      	mov	r2, r3
 80045a8:	2301      	movs	r3, #1
 80045aa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	799b      	ldrb	r3, [r3, #6]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d132      	bne.n	800461a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80045b4:	6879      	ldr	r1, [r7, #4]
 80045b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045b8:	4613      	mov	r3, r2
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	4413      	add	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	3320      	adds	r3, #32
 80045c4:	6819      	ldr	r1, [r3, #0]
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045ca:	4613      	mov	r3, r2
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	4413      	add	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4403      	add	r3, r0
 80045d4:	331c      	adds	r3, #28
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4419      	add	r1, r3
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045de:	4613      	mov	r3, r2
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	4413      	add	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4403      	add	r3, r0
 80045e8:	3320      	adds	r3, #32
 80045ea:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80045ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d113      	bne.n	800461a <HAL_PCD_IRQHandler+0x3a2>
 80045f2:	6879      	ldr	r1, [r7, #4]
 80045f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045f6:	4613      	mov	r3, r2
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4413      	add	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	440b      	add	r3, r1
 8004600:	3324      	adds	r3, #36	@ 0x24
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d108      	bne.n	800461a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6818      	ldr	r0, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004612:	461a      	mov	r2, r3
 8004614:	2101      	movs	r1, #1
 8004616:	f004 fcf7 	bl	8009008 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800461a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461c:	b2db      	uxtb	r3, r3
 800461e:	4619      	mov	r1, r3
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f006 fb92 	bl	800ad4a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f003 0308 	and.w	r3, r3, #8
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004632:	015a      	lsls	r2, r3, #5
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	4413      	add	r3, r2
 8004638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800463c:	461a      	mov	r2, r3
 800463e:	2308      	movs	r3, #8
 8004640:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	f003 0310 	and.w	r3, r3, #16
 8004648:	2b00      	cmp	r3, #0
 800464a:	d008      	beq.n	800465e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800464c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464e:	015a      	lsls	r2, r3, #5
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	4413      	add	r3, r2
 8004654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004658:	461a      	mov	r2, r3
 800465a:	2310      	movs	r3, #16
 800465c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	4413      	add	r3, r2
 8004670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004674:	461a      	mov	r2, r3
 8004676:	2340      	movs	r3, #64	@ 0x40
 8004678:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d023      	beq.n	80046cc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004686:	6a38      	ldr	r0, [r7, #32]
 8004688:	f003 fcf8 	bl	800807c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800468c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800468e:	4613      	mov	r3, r2
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	3310      	adds	r3, #16
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	4413      	add	r3, r2
 800469c:	3304      	adds	r3, #4
 800469e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	78db      	ldrb	r3, [r3, #3]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d108      	bne.n	80046ba <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2200      	movs	r2, #0
 80046ac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80046ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	4619      	mov	r1, r3
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f006 fbdf 	bl	800ae78 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	015a      	lsls	r2, r3, #5
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	4413      	add	r3, r2
 80046c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046c6:	461a      	mov	r2, r3
 80046c8:	2302      	movs	r3, #2
 80046ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80046d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 fcac 	bl	8005036 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	3301      	adds	r3, #1
 80046e2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80046e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e6:	085b      	lsrs	r3, r3, #1
 80046e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80046ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f47f af2e 	bne.w	800454e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f004 fbc8 	bl	8008e8c <USB_ReadInterrupts>
 80046fc:	4603      	mov	r3, r0
 80046fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004702:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004706:	d114      	bne.n	8004732 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	69fa      	ldr	r2, [r7, #28]
 8004712:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004716:	f023 0301 	bic.w	r3, r3, #1
 800471a:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f006 fb8b 	bl	800ae38 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695a      	ldr	r2, [r3, #20]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004730:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f004 fba8 	bl	8008e8c <USB_ReadInterrupts>
 800473c:	4603      	mov	r3, r0
 800473e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004742:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004746:	d112      	bne.n	800476e <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d102      	bne.n	800475e <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f006 fb47 	bl	800adec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695a      	ldr	r2, [r3, #20]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800476c:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f004 fb8a 	bl	8008e8c <USB_ReadInterrupts>
 8004778:	4603      	mov	r3, r0
 800477a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800477e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004782:	f040 80b7 	bne.w	80048f4 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	69fa      	ldr	r2, [r7, #28]
 8004790:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004794:	f023 0301 	bic.w	r3, r3, #1
 8004798:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2110      	movs	r1, #16
 80047a0:	4618      	mov	r0, r3
 80047a2:	f003 fc6b 	bl	800807c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047a6:	2300      	movs	r3, #0
 80047a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047aa:	e046      	b.n	800483a <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80047ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ae:	015a      	lsls	r2, r3, #5
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	4413      	add	r3, r2
 80047b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047b8:	461a      	mov	r2, r3
 80047ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80047be:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80047c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c2:	015a      	lsls	r2, r3, #5
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	4413      	add	r3, r2
 80047c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047d0:	0151      	lsls	r1, r2, #5
 80047d2:	69fa      	ldr	r2, [r7, #28]
 80047d4:	440a      	add	r2, r1
 80047d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80047de:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80047e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e2:	015a      	lsls	r2, r3, #5
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	4413      	add	r3, r2
 80047e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ec:	461a      	mov	r2, r3
 80047ee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80047f2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80047f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f6:	015a      	lsls	r2, r3, #5
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	4413      	add	r3, r2
 80047fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004804:	0151      	lsls	r1, r2, #5
 8004806:	69fa      	ldr	r2, [r7, #28]
 8004808:	440a      	add	r2, r1
 800480a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800480e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004812:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004816:	015a      	lsls	r2, r3, #5
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	4413      	add	r3, r2
 800481c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004824:	0151      	lsls	r1, r2, #5
 8004826:	69fa      	ldr	r2, [r7, #28]
 8004828:	440a      	add	r2, r1
 800482a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800482e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004832:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004836:	3301      	adds	r3, #1
 8004838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	791b      	ldrb	r3, [r3, #4]
 800483e:	461a      	mov	r2, r3
 8004840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004842:	4293      	cmp	r3, r2
 8004844:	d3b2      	bcc.n	80047ac <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	69fa      	ldr	r2, [r7, #28]
 8004850:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004854:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004858:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	7bdb      	ldrb	r3, [r3, #15]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d016      	beq.n	8004890 <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004868:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800486c:	69fa      	ldr	r2, [r7, #28]
 800486e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004872:	f043 030b 	orr.w	r3, r3, #11
 8004876:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004882:	69fa      	ldr	r2, [r7, #28]
 8004884:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004888:	f043 030b 	orr.w	r3, r3, #11
 800488c:	6453      	str	r3, [r2, #68]	@ 0x44
 800488e:	e015      	b.n	80048bc <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	69fa      	ldr	r2, [r7, #28]
 800489a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800489e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80048a2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80048a6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	69fa      	ldr	r2, [r7, #28]
 80048b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048b6:	f043 030b 	orr.w	r3, r3, #11
 80048ba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	69fa      	ldr	r2, [r7, #28]
 80048c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048ca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80048ce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80048de:	461a      	mov	r2, r3
 80048e0:	f004 fb92 	bl	8009008 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695a      	ldr	r2, [r3, #20]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80048f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4618      	mov	r0, r3
 80048fa:	f004 fac7 	bl	8008e8c <USB_ReadInterrupts>
 80048fe:	4603      	mov	r3, r0
 8004900:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004908:	d123      	bne.n	8004952 <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f004 fb57 	bl	8008fc2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4618      	mov	r0, r3
 800491a:	f003 fc25 	bl	8008168 <USB_GetDevSpeed>
 800491e:	4603      	mov	r3, r0
 8004920:	461a      	mov	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681c      	ldr	r4, [r3, #0]
 800492a:	f001 f99b 	bl	8005c64 <HAL_RCC_GetHCLKFreq>
 800492e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004934:	461a      	mov	r2, r3
 8004936:	4620      	mov	r0, r4
 8004938:	f003 f92e 	bl	8007b98 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f006 fa2c 	bl	800ad9a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	695a      	ldr	r2, [r3, #20]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004950:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4618      	mov	r0, r3
 8004958:	f004 fa98 	bl	8008e8c <USB_ReadInterrupts>
 800495c:	4603      	mov	r3, r0
 800495e:	f003 0308 	and.w	r3, r3, #8
 8004962:	2b08      	cmp	r3, #8
 8004964:	d10a      	bne.n	800497c <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f006 fa09 	bl	800ad7e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	695a      	ldr	r2, [r3, #20]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f002 0208 	and.w	r2, r2, #8
 800497a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4618      	mov	r0, r3
 8004982:	f004 fa83 	bl	8008e8c <USB_ReadInterrupts>
 8004986:	4603      	mov	r3, r0
 8004988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800498c:	2b80      	cmp	r3, #128	@ 0x80
 800498e:	d123      	bne.n	80049d8 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004990:	6a3b      	ldr	r3, [r7, #32]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800499c:	2301      	movs	r3, #1
 800499e:	627b      	str	r3, [r7, #36]	@ 0x24
 80049a0:	e014      	b.n	80049cc <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80049a2:	6879      	ldr	r1, [r7, #4]
 80049a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a6:	4613      	mov	r3, r2
 80049a8:	00db      	lsls	r3, r3, #3
 80049aa:	4413      	add	r3, r2
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	440b      	add	r3, r1
 80049b0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d105      	bne.n	80049c6 <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80049ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	4619      	mov	r1, r3
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 fb07 	bl	8004fd4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c8:	3301      	adds	r3, #1
 80049ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	791b      	ldrb	r3, [r3, #4]
 80049d0:	461a      	mov	r2, r3
 80049d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d3e4      	bcc.n	80049a2 <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4618      	mov	r0, r3
 80049de:	f004 fa55 	bl	8008e8c <USB_ReadInterrupts>
 80049e2:	4603      	mov	r3, r0
 80049e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ec:	d13c      	bne.n	8004a68 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049ee:	2301      	movs	r3, #1
 80049f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80049f2:	e02b      	b.n	8004a4c <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80049f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f6:	015a      	lsls	r2, r3, #5
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	4413      	add	r3, r2
 80049fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a04:	6879      	ldr	r1, [r7, #4]
 8004a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a08:	4613      	mov	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	4413      	add	r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	440b      	add	r3, r1
 8004a12:	3318      	adds	r3, #24
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d115      	bne.n	8004a46 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004a1a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	da12      	bge.n	8004a46 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004a20:	6879      	ldr	r1, [r7, #4]
 8004a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a24:	4613      	mov	r3, r2
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	4413      	add	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	440b      	add	r3, r1
 8004a2e:	3317      	adds	r3, #23
 8004a30:	2201      	movs	r2, #1
 8004a32:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	4619      	mov	r1, r3
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 fac7 	bl	8004fd4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a48:	3301      	adds	r3, #1
 8004a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	791b      	ldrb	r3, [r3, #4]
 8004a50:	461a      	mov	r2, r3
 8004a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d3cd      	bcc.n	80049f4 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695a      	ldr	r2, [r3, #20]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004a66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f004 fa0d 	bl	8008e8c <USB_ReadInterrupts>
 8004a72:	4603      	mov	r3, r0
 8004a74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a7c:	d156      	bne.n	8004b2c <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a7e:	2301      	movs	r3, #1
 8004a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a82:	e045      	b.n	8004b10 <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a94:	6879      	ldr	r1, [r7, #4]
 8004a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a98:	4613      	mov	r3, r2
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	4413      	add	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d12e      	bne.n	8004b0a <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004aac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	da2b      	bge.n	8004b0a <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004abe:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d121      	bne.n	8004b0a <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004ac6:	6879      	ldr	r1, [r7, #4]
 8004ac8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aca:	4613      	mov	r3, r2
 8004acc:	00db      	lsls	r3, r3, #3
 8004ace:	4413      	add	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	440b      	add	r3, r1
 8004ad4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004ad8:	2201      	movs	r2, #1
 8004ada:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004adc:	6a3b      	ldr	r3, [r7, #32]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004ae4:	6a3b      	ldr	r3, [r7, #32]
 8004ae6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004ae8:	6a3b      	ldr	r3, [r7, #32]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10a      	bne.n	8004b0a <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	69fa      	ldr	r2, [r7, #28]
 8004afe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b06:	6053      	str	r3, [r2, #4]
            break;
 8004b08:	e008      	b.n	8004b1c <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	791b      	ldrb	r3, [r3, #4]
 8004b14:	461a      	mov	r2, r3
 8004b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d3b3      	bcc.n	8004a84 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	695a      	ldr	r2, [r3, #20]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004b2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4618      	mov	r0, r3
 8004b32:	f004 f9ab 	bl	8008e8c <USB_ReadInterrupts>
 8004b36:	4603      	mov	r3, r0
 8004b38:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b40:	d10a      	bne.n	8004b58 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f006 f9aa 	bl	800ae9c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	695a      	ldr	r2, [r3, #20]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004b56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f004 f995 	bl	8008e8c <USB_ReadInterrupts>
 8004b62:	4603      	mov	r3, r0
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b04      	cmp	r3, #4
 8004b6a:	d115      	bne.n	8004b98 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	f003 0304 	and.w	r3, r3, #4
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f006 f99a 	bl	800aeb8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6859      	ldr	r1, [r3, #4]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	430a      	orrs	r2, r1
 8004b92:	605a      	str	r2, [r3, #4]
 8004b94:	e000      	b.n	8004b98 <HAL_PCD_IRQHandler+0x920>
      return;
 8004b96:	bf00      	nop
    }
  }
}
 8004b98:	3734      	adds	r7, #52	@ 0x34
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd90      	pop	{r4, r7, pc}

08004b9e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b082      	sub	sp, #8
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_PCD_SetAddress+0x1a>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e012      	b.n	8004bde <HAL_PCD_SetAddress+0x40>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	78fa      	ldrb	r2, [r7, #3]
 8004bc4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	78fa      	ldrb	r2, [r7, #3]
 8004bcc:	4611      	mov	r1, r2
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f004 f8f7 	bl	8008dc2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b084      	sub	sp, #16
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
 8004bee:	4608      	mov	r0, r1
 8004bf0:	4611      	mov	r1, r2
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	70fb      	strb	r3, [r7, #3]
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	803b      	strh	r3, [r7, #0]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004c00:	2300      	movs	r3, #0
 8004c02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	da0f      	bge.n	8004c2c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c0c:	78fb      	ldrb	r3, [r7, #3]
 8004c0e:	f003 020f 	and.w	r2, r3, #15
 8004c12:	4613      	mov	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	4413      	add	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	3310      	adds	r3, #16
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	4413      	add	r3, r2
 8004c20:	3304      	adds	r3, #4
 8004c22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2201      	movs	r2, #1
 8004c28:	705a      	strb	r2, [r3, #1]
 8004c2a:	e00f      	b.n	8004c4c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c2c:	78fb      	ldrb	r3, [r7, #3]
 8004c2e:	f003 020f 	and.w	r2, r3, #15
 8004c32:	4613      	mov	r3, r2
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	4413      	add	r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	4413      	add	r3, r2
 8004c42:	3304      	adds	r3, #4
 8004c44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	f003 030f 	and.w	r3, r3, #15
 8004c52:	b2da      	uxtb	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004c58:	883a      	ldrh	r2, [r7, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	78ba      	ldrb	r2, [r7, #2]
 8004c62:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	785b      	ldrb	r3, [r3, #1]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d004      	beq.n	8004c76 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	461a      	mov	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004c76:	78bb      	ldrb	r3, [r7, #2]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d102      	bne.n	8004c82 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d101      	bne.n	8004c90 <HAL_PCD_EP_Open+0xaa>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e00e      	b.n	8004cae <HAL_PCD_EP_Open+0xc8>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68f9      	ldr	r1, [r7, #12]
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f003 fa86 	bl	80081b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004cac:	7afb      	ldrb	r3, [r7, #11]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b084      	sub	sp, #16
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004cc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	da0f      	bge.n	8004cea <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cca:	78fb      	ldrb	r3, [r7, #3]
 8004ccc:	f003 020f 	and.w	r2, r3, #15
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	4413      	add	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	3310      	adds	r3, #16
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	4413      	add	r3, r2
 8004cde:	3304      	adds	r3, #4
 8004ce0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	705a      	strb	r2, [r3, #1]
 8004ce8:	e00f      	b.n	8004d0a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cea:	78fb      	ldrb	r3, [r7, #3]
 8004cec:	f003 020f 	and.w	r2, r3, #15
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	4413      	add	r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	4413      	add	r3, r2
 8004d00:	3304      	adds	r3, #4
 8004d02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d0a:	78fb      	ldrb	r3, [r7, #3]
 8004d0c:	f003 030f 	and.w	r3, r3, #15
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d101      	bne.n	8004d24 <HAL_PCD_EP_Close+0x6e>
 8004d20:	2302      	movs	r3, #2
 8004d22:	e00e      	b.n	8004d42 <HAL_PCD_EP_Close+0x8c>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68f9      	ldr	r1, [r7, #12]
 8004d32:	4618      	mov	r0, r3
 8004d34:	f003 fac2 	bl	80082bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3710      	adds	r7, #16
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d4a:	b580      	push	{r7, lr}
 8004d4c:	b086      	sub	sp, #24
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	60f8      	str	r0, [r7, #12]
 8004d52:	607a      	str	r2, [r7, #4]
 8004d54:	603b      	str	r3, [r7, #0]
 8004d56:	460b      	mov	r3, r1
 8004d58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d5a:	7afb      	ldrb	r3, [r7, #11]
 8004d5c:	f003 020f 	and.w	r2, r3, #15
 8004d60:	4613      	mov	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	4413      	add	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	4413      	add	r3, r2
 8004d70:	3304      	adds	r3, #4
 8004d72:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	2200      	movs	r2, #0
 8004d84:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d8c:	7afb      	ldrb	r3, [r7, #11]
 8004d8e:	f003 030f 	and.w	r3, r3, #15
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	799b      	ldrb	r3, [r3, #6]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d102      	bne.n	8004da6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	799b      	ldrb	r3, [r3, #6]
 8004dae:	461a      	mov	r2, r3
 8004db0:	6979      	ldr	r1, [r7, #20]
 8004db2:	f003 fb5f 	bl	8008474 <USB_EPStartXfer>

  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3718      	adds	r7, #24
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004dcc:	78fb      	ldrb	r3, [r7, #3]
 8004dce:	f003 020f 	and.w	r2, r3, #15
 8004dd2:	6879      	ldr	r1, [r7, #4]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	00db      	lsls	r3, r3, #3
 8004dd8:	4413      	add	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	440b      	add	r3, r1
 8004dde:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004de2:	681b      	ldr	r3, [r3, #0]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bc80      	pop	{r7}
 8004dec:	4770      	bx	lr

08004dee <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b086      	sub	sp, #24
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	607a      	str	r2, [r7, #4]
 8004df8:	603b      	str	r3, [r7, #0]
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dfe:	7afb      	ldrb	r3, [r7, #11]
 8004e00:	f003 020f 	and.w	r2, r3, #15
 8004e04:	4613      	mov	r3, r2
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	4413      	add	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	3310      	adds	r3, #16
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	4413      	add	r3, r2
 8004e12:	3304      	adds	r3, #4
 8004e14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2200      	movs	r2, #0
 8004e26:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e2e:	7afb      	ldrb	r3, [r7, #11]
 8004e30:	f003 030f 	and.w	r3, r3, #15
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	799b      	ldrb	r3, [r3, #6]
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d102      	bne.n	8004e48 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6818      	ldr	r0, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	799b      	ldrb	r3, [r3, #6]
 8004e50:	461a      	mov	r2, r3
 8004e52:	6979      	ldr	r1, [r7, #20]
 8004e54:	f003 fb0e 	bl	8008474 <USB_EPStartXfer>

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b084      	sub	sp, #16
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004e6e:	78fb      	ldrb	r3, [r7, #3]
 8004e70:	f003 030f 	and.w	r3, r3, #15
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	7912      	ldrb	r2, [r2, #4]
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d901      	bls.n	8004e80 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e04f      	b.n	8004f20 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	da0f      	bge.n	8004ea8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e88:	78fb      	ldrb	r3, [r7, #3]
 8004e8a:	f003 020f 	and.w	r2, r3, #15
 8004e8e:	4613      	mov	r3, r2
 8004e90:	00db      	lsls	r3, r3, #3
 8004e92:	4413      	add	r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	3310      	adds	r3, #16
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	4413      	add	r3, r2
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	705a      	strb	r2, [r3, #1]
 8004ea6:	e00d      	b.n	8004ec4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004ea8:	78fa      	ldrb	r2, [r7, #3]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	4413      	add	r3, r2
 8004eba:	3304      	adds	r3, #4
 8004ebc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004eca:	78fb      	ldrb	r3, [r7, #3]
 8004ecc:	f003 030f 	and.w	r3, r3, #15
 8004ed0:	b2da      	uxtb	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d101      	bne.n	8004ee4 <HAL_PCD_EP_SetStall+0x82>
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	e01d      	b.n	8004f20 <HAL_PCD_EP_SetStall+0xbe>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68f9      	ldr	r1, [r7, #12]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f003 fe93 	bl	8008c1e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ef8:	78fb      	ldrb	r3, [r7, #3]
 8004efa:	f003 030f 	and.w	r3, r3, #15
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d109      	bne.n	8004f16 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	7999      	ldrb	r1, [r3, #6]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f10:	461a      	mov	r2, r3
 8004f12:	f004 f879 	bl	8009008 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	460b      	mov	r3, r1
 8004f32:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004f34:	78fb      	ldrb	r3, [r7, #3]
 8004f36:	f003 030f 	and.w	r3, r3, #15
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	7912      	ldrb	r2, [r2, #4]
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d901      	bls.n	8004f46 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e042      	b.n	8004fcc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	da0f      	bge.n	8004f6e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f4e:	78fb      	ldrb	r3, [r7, #3]
 8004f50:	f003 020f 	and.w	r2, r3, #15
 8004f54:	4613      	mov	r3, r2
 8004f56:	00db      	lsls	r3, r3, #3
 8004f58:	4413      	add	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	3310      	adds	r3, #16
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	4413      	add	r3, r2
 8004f62:	3304      	adds	r3, #4
 8004f64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	705a      	strb	r2, [r3, #1]
 8004f6c:	e00f      	b.n	8004f8e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f6e:	78fb      	ldrb	r3, [r7, #3]
 8004f70:	f003 020f 	and.w	r2, r3, #15
 8004f74:	4613      	mov	r3, r2
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	4413      	add	r3, r2
 8004f84:	3304      	adds	r3, #4
 8004f86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	f003 030f 	and.w	r3, r3, #15
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_PCD_EP_ClrStall+0x86>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e00e      	b.n	8004fcc <HAL_PCD_EP_ClrStall+0xa4>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68f9      	ldr	r1, [r7, #12]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f003 fe9b 	bl	8008cf8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004fe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	da0c      	bge.n	8005002 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fe8:	78fb      	ldrb	r3, [r7, #3]
 8004fea:	f003 020f 	and.w	r2, r3, #15
 8004fee:	4613      	mov	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	4413      	add	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	3310      	adds	r3, #16
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	3304      	adds	r3, #4
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	e00c      	b.n	800501c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	f003 020f 	and.w	r2, r3, #15
 8005008:	4613      	mov	r3, r2
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	4413      	add	r3, r2
 8005018:	3304      	adds	r3, #4
 800501a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68f9      	ldr	r1, [r7, #12]
 8005022:	4618      	mov	r0, r3
 8005024:	f003 fcbe 	bl	80089a4 <USB_EPStopXfer>
 8005028:	4603      	mov	r3, r0
 800502a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800502c:	7afb      	ldrb	r3, [r7, #11]
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b08a      	sub	sp, #40	@ 0x28
 800503a:	af02      	add	r7, sp, #8
 800503c:	6078      	str	r0, [r7, #4]
 800503e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	4613      	mov	r3, r2
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	4413      	add	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	3310      	adds	r3, #16
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	4413      	add	r3, r2
 800505a:	3304      	adds	r3, #4
 800505c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	695a      	ldr	r2, [r3, #20]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	429a      	cmp	r2, r3
 8005068:	d901      	bls.n	800506e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e06b      	b.n	8005146 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	691a      	ldr	r2, [r3, #16]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	69fa      	ldr	r2, [r7, #28]
 8005080:	429a      	cmp	r2, r3
 8005082:	d902      	bls.n	800508a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	3303      	adds	r3, #3
 800508e:	089b      	lsrs	r3, r3, #2
 8005090:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005092:	e02a      	b.n	80050ea <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	691a      	ldr	r2, [r3, #16]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	695b      	ldr	r3, [r3, #20]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	69fa      	ldr	r2, [r7, #28]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d902      	bls.n	80050b0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	3303      	adds	r3, #3
 80050b4:	089b      	lsrs	r3, r3, #2
 80050b6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	68d9      	ldr	r1, [r3, #12]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80050c8:	9300      	str	r3, [sp, #0]
 80050ca:	4603      	mov	r3, r0
 80050cc:	6978      	ldr	r0, [r7, #20]
 80050ce:	f003 fd12 	bl	8008af6 <USB_WritePacket>

    ep->xfer_buff  += len;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	68da      	ldr	r2, [r3, #12]
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	441a      	add	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	695a      	ldr	r2, [r3, #20]
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	441a      	add	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	015a      	lsls	r2, r3, #5
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4413      	add	r3, r2
 80050f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80050fa:	69ba      	ldr	r2, [r7, #24]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d809      	bhi.n	8005114 <PCD_WriteEmptyTxFifo+0xde>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	695a      	ldr	r2, [r3, #20]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005108:	429a      	cmp	r2, r3
 800510a:	d203      	bcs.n	8005114 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1bf      	bne.n	8005094 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	691a      	ldr	r2, [r3, #16]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	429a      	cmp	r2, r3
 800511e:	d811      	bhi.n	8005144 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	f003 030f 	and.w	r3, r3, #15
 8005126:	2201      	movs	r2, #1
 8005128:	fa02 f303 	lsl.w	r3, r2, r3
 800512c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005134:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	43db      	mvns	r3, r3
 800513a:	6939      	ldr	r1, [r7, #16]
 800513c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005140:	4013      	ands	r3, r2
 8005142:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3720      	adds	r7, #32
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	333c      	adds	r3, #60	@ 0x3c
 8005168:	3304      	adds	r3, #4
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	4413      	add	r3, r2
 8005176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	799b      	ldrb	r3, [r3, #6]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d17b      	bne.n	800527e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	f003 0308 	and.w	r3, r3, #8
 800518c:	2b00      	cmp	r3, #0
 800518e:	d015      	beq.n	80051bc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	4a61      	ldr	r2, [pc, #388]	@ (8005318 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005194:	4293      	cmp	r3, r2
 8005196:	f240 80b9 	bls.w	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f000 80b3 	beq.w	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	015a      	lsls	r2, r3, #5
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	4413      	add	r3, r2
 80051ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051b2:	461a      	mov	r2, r3
 80051b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051b8:	6093      	str	r3, [r2, #8]
 80051ba:	e0a7      	b.n	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d009      	beq.n	80051da <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	015a      	lsls	r2, r3, #5
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	4413      	add	r3, r2
 80051ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051d2:	461a      	mov	r2, r3
 80051d4:	2320      	movs	r3, #32
 80051d6:	6093      	str	r3, [r2, #8]
 80051d8:	e098      	b.n	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f040 8093 	bne.w	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	4a4b      	ldr	r2, [pc, #300]	@ (8005318 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d90f      	bls.n	800520e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00a      	beq.n	800520e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	015a      	lsls	r2, r3, #5
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	4413      	add	r3, r2
 8005200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005204:	461a      	mov	r2, r3
 8005206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800520a:	6093      	str	r3, [r2, #8]
 800520c:	e07e      	b.n	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	4613      	mov	r3, r2
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	4413      	add	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	4413      	add	r3, r2
 8005220:	3304      	adds	r3, #4
 8005222:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6a1a      	ldr	r2, [r3, #32]
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	0159      	lsls	r1, r3, #5
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	440b      	add	r3, r1
 8005230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800523a:	1ad2      	subs	r2, r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d114      	bne.n	8005270 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d109      	bne.n	8005262 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6818      	ldr	r0, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005258:	461a      	mov	r2, r3
 800525a:	2101      	movs	r1, #1
 800525c:	f003 fed4 	bl	8009008 <USB_EP0_OutStart>
 8005260:	e006      	b.n	8005270 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	441a      	add	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	b2db      	uxtb	r3, r3
 8005274:	4619      	mov	r1, r3
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f005 fd4c 	bl	800ad14 <HAL_PCD_DataOutStageCallback>
 800527c:	e046      	b.n	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	4a26      	ldr	r2, [pc, #152]	@ (800531c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d124      	bne.n	80052d0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00a      	beq.n	80052a6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800529c:	461a      	mov	r2, r3
 800529e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052a2:	6093      	str	r3, [r2, #8]
 80052a4:	e032      	b.n	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f003 0320 	and.w	r3, r3, #32
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d008      	beq.n	80052c2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	4413      	add	r3, r2
 80052b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052bc:	461a      	mov	r2, r3
 80052be:	2320      	movs	r3, #32
 80052c0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	4619      	mov	r1, r3
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f005 fd23 	bl	800ad14 <HAL_PCD_DataOutStageCallback>
 80052ce:	e01d      	b.n	800530c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d114      	bne.n	8005300 <PCD_EP_OutXfrComplete_int+0x1b0>
 80052d6:	6879      	ldr	r1, [r7, #4]
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	4613      	mov	r3, r2
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	4413      	add	r3, r2
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	440b      	add	r3, r1
 80052e4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d108      	bne.n	8005300 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6818      	ldr	r0, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052f8:	461a      	mov	r2, r3
 80052fa:	2100      	movs	r1, #0
 80052fc:	f003 fe84 	bl	8009008 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	b2db      	uxtb	r3, r3
 8005304:	4619      	mov	r1, r3
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f005 fd04 	bl	800ad14 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3720      	adds	r7, #32
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	4f54300a 	.word	0x4f54300a
 800531c:	4f54310a 	.word	0x4f54310a

08005320 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	333c      	adds	r3, #60	@ 0x3c
 8005338:	3304      	adds	r3, #4
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	4413      	add	r3, r2
 8005346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	4a15      	ldr	r2, [pc, #84]	@ (80053a8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d90e      	bls.n	8005374 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800535c:	2b00      	cmp	r3, #0
 800535e:	d009      	beq.n	8005374 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	015a      	lsls	r2, r3, #5
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	4413      	add	r3, r2
 8005368:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800536c:	461a      	mov	r2, r3
 800536e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005372:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f005 fcbb 	bl	800acf0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	4a0a      	ldr	r2, [pc, #40]	@ (80053a8 <PCD_EP_OutSetupPacket_int+0x88>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d90c      	bls.n	800539c <PCD_EP_OutSetupPacket_int+0x7c>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	799b      	ldrb	r3, [r3, #6]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d108      	bne.n	800539c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6818      	ldr	r0, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005394:	461a      	mov	r2, r3
 8005396:	2101      	movs	r1, #1
 8005398:	f003 fe36 	bl	8009008 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	4f54300a 	.word	0x4f54300a

080053ac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b085      	sub	sp, #20
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	70fb      	strb	r3, [r7, #3]
 80053b8:	4613      	mov	r3, r2
 80053ba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80053c4:	78fb      	ldrb	r3, [r7, #3]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d107      	bne.n	80053da <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80053ca:	883b      	ldrh	r3, [r7, #0]
 80053cc:	0419      	lsls	r1, r3, #16
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68ba      	ldr	r2, [r7, #8]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80053d8:	e028      	b.n	800542c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e0:	0c1b      	lsrs	r3, r3, #16
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	4413      	add	r3, r2
 80053e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80053e8:	2300      	movs	r3, #0
 80053ea:	73fb      	strb	r3, [r7, #15]
 80053ec:	e00d      	b.n	800540a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	7bfb      	ldrb	r3, [r7, #15]
 80053f4:	3340      	adds	r3, #64	@ 0x40
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	0c1b      	lsrs	r3, r3, #16
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	4413      	add	r3, r2
 8005402:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005404:	7bfb      	ldrb	r3, [r7, #15]
 8005406:	3301      	adds	r3, #1
 8005408:	73fb      	strb	r3, [r7, #15]
 800540a:	7bfa      	ldrb	r2, [r7, #15]
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	3b01      	subs	r3, #1
 8005410:	429a      	cmp	r2, r3
 8005412:	d3ec      	bcc.n	80053ee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005414:	883b      	ldrh	r3, [r7, #0]
 8005416:	0418      	lsls	r0, r3, #16
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6819      	ldr	r1, [r3, #0]
 800541c:	78fb      	ldrb	r3, [r7, #3]
 800541e:	3b01      	subs	r3, #1
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	4302      	orrs	r2, r0
 8005424:	3340      	adds	r3, #64	@ 0x40
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	440b      	add	r3, r1
 800542a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	bc80      	pop	{r7}
 8005436:	4770      	bx	lr

08005438 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	460b      	mov	r3, r1
 8005442:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	887a      	ldrh	r2, [r7, #2]
 800544a:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	bc80      	pop	{r7}
 8005456:	4770      	bx	lr

08005458 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b08a      	sub	sp, #40	@ 0x28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e23b      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	2b00      	cmp	r3, #0
 8005474:	d050      	beq.n	8005518 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005476:	4b9e      	ldr	r3, [pc, #632]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f003 030c 	and.w	r3, r3, #12
 800547e:	2b04      	cmp	r3, #4
 8005480:	d00c      	beq.n	800549c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005482:	4b9b      	ldr	r3, [pc, #620]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800548a:	2b08      	cmp	r3, #8
 800548c:	d112      	bne.n	80054b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800548e:	4b98      	ldr	r3, [pc, #608]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005496:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800549a:	d10b      	bne.n	80054b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800549c:	4b94      	ldr	r3, [pc, #592]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d036      	beq.n	8005516 <HAL_RCC_OscConfig+0xbe>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d132      	bne.n	8005516 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e216      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	4b8e      	ldr	r3, [pc, #568]	@ (80056f4 <HAL_RCC_OscConfig+0x29c>)
 80054ba:	b2d2      	uxtb	r2, r2
 80054bc:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d013      	beq.n	80054ee <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054c6:	f7fd f9a5 	bl	8002814 <HAL_GetTick>
 80054ca:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054cc:	e008      	b.n	80054e0 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054ce:	f7fd f9a1 	bl	8002814 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	6a3b      	ldr	r3, [r7, #32]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b64      	cmp	r3, #100	@ 0x64
 80054da:	d901      	bls.n	80054e0 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e200      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054e0:	4b83      	ldr	r3, [pc, #524]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d0f0      	beq.n	80054ce <HAL_RCC_OscConfig+0x76>
 80054ec:	e014      	b.n	8005518 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ee:	f7fd f991 	bl	8002814 <HAL_GetTick>
 80054f2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054f4:	e008      	b.n	8005508 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054f6:	f7fd f98d 	bl	8002814 <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	6a3b      	ldr	r3, [r7, #32]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	2b64      	cmp	r3, #100	@ 0x64
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e1ec      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005508:	4b79      	ldr	r3, [pc, #484]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1f0      	bne.n	80054f6 <HAL_RCC_OscConfig+0x9e>
 8005514:	e000      	b.n	8005518 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005516:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d077      	beq.n	8005614 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005524:	4b72      	ldr	r3, [pc, #456]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 030c 	and.w	r3, r3, #12
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00b      	beq.n	8005548 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005530:	4b6f      	ldr	r3, [pc, #444]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005538:	2b08      	cmp	r3, #8
 800553a:	d126      	bne.n	800558a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800553c:	4b6c      	ldr	r3, [pc, #432]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d120      	bne.n	800558a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005548:	4b69      	ldr	r3, [pc, #420]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d005      	beq.n	8005560 <HAL_RCC_OscConfig+0x108>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d001      	beq.n	8005560 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e1c0      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005560:	4b63      	ldr	r3, [pc, #396]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	691b      	ldr	r3, [r3, #16]
 800556c:	21f8      	movs	r1, #248	@ 0xf8
 800556e:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005570:	68f9      	ldr	r1, [r7, #12]
 8005572:	fa91 f1a1 	rbit	r1, r1
 8005576:	6139      	str	r1, [r7, #16]
  return result;
 8005578:	6939      	ldr	r1, [r7, #16]
 800557a:	fab1 f181 	clz	r1, r1
 800557e:	b2c9      	uxtb	r1, r1
 8005580:	408b      	lsls	r3, r1
 8005582:	495b      	ldr	r1, [pc, #364]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005584:	4313      	orrs	r3, r2
 8005586:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005588:	e044      	b.n	8005614 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d02a      	beq.n	80055e8 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005592:	4b59      	ldr	r3, [pc, #356]	@ (80056f8 <HAL_RCC_OscConfig+0x2a0>)
 8005594:	2201      	movs	r2, #1
 8005596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005598:	f7fd f93c 	bl	8002814 <HAL_GetTick>
 800559c:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800559e:	e008      	b.n	80055b2 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055a0:	f7fd f938 	bl	8002814 <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	6a3b      	ldr	r3, [r7, #32]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d901      	bls.n	80055b2 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e197      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b2:	4b4f      	ldr	r3, [pc, #316]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0f0      	beq.n	80055a0 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055be:	4b4c      	ldr	r3, [pc, #304]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	21f8      	movs	r1, #248	@ 0xf8
 80055cc:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ce:	6979      	ldr	r1, [r7, #20]
 80055d0:	fa91 f1a1 	rbit	r1, r1
 80055d4:	61b9      	str	r1, [r7, #24]
  return result;
 80055d6:	69b9      	ldr	r1, [r7, #24]
 80055d8:	fab1 f181 	clz	r1, r1
 80055dc:	b2c9      	uxtb	r1, r1
 80055de:	408b      	lsls	r3, r1
 80055e0:	4943      	ldr	r1, [pc, #268]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	600b      	str	r3, [r1, #0]
 80055e6:	e015      	b.n	8005614 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055e8:	4b43      	ldr	r3, [pc, #268]	@ (80056f8 <HAL_RCC_OscConfig+0x2a0>)
 80055ea:	2200      	movs	r2, #0
 80055ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ee:	f7fd f911 	bl	8002814 <HAL_GetTick>
 80055f2:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055f4:	e008      	b.n	8005608 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055f6:	f7fd f90d 	bl	8002814 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	6a3b      	ldr	r3, [r7, #32]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	2b02      	cmp	r3, #2
 8005602:	d901      	bls.n	8005608 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005604:	2303      	movs	r3, #3
 8005606:	e16c      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005608:	4b39      	ldr	r3, [pc, #228]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1f0      	bne.n	80055f6 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0308 	and.w	r3, r3, #8
 800561c:	2b00      	cmp	r3, #0
 800561e:	d030      	beq.n	8005682 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	695b      	ldr	r3, [r3, #20]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d016      	beq.n	8005656 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005628:	4b34      	ldr	r3, [pc, #208]	@ (80056fc <HAL_RCC_OscConfig+0x2a4>)
 800562a:	2201      	movs	r2, #1
 800562c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800562e:	f7fd f8f1 	bl	8002814 <HAL_GetTick>
 8005632:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005634:	e008      	b.n	8005648 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005636:	f7fd f8ed 	bl	8002814 <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	2b02      	cmp	r3, #2
 8005642:	d901      	bls.n	8005648 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e14c      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005648:	4b29      	ldr	r3, [pc, #164]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 800564a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800564c:	f003 0302 	and.w	r3, r3, #2
 8005650:	2b00      	cmp	r3, #0
 8005652:	d0f0      	beq.n	8005636 <HAL_RCC_OscConfig+0x1de>
 8005654:	e015      	b.n	8005682 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005656:	4b29      	ldr	r3, [pc, #164]	@ (80056fc <HAL_RCC_OscConfig+0x2a4>)
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800565c:	f7fd f8da 	bl	8002814 <HAL_GetTick>
 8005660:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005662:	e008      	b.n	8005676 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005664:	f7fd f8d6 	bl	8002814 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e135      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005676:	4b1e      	ldr	r3, [pc, #120]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1f0      	bne.n	8005664 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0304 	and.w	r3, r3, #4
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 8087 	beq.w	800579e <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005690:	2300      	movs	r3, #0
 8005692:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005696:	4b16      	ldr	r3, [pc, #88]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d110      	bne.n	80056c4 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056a2:	2300      	movs	r3, #0
 80056a4:	60bb      	str	r3, [r7, #8]
 80056a6:	4b12      	ldr	r3, [pc, #72]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 80056a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056aa:	4a11      	ldr	r2, [pc, #68]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 80056ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80056b2:	4b0f      	ldr	r3, [pc, #60]	@ (80056f0 <HAL_RCC_OscConfig+0x298>)
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ba:	60bb      	str	r3, [r7, #8]
 80056bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056be:	2301      	movs	r3, #1
 80056c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80056c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005700 <HAL_RCC_OscConfig+0x2a8>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005700 <HAL_RCC_OscConfig+0x2a8>)
 80056ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ce:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005700 <HAL_RCC_OscConfig+0x2a8>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d122      	bne.n	8005722 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056dc:	4b08      	ldr	r3, [pc, #32]	@ (8005700 <HAL_RCC_OscConfig+0x2a8>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a07      	ldr	r2, [pc, #28]	@ (8005700 <HAL_RCC_OscConfig+0x2a8>)
 80056e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056e8:	f7fd f894 	bl	8002814 <HAL_GetTick>
 80056ec:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056ee:	e012      	b.n	8005716 <HAL_RCC_OscConfig+0x2be>
 80056f0:	40023800 	.word	0x40023800
 80056f4:	40023802 	.word	0x40023802
 80056f8:	42470000 	.word	0x42470000
 80056fc:	42470e80 	.word	0x42470e80
 8005700:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005704:	f7fd f886 	bl	8002814 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	6a3b      	ldr	r3, [r7, #32]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e0e5      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005716:	4b75      	ldr	r3, [pc, #468]	@ (80058ec <HAL_RCC_OscConfig+0x494>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f0      	beq.n	8005704 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	4b72      	ldr	r3, [pc, #456]	@ (80058f0 <HAL_RCC_OscConfig+0x498>)
 8005728:	b2d2      	uxtb	r2, r2
 800572a:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d015      	beq.n	8005760 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005734:	f7fd f86e 	bl	8002814 <HAL_GetTick>
 8005738:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800573a:	e00a      	b.n	8005752 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800573c:	f7fd f86a 	bl	8002814 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800574a:	4293      	cmp	r3, r2
 800574c:	d901      	bls.n	8005752 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e0c7      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005752:	4b68      	ldr	r3, [pc, #416]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 8005754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d0ee      	beq.n	800573c <HAL_RCC_OscConfig+0x2e4>
 800575e:	e014      	b.n	800578a <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005760:	f7fd f858 	bl	8002814 <HAL_GetTick>
 8005764:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005766:	e00a      	b.n	800577e <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005768:	f7fd f854 	bl	8002814 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005776:	4293      	cmp	r3, r2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e0b1      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800577e:	4b5d      	ldr	r3, [pc, #372]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 8005780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1ee      	bne.n	8005768 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800578a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800578e:	2b01      	cmp	r3, #1
 8005790:	d105      	bne.n	800579e <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005792:	4b58      	ldr	r3, [pc, #352]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 8005794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005796:	4a57      	ldr	r2, [pc, #348]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 8005798:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800579c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 809c 	beq.w	80058e0 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057a8:	4b52      	ldr	r3, [pc, #328]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f003 030c 	and.w	r3, r3, #12
 80057b0:	2b08      	cmp	r3, #8
 80057b2:	d061      	beq.n	8005878 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d146      	bne.n	800584a <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057bc:	4b4e      	ldr	r3, [pc, #312]	@ (80058f8 <HAL_RCC_OscConfig+0x4a0>)
 80057be:	2200      	movs	r2, #0
 80057c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c2:	f7fd f827 	bl	8002814 <HAL_GetTick>
 80057c6:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057c8:	e008      	b.n	80057dc <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057ca:	f7fd f823 	bl	8002814 <HAL_GetTick>
 80057ce:	4602      	mov	r2, r0
 80057d0:	6a3b      	ldr	r3, [r7, #32]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	2b64      	cmp	r3, #100	@ 0x64
 80057d6:	d901      	bls.n	80057dc <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e082      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057dc:	4b45      	ldr	r3, [pc, #276]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1f0      	bne.n	80057ca <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057e8:	4b42      	ldr	r3, [pc, #264]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	4b43      	ldr	r3, [pc, #268]	@ (80058fc <HAL_RCC_OscConfig+0x4a4>)
 80057ee:	4013      	ands	r3, r2
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	69d1      	ldr	r1, [r2, #28]
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	6a12      	ldr	r2, [r2, #32]
 80057f8:	4311      	orrs	r1, r2
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057fe:	0192      	lsls	r2, r2, #6
 8005800:	4311      	orrs	r1, r2
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005806:	0612      	lsls	r2, r2, #24
 8005808:	4311      	orrs	r1, r2
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800580e:	0852      	lsrs	r2, r2, #1
 8005810:	3a01      	subs	r2, #1
 8005812:	0412      	lsls	r2, r2, #16
 8005814:	430a      	orrs	r2, r1
 8005816:	4937      	ldr	r1, [pc, #220]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 8005818:	4313      	orrs	r3, r2
 800581a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800581c:	4b36      	ldr	r3, [pc, #216]	@ (80058f8 <HAL_RCC_OscConfig+0x4a0>)
 800581e:	2201      	movs	r2, #1
 8005820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005822:	f7fc fff7 	bl	8002814 <HAL_GetTick>
 8005826:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005828:	e008      	b.n	800583c <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800582a:	f7fc fff3 	bl	8002814 <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	2b64      	cmp	r3, #100	@ 0x64
 8005836:	d901      	bls.n	800583c <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e052      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800583c:	4b2d      	ldr	r3, [pc, #180]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d0f0      	beq.n	800582a <HAL_RCC_OscConfig+0x3d2>
 8005848:	e04a      	b.n	80058e0 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800584a:	4b2b      	ldr	r3, [pc, #172]	@ (80058f8 <HAL_RCC_OscConfig+0x4a0>)
 800584c:	2200      	movs	r2, #0
 800584e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fc ffe0 	bl	8002814 <HAL_GetTick>
 8005854:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005858:	f7fc ffdc 	bl	8002814 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b64      	cmp	r3, #100	@ 0x64
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e03b      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800586a:	4b22      	ldr	r3, [pc, #136]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f0      	bne.n	8005858 <HAL_RCC_OscConfig+0x400>
 8005876:	e033      	b.n	80058e0 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e02e      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005884:	4b1b      	ldr	r3, [pc, #108]	@ (80058f4 <HAL_RCC_OscConfig+0x49c>)
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	69db      	ldr	r3, [r3, #28]
 8005894:	429a      	cmp	r2, r3
 8005896:	d121      	bne.n	80058dc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d11a      	bne.n	80058dc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058a6:	69fa      	ldr	r2, [r7, #28]
 80058a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058ac:	4013      	ands	r3, r2
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058b2:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d111      	bne.n	80058dc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c2:	085b      	lsrs	r3, r3, #1
 80058c4:	3b01      	subs	r3, #1
 80058c6:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d107      	bne.n	80058dc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d6:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058d8:	429a      	cmp	r2, r3
 80058da:	d001      	beq.n	80058e0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e000      	b.n	80058e2 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3728      	adds	r7, #40	@ 0x28
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	40007000 	.word	0x40007000
 80058f0:	40023870 	.word	0x40023870
 80058f4:	40023800 	.word	0x40023800
 80058f8:	42470060 	.word	0x42470060
 80058fc:	f0bc8000 	.word	0xf0bc8000

08005900 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e0d2      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005914:	4b6b      	ldr	r3, [pc, #428]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 030f 	and.w	r3, r3, #15
 800591c:	683a      	ldr	r2, [r7, #0]
 800591e:	429a      	cmp	r2, r3
 8005920:	d90c      	bls.n	800593c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005922:	4b68      	ldr	r3, [pc, #416]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	b2d2      	uxtb	r2, r2
 8005928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800592a:	4b66      	ldr	r3, [pc, #408]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1c4>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 030f 	and.w	r3, r3, #15
 8005932:	683a      	ldr	r2, [r7, #0]
 8005934:	429a      	cmp	r2, r3
 8005936:	d001      	beq.n	800593c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e0be      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0302 	and.w	r3, r3, #2
 8005944:	2b00      	cmp	r3, #0
 8005946:	d020      	beq.n	800598a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0304 	and.w	r3, r3, #4
 8005950:	2b00      	cmp	r3, #0
 8005952:	d005      	beq.n	8005960 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005954:	4b5c      	ldr	r3, [pc, #368]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	4a5b      	ldr	r2, [pc, #364]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 800595a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800595e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0308 	and.w	r3, r3, #8
 8005968:	2b00      	cmp	r3, #0
 800596a:	d005      	beq.n	8005978 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 800596c:	4b56      	ldr	r3, [pc, #344]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	4a55      	ldr	r2, [pc, #340]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005972:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005976:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005978:	4b53      	ldr	r3, [pc, #332]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	4950      	ldr	r1, [pc, #320]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005986:	4313      	orrs	r3, r2
 8005988:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	2b00      	cmp	r3, #0
 8005994:	d040      	beq.n	8005a18 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d107      	bne.n	80059ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800599e:	4b4a      	ldr	r3, [pc, #296]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d115      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e085      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	d107      	bne.n	80059c6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059b6:	4b44      	ldr	r3, [pc, #272]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d109      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e079      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059c6:	4b40      	ldr	r3, [pc, #256]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0302 	and.w	r3, r3, #2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e071      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059d6:	4b3c      	ldr	r3, [pc, #240]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f023 0203 	bic.w	r2, r3, #3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	4939      	ldr	r1, [pc, #228]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059e8:	f7fc ff14 	bl	8002814 <HAL_GetTick>
 80059ec:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ee:	e00a      	b.n	8005a06 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059f0:	f7fc ff10 	bl	8002814 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e059      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a06:	4b30      	ldr	r3, [pc, #192]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 020c 	and.w	r2, r3, #12
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d1eb      	bne.n	80059f0 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a18:	4b2a      	ldr	r3, [pc, #168]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 030f 	and.w	r3, r3, #15
 8005a20:	683a      	ldr	r2, [r7, #0]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d20c      	bcs.n	8005a40 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a26:	4b27      	ldr	r3, [pc, #156]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a28:	683a      	ldr	r2, [r7, #0]
 8005a2a:	b2d2      	uxtb	r2, r2
 8005a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a2e:	4b25      	ldr	r3, [pc, #148]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d001      	beq.n	8005a40 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e03c      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0304 	and.w	r3, r3, #4
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d008      	beq.n	8005a5e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a4c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	491b      	ldr	r1, [pc, #108]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0308 	and.w	r3, r3, #8
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d009      	beq.n	8005a7e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a6a:	4b17      	ldr	r3, [pc, #92]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	4913      	ldr	r1, [pc, #76]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005a7e:	f000 f82b 	bl	8005ad8 <HAL_RCC_GetSysClockFreq>
 8005a82:	4601      	mov	r1, r0
 8005a84:	4b10      	ldr	r3, [pc, #64]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a8c:	22f0      	movs	r2, #240	@ 0xf0
 8005a8e:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	fa92 f2a2 	rbit	r2, r2
 8005a96:	613a      	str	r2, [r7, #16]
  return result;
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	fab2 f282 	clz	r2, r2
 8005a9e:	b2d2      	uxtb	r2, r2
 8005aa0:	40d3      	lsrs	r3, r2
 8005aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8005acc <HAL_RCC_ClockConfig+0x1cc>)
 8005aa4:	5cd3      	ldrb	r3, [r2, r3]
 8005aa6:	fa21 f303 	lsr.w	r3, r1, r3
 8005aaa:	4a09      	ldr	r2, [pc, #36]	@ (8005ad0 <HAL_RCC_ClockConfig+0x1d0>)
 8005aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005aae:	4b09      	ldr	r3, [pc, #36]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1d4>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fc fe6c 	bl	8002790 <HAL_InitTick>

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	40023c00 	.word	0x40023c00
 8005ac8:	40023800 	.word	0x40023800
 8005acc:	0800b964 	.word	0x0800b964
 8005ad0:	2000001c 	.word	0x2000001c
 8005ad4:	20000020 	.word	0x20000020

08005ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005adc:	b090      	sub	sp, #64	@ 0x40
 8005ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ae8:	2300      	movs	r3, #0
 8005aea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005aec:	2300      	movs	r3, #0
 8005aee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005af0:	4b59      	ldr	r3, [pc, #356]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 030c 	and.w	r3, r3, #12
 8005af8:	2b08      	cmp	r3, #8
 8005afa:	d00d      	beq.n	8005b18 <HAL_RCC_GetSysClockFreq+0x40>
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	f200 80a2 	bhi.w	8005c46 <HAL_RCC_GetSysClockFreq+0x16e>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_RCC_GetSysClockFreq+0x34>
 8005b06:	2b04      	cmp	r3, #4
 8005b08:	d003      	beq.n	8005b12 <HAL_RCC_GetSysClockFreq+0x3a>
 8005b0a:	e09c      	b.n	8005c46 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b0c:	4b53      	ldr	r3, [pc, #332]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x184>)
 8005b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005b10:	e09c      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b12:	4b53      	ldr	r3, [pc, #332]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b16:	e099      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b18:	4b4f      	ldr	r3, [pc, #316]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b20:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b22:	4b4d      	ldr	r3, [pc, #308]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d027      	beq.n	8005b7e <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	099b      	lsrs	r3, r3, #6
 8005b34:	2200      	movs	r2, #0
 8005b36:	623b      	str	r3, [r7, #32]
 8005b38:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005b40:	2100      	movs	r1, #0
 8005b42:	4b47      	ldr	r3, [pc, #284]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b44:	fb03 f201 	mul.w	r2, r3, r1
 8005b48:	2300      	movs	r3, #0
 8005b4a:	fb00 f303 	mul.w	r3, r0, r3
 8005b4e:	4413      	add	r3, r2
 8005b50:	4a43      	ldr	r2, [pc, #268]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b52:	fba0 2102 	umull	r2, r1, r0, r2
 8005b56:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005b58:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b5c:	4413      	add	r3, r2
 8005b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b62:	2200      	movs	r2, #0
 8005b64:	61bb      	str	r3, [r7, #24]
 8005b66:	61fa      	str	r2, [r7, #28]
 8005b68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b6c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b70:	f7fa ffe8 	bl	8000b44 <__aeabi_uldivmod>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	4613      	mov	r3, r2
 8005b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b7c:	e055      	b.n	8005c2a <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b7e:	4b36      	ldr	r3, [pc, #216]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	099b      	lsrs	r3, r3, #6
 8005b84:	2200      	movs	r2, #0
 8005b86:	613b      	str	r3, [r7, #16]
 8005b88:	617a      	str	r2, [r7, #20]
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005b90:	f04f 0b00 	mov.w	fp, #0
 8005b94:	4652      	mov	r2, sl
 8005b96:	465b      	mov	r3, fp
 8005b98:	f04f 0000 	mov.w	r0, #0
 8005b9c:	f04f 0100 	mov.w	r1, #0
 8005ba0:	0159      	lsls	r1, r3, #5
 8005ba2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ba6:	0150      	lsls	r0, r2, #5
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	ebb2 080a 	subs.w	r8, r2, sl
 8005bb0:	eb63 090b 	sbc.w	r9, r3, fp
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005bc0:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005bc4:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005bc8:	ebb2 0408 	subs.w	r4, r2, r8
 8005bcc:	eb63 0509 	sbc.w	r5, r3, r9
 8005bd0:	f04f 0200 	mov.w	r2, #0
 8005bd4:	f04f 0300 	mov.w	r3, #0
 8005bd8:	00eb      	lsls	r3, r5, #3
 8005bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bde:	00e2      	lsls	r2, r4, #3
 8005be0:	4614      	mov	r4, r2
 8005be2:	461d      	mov	r5, r3
 8005be4:	eb14 030a 	adds.w	r3, r4, sl
 8005be8:	603b      	str	r3, [r7, #0]
 8005bea:	eb45 030b 	adc.w	r3, r5, fp
 8005bee:	607b      	str	r3, [r7, #4]
 8005bf0:	f04f 0200 	mov.w	r2, #0
 8005bf4:	f04f 0300 	mov.w	r3, #0
 8005bf8:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bfc:	4629      	mov	r1, r5
 8005bfe:	028b      	lsls	r3, r1, #10
 8005c00:	4620      	mov	r0, r4
 8005c02:	4629      	mov	r1, r5
 8005c04:	4604      	mov	r4, r0
 8005c06:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8005c0a:	4601      	mov	r1, r0
 8005c0c:	028a      	lsls	r2, r1, #10
 8005c0e:	4610      	mov	r0, r2
 8005c10:	4619      	mov	r1, r3
 8005c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c14:	2200      	movs	r2, #0
 8005c16:	60bb      	str	r3, [r7, #8]
 8005c18:	60fa      	str	r2, [r7, #12]
 8005c1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c1e:	f7fa ff91 	bl	8000b44 <__aeabi_uldivmod>
 8005c22:	4602      	mov	r2, r0
 8005c24:	460b      	mov	r3, r1
 8005c26:	4613      	mov	r3, r2
 8005c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	0c1b      	lsrs	r3, r3, #16
 8005c30:	f003 0303 	and.w	r3, r3, #3
 8005c34:	3301      	adds	r3, #1
 8005c36:	005b      	lsls	r3, r3, #1
 8005c38:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005c3a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c44:	e002      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c46:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x184>)
 8005c48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c4a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3740      	adds	r7, #64	@ 0x40
 8005c52:	46bd      	mov	sp, r7
 8005c54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c58:	40023800 	.word	0x40023800
 8005c5c:	00f42400 	.word	0x00f42400
 8005c60:	017d7840 	.word	0x017d7840

08005c64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c68:	4b02      	ldr	r3, [pc, #8]	@ (8005c74 <HAL_RCC_GetHCLKFreq+0x10>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bc80      	pop	{r7}
 8005c72:	4770      	bx	lr
 8005c74:	2000001c 	.word	0x2000001c

08005c78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d101      	bne.n	8005c8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e07b      	b.n	8005d82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d108      	bne.n	8005ca4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c9a:	d009      	beq.n	8005cb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	61da      	str	r2, [r3, #28]
 8005ca2:	e005      	b.n	8005cb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d106      	bne.n	8005cd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f7fc fa10 	bl	80020f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2202      	movs	r2, #2
 8005cd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ce6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	431a      	orrs	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d20:	431a      	orrs	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a1b      	ldr	r3, [r3, #32]
 8005d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d34:	ea42 0103 	orr.w	r1, r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	430a      	orrs	r2, r1
 8005d46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	0c1b      	lsrs	r3, r3, #16
 8005d4e:	f003 0104 	and.w	r1, r3, #4
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d56:	f003 0210 	and.w	r2, r3, #16
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	430a      	orrs	r2, r1
 8005d60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	69da      	ldr	r2, [r3, #28]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3708      	adds	r7, #8
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b088      	sub	sp, #32
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	60b9      	str	r1, [r7, #8]
 8005d94:	603b      	str	r3, [r7, #0]
 8005d96:	4613      	mov	r3, r2
 8005d98:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d9a:	f7fc fd3b 	bl	8002814 <HAL_GetTick>
 8005d9e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005da0:	88fb      	ldrh	r3, [r7, #6]
 8005da2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d001      	beq.n	8005db4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005db0:	2302      	movs	r3, #2
 8005db2:	e12a      	b.n	800600a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d002      	beq.n	8005dc0 <HAL_SPI_Transmit+0x36>
 8005dba:	88fb      	ldrh	r3, [r7, #6]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d101      	bne.n	8005dc4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e122      	b.n	800600a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <HAL_SPI_Transmit+0x48>
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e11b      	b.n	800600a <HAL_SPI_Transmit+0x280>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2203      	movs	r2, #3
 8005dde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	88fa      	ldrh	r2, [r7, #6]
 8005df2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	88fa      	ldrh	r2, [r7, #6]
 8005df8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e20:	d10f      	bne.n	8005e42 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e4c:	2b40      	cmp	r3, #64	@ 0x40
 8005e4e:	d007      	beq.n	8005e60 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e68:	d152      	bne.n	8005f10 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d002      	beq.n	8005e78 <HAL_SPI_Transmit+0xee>
 8005e72:	8b7b      	ldrh	r3, [r7, #26]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d145      	bne.n	8005f04 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7c:	881a      	ldrh	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e88:	1c9a      	adds	r2, r3, #2
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	3b01      	subs	r3, #1
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e9c:	e032      	b.n	8005f04 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f003 0302 	and.w	r3, r3, #2
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d112      	bne.n	8005ed2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb0:	881a      	ldrh	r2, [r3, #0]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ebc:	1c9a      	adds	r2, r3, #2
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	b29a      	uxth	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005ed0:	e018      	b.n	8005f04 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ed2:	f7fc fc9f 	bl	8002814 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	683a      	ldr	r2, [r7, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d803      	bhi.n	8005eea <HAL_SPI_Transmit+0x160>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee8:	d102      	bne.n	8005ef0 <HAL_SPI_Transmit+0x166>
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d109      	bne.n	8005f04 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e082      	b.n	800600a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1c7      	bne.n	8005e9e <HAL_SPI_Transmit+0x114>
 8005f0e:	e053      	b.n	8005fb8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d002      	beq.n	8005f1e <HAL_SPI_Transmit+0x194>
 8005f18:	8b7b      	ldrh	r3, [r7, #26]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d147      	bne.n	8005fae <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	330c      	adds	r3, #12
 8005f28:	7812      	ldrb	r2, [r2, #0]
 8005f2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005f44:	e033      	b.n	8005fae <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f003 0302 	and.w	r3, r3, #2
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d113      	bne.n	8005f7c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	330c      	adds	r3, #12
 8005f5e:	7812      	ldrb	r2, [r2, #0]
 8005f60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f66:	1c5a      	adds	r2, r3, #1
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	3b01      	subs	r3, #1
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f7a:	e018      	b.n	8005fae <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f7c:	f7fc fc4a 	bl	8002814 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	683a      	ldr	r2, [r7, #0]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d803      	bhi.n	8005f94 <HAL_SPI_Transmit+0x20a>
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f92:	d102      	bne.n	8005f9a <HAL_SPI_Transmit+0x210>
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d109      	bne.n	8005fae <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e02d      	b.n	800600a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1c6      	bne.n	8005f46 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fb8:	69fa      	ldr	r2, [r7, #28]
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 fba8 	bl	8006712 <SPI_EndRxTxTransaction>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d002      	beq.n	8005fce <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2220      	movs	r2, #32
 8005fcc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10a      	bne.n	8005fec <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	617b      	str	r3, [r7, #20]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	617b      	str	r3, [r7, #20]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	617b      	str	r3, [r7, #20]
 8005fea:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006000:	2b00      	cmp	r3, #0
 8006002:	d001      	beq.n	8006008 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e000      	b.n	800600a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006008:	2300      	movs	r3, #0
  }
}
 800600a:	4618      	mov	r0, r3
 800600c:	3720      	adds	r7, #32
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b088      	sub	sp, #32
 8006016:	af02      	add	r7, sp, #8
 8006018:	60f8      	str	r0, [r7, #12]
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	603b      	str	r3, [r7, #0]
 800601e:	4613      	mov	r3, r2
 8006020:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b01      	cmp	r3, #1
 800602c:	d001      	beq.n	8006032 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800602e:	2302      	movs	r3, #2
 8006030:	e104      	b.n	800623c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800603a:	d112      	bne.n	8006062 <HAL_SPI_Receive+0x50>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10e      	bne.n	8006062 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2204      	movs	r2, #4
 8006048:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800604c:	88fa      	ldrh	r2, [r7, #6]
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	4613      	mov	r3, r2
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	68b9      	ldr	r1, [r7, #8]
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f000 f8f3 	bl	8006244 <HAL_SPI_TransmitReceive>
 800605e:	4603      	mov	r3, r0
 8006060:	e0ec      	b.n	800623c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006062:	f7fc fbd7 	bl	8002814 <HAL_GetTick>
 8006066:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <HAL_SPI_Receive+0x62>
 800606e:	88fb      	ldrh	r3, [r7, #6]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e0e1      	b.n	800623c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_SPI_Receive+0x74>
 8006082:	2302      	movs	r3, #2
 8006084:	e0da      	b.n	800623c <HAL_SPI_Receive+0x22a>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2204      	movs	r2, #4
 8006092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	88fa      	ldrh	r2, [r7, #6]
 80060a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	88fa      	ldrh	r2, [r7, #6]
 80060ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2200      	movs	r2, #0
 80060c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2200      	movs	r2, #0
 80060ca:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060d4:	d10f      	bne.n	80060f6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80060f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006100:	2b40      	cmp	r3, #64	@ 0x40
 8006102:	d007      	beq.n	8006114 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006112:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d170      	bne.n	80061fe <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800611c:	e035      	b.n	800618a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f003 0301 	and.w	r3, r3, #1
 8006128:	2b01      	cmp	r3, #1
 800612a:	d115      	bne.n	8006158 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f103 020c 	add.w	r2, r3, #12
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006138:	7812      	ldrb	r2, [r2, #0]
 800613a:	b2d2      	uxtb	r2, r2
 800613c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800614c:	b29b      	uxth	r3, r3
 800614e:	3b01      	subs	r3, #1
 8006150:	b29a      	uxth	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006156:	e018      	b.n	800618a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006158:	f7fc fb5c 	bl	8002814 <HAL_GetTick>
 800615c:	4602      	mov	r2, r0
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	683a      	ldr	r2, [r7, #0]
 8006164:	429a      	cmp	r2, r3
 8006166:	d803      	bhi.n	8006170 <HAL_SPI_Receive+0x15e>
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616e:	d102      	bne.n	8006176 <HAL_SPI_Receive+0x164>
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d109      	bne.n	800618a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	e058      	b.n	800623c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800618e:	b29b      	uxth	r3, r3
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1c4      	bne.n	800611e <HAL_SPI_Receive+0x10c>
 8006194:	e038      	b.n	8006208 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f003 0301 	and.w	r3, r3, #1
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d113      	bne.n	80061cc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ae:	b292      	uxth	r2, r2
 80061b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b6:	1c9a      	adds	r2, r3, #2
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061ca:	e018      	b.n	80061fe <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061cc:	f7fc fb22 	bl	8002814 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d803      	bhi.n	80061e4 <HAL_SPI_Receive+0x1d2>
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e2:	d102      	bne.n	80061ea <HAL_SPI_Receive+0x1d8>
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d109      	bne.n	80061fe <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e01e      	b.n	800623c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006202:	b29b      	uxth	r3, r3
 8006204:	2b00      	cmp	r3, #0
 8006206:	d1c6      	bne.n	8006196 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	6839      	ldr	r1, [r7, #0]
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 fa4b 	bl	80066a8 <SPI_EndRxTransaction>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d002      	beq.n	800621e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2220      	movs	r2, #32
 800621c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800623a:	2300      	movs	r3, #0
  }
}
 800623c:	4618      	mov	r0, r3
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b08a      	sub	sp, #40	@ 0x28
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006252:	2301      	movs	r3, #1
 8006254:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006256:	f7fc fadd 	bl	8002814 <HAL_GetTick>
 800625a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006262:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800626a:	887b      	ldrh	r3, [r7, #2]
 800626c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800626e:	7ffb      	ldrb	r3, [r7, #31]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d00c      	beq.n	800628e <HAL_SPI_TransmitReceive+0x4a>
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800627a:	d106      	bne.n	800628a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d102      	bne.n	800628a <HAL_SPI_TransmitReceive+0x46>
 8006284:	7ffb      	ldrb	r3, [r7, #31]
 8006286:	2b04      	cmp	r3, #4
 8006288:	d001      	beq.n	800628e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800628a:	2302      	movs	r3, #2
 800628c:	e17f      	b.n	800658e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d005      	beq.n	80062a0 <HAL_SPI_TransmitReceive+0x5c>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d002      	beq.n	80062a0 <HAL_SPI_TransmitReceive+0x5c>
 800629a:	887b      	ldrh	r3, [r7, #2]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d101      	bne.n	80062a4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e174      	b.n	800658e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_SPI_TransmitReceive+0x6e>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e16d      	b.n	800658e <HAL_SPI_TransmitReceive+0x34a>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	d003      	beq.n	80062ce <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2205      	movs	r2, #5
 80062ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	887a      	ldrh	r2, [r7, #2]
 80062de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	887a      	ldrh	r2, [r7, #2]
 80062e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	887a      	ldrh	r2, [r7, #2]
 80062f0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	887a      	ldrh	r2, [r7, #2]
 80062f6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800630e:	2b40      	cmp	r3, #64	@ 0x40
 8006310:	d007      	beq.n	8006322 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006320:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800632a:	d17e      	bne.n	800642a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d002      	beq.n	800633a <HAL_SPI_TransmitReceive+0xf6>
 8006334:	8afb      	ldrh	r3, [r7, #22]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d16c      	bne.n	8006414 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633e:	881a      	ldrh	r2, [r3, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800634a:	1c9a      	adds	r2, r3, #2
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b29a      	uxth	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800635e:	e059      	b.n	8006414 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b02      	cmp	r3, #2
 800636c:	d11b      	bne.n	80063a6 <HAL_SPI_TransmitReceive+0x162>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d016      	beq.n	80063a6 <HAL_SPI_TransmitReceive+0x162>
 8006378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637a:	2b01      	cmp	r3, #1
 800637c:	d113      	bne.n	80063a6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006382:	881a      	ldrh	r2, [r3, #0]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800638e:	1c9a      	adds	r2, r3, #2
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006398:	b29b      	uxth	r3, r3
 800639a:	3b01      	subs	r3, #1
 800639c:	b29a      	uxth	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063a2:	2300      	movs	r3, #0
 80063a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f003 0301 	and.w	r3, r3, #1
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d119      	bne.n	80063e8 <HAL_SPI_TransmitReceive+0x1a4>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d014      	beq.n	80063e8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68da      	ldr	r2, [r3, #12]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c8:	b292      	uxth	r2, r2
 80063ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d0:	1c9a      	adds	r2, r3, #2
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063da:	b29b      	uxth	r3, r3
 80063dc:	3b01      	subs	r3, #1
 80063de:	b29a      	uxth	r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063e4:	2301      	movs	r3, #1
 80063e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80063e8:	f7fc fa14 	bl	8002814 <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d80d      	bhi.n	8006414 <HAL_SPI_TransmitReceive+0x1d0>
 80063f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063fe:	d009      	beq.n	8006414 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	e0bc      	b.n	800658e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006418:	b29b      	uxth	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1a0      	bne.n	8006360 <HAL_SPI_TransmitReceive+0x11c>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006422:	b29b      	uxth	r3, r3
 8006424:	2b00      	cmp	r3, #0
 8006426:	d19b      	bne.n	8006360 <HAL_SPI_TransmitReceive+0x11c>
 8006428:	e082      	b.n	8006530 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_SPI_TransmitReceive+0x1f4>
 8006432:	8afb      	ldrh	r3, [r7, #22]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d171      	bne.n	800651c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	330c      	adds	r3, #12
 8006442:	7812      	ldrb	r2, [r2, #0]
 8006444:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644a:	1c5a      	adds	r2, r3, #1
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006454:	b29b      	uxth	r3, r3
 8006456:	3b01      	subs	r3, #1
 8006458:	b29a      	uxth	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800645e:	e05d      	b.n	800651c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f003 0302 	and.w	r3, r3, #2
 800646a:	2b02      	cmp	r3, #2
 800646c:	d11c      	bne.n	80064a8 <HAL_SPI_TransmitReceive+0x264>
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006472:	b29b      	uxth	r3, r3
 8006474:	2b00      	cmp	r3, #0
 8006476:	d017      	beq.n	80064a8 <HAL_SPI_TransmitReceive+0x264>
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	2b01      	cmp	r3, #1
 800647c:	d114      	bne.n	80064a8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	330c      	adds	r3, #12
 8006488:	7812      	ldrb	r2, [r2, #0]
 800648a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800649a:	b29b      	uxth	r3, r3
 800649c:	3b01      	subs	r3, #1
 800649e:	b29a      	uxth	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064a4:	2300      	movs	r3, #0
 80064a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f003 0301 	and.w	r3, r3, #1
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d119      	bne.n	80064ea <HAL_SPI_TransmitReceive+0x2a6>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d014      	beq.n	80064ea <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68da      	ldr	r2, [r3, #12]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ca:	b2d2      	uxtb	r2, r2
 80064cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064dc:	b29b      	uxth	r3, r3
 80064de:	3b01      	subs	r3, #1
 80064e0:	b29a      	uxth	r2, r3
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064e6:	2301      	movs	r3, #1
 80064e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80064ea:	f7fc f993 	bl	8002814 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	6a3b      	ldr	r3, [r7, #32]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d803      	bhi.n	8006502 <HAL_SPI_TransmitReceive+0x2be>
 80064fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006500:	d102      	bne.n	8006508 <HAL_SPI_TransmitReceive+0x2c4>
 8006502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006504:	2b00      	cmp	r3, #0
 8006506:	d109      	bne.n	800651c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e038      	b.n	800658e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006520:	b29b      	uxth	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d19c      	bne.n	8006460 <HAL_SPI_TransmitReceive+0x21c>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800652a:	b29b      	uxth	r3, r3
 800652c:	2b00      	cmp	r3, #0
 800652e:	d197      	bne.n	8006460 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006530:	6a3a      	ldr	r2, [r7, #32]
 8006532:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f000 f8ec 	bl	8006712 <SPI_EndRxTxTransaction>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d008      	beq.n	8006552 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2220      	movs	r2, #32
 8006544:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e01d      	b.n	800658e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10a      	bne.n	8006570 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800655a:	2300      	movs	r3, #0
 800655c:	613b      	str	r3, [r7, #16]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	613b      	str	r3, [r7, #16]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	613b      	str	r3, [r7, #16]
 800656e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e000      	b.n	800658e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800658c:	2300      	movs	r3, #0
  }
}
 800658e:	4618      	mov	r0, r3
 8006590:	3728      	adds	r7, #40	@ 0x28
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
	...

08006598 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b088      	sub	sp, #32
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	603b      	str	r3, [r7, #0]
 80065a4:	4613      	mov	r3, r2
 80065a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065a8:	f7fc f934 	bl	8002814 <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b0:	1a9b      	subs	r3, r3, r2
 80065b2:	683a      	ldr	r2, [r7, #0]
 80065b4:	4413      	add	r3, r2
 80065b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065b8:	f7fc f92c 	bl	8002814 <HAL_GetTick>
 80065bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065be:	4b39      	ldr	r3, [pc, #228]	@ (80066a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	015b      	lsls	r3, r3, #5
 80065c4:	0d1b      	lsrs	r3, r3, #20
 80065c6:	69fa      	ldr	r2, [r7, #28]
 80065c8:	fb02 f303 	mul.w	r3, r2, r3
 80065cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065ce:	e054      	b.n	800667a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d6:	d050      	beq.n	800667a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065d8:	f7fc f91c 	bl	8002814 <HAL_GetTick>
 80065dc:	4602      	mov	r2, r0
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	1ad3      	subs	r3, r2, r3
 80065e2:	69fa      	ldr	r2, [r7, #28]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d902      	bls.n	80065ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d13d      	bne.n	800666a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	685a      	ldr	r2, [r3, #4]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80065fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006606:	d111      	bne.n	800662c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006610:	d004      	beq.n	800661c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800661a:	d107      	bne.n	800662c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800662a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006630:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006634:	d10f      	bne.n	8006656 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006644:	601a      	str	r2, [r3, #0]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006654:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006666:	2303      	movs	r3, #3
 8006668:	e017      	b.n	800669a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d101      	bne.n	8006674 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006670:	2300      	movs	r3, #0
 8006672:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	3b01      	subs	r3, #1
 8006678:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689a      	ldr	r2, [r3, #8]
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	4013      	ands	r3, r2
 8006684:	68ba      	ldr	r2, [r7, #8]
 8006686:	429a      	cmp	r2, r3
 8006688:	bf0c      	ite	eq
 800668a:	2301      	moveq	r3, #1
 800668c:	2300      	movne	r3, #0
 800668e:	b2db      	uxtb	r3, r3
 8006690:	461a      	mov	r2, r3
 8006692:	79fb      	ldrb	r3, [r7, #7]
 8006694:	429a      	cmp	r2, r3
 8006696:	d19b      	bne.n	80065d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3720      	adds	r7, #32
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	2000001c 	.word	0x2000001c

080066a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b086      	sub	sp, #24
 80066ac:	af02      	add	r7, sp, #8
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066bc:	d111      	bne.n	80066e2 <SPI_EndRxTransaction+0x3a>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066c6:	d004      	beq.n	80066d2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066d0:	d107      	bne.n	80066e2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066e0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	2200      	movs	r2, #0
 80066ea:	2180      	movs	r1, #128	@ 0x80
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f7ff ff53 	bl	8006598 <SPI_WaitFlagStateUntilTimeout>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d007      	beq.n	8006708 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066fc:	f043 0220 	orr.w	r2, r3, #32
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e000      	b.n	800670a <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b086      	sub	sp, #24
 8006716:	af02      	add	r7, sp, #8
 8006718:	60f8      	str	r0, [r7, #12]
 800671a:	60b9      	str	r1, [r7, #8]
 800671c:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	2201      	movs	r2, #1
 8006726:	2102      	movs	r1, #2
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f7ff ff35 	bl	8006598 <SPI_WaitFlagStateUntilTimeout>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d007      	beq.n	8006744 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006738:	f043 0220 	orr.w	r2, r3, #32
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	e013      	b.n	800676c <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	2200      	movs	r2, #0
 800674c:	2180      	movs	r1, #128	@ 0x80
 800674e:	68f8      	ldr	r0, [r7, #12]
 8006750:	f7ff ff22 	bl	8006598 <SPI_WaitFlagStateUntilTimeout>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d007      	beq.n	800676a <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800675e:	f043 0220 	orr.w	r2, r3, #32
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e000      	b.n	800676c <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e041      	b.n	800680a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fb fe98 	bl	80024d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3304      	adds	r3, #4
 80067b0:	4619      	mov	r1, r3
 80067b2:	4610      	mov	r0, r2
 80067b4:	f000 fdee 	bl	8007394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006822:	b2db      	uxtb	r3, r3
 8006824:	2b01      	cmp	r3, #1
 8006826:	d001      	beq.n	800682c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e04e      	b.n	80068ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2202      	movs	r2, #2
 8006830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0201 	orr.w	r2, r2, #1
 8006842:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a22      	ldr	r2, [pc, #136]	@ (80068d4 <HAL_TIM_Base_Start_IT+0xc0>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d022      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006856:	d01d      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a1e      	ldr	r2, [pc, #120]	@ (80068d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d018      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a1d      	ldr	r2, [pc, #116]	@ (80068dc <HAL_TIM_Base_Start_IT+0xc8>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d013      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a1b      	ldr	r2, [pc, #108]	@ (80068e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00e      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a1a      	ldr	r2, [pc, #104]	@ (80068e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d009      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a18      	ldr	r2, [pc, #96]	@ (80068e8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d004      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a17      	ldr	r2, [pc, #92]	@ (80068ec <HAL_TIM_Base_Start_IT+0xd8>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d111      	bne.n	80068b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 0307 	and.w	r3, r3, #7
 800689e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b06      	cmp	r3, #6
 80068a4:	d010      	beq.n	80068c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f042 0201 	orr.w	r2, r2, #1
 80068b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b6:	e007      	b.n	80068c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0201 	orr.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3714      	adds	r7, #20
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bc80      	pop	{r7}
 80068d2:	4770      	bx	lr
 80068d4:	40010000 	.word	0x40010000
 80068d8:	40000400 	.word	0x40000400
 80068dc:	40000800 	.word	0x40000800
 80068e0:	40000c00 	.word	0x40000c00
 80068e4:	40010400 	.word	0x40010400
 80068e8:	40014000 	.word	0x40014000
 80068ec:	40001800 	.word	0x40001800

080068f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d101      	bne.n	8006902 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e041      	b.n	8006986 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b00      	cmp	r3, #0
 800690c:	d106      	bne.n	800691c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 f839 	bl	800698e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3304      	adds	r3, #4
 800692c:	4619      	mov	r1, r3
 800692e:	4610      	mov	r0, r2
 8006930:	f000 fd30 	bl	8007394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3708      	adds	r7, #8
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800698e:	b480      	push	{r7}
 8006990:	b083      	sub	sp, #12
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006996:	bf00      	nop
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	bc80      	pop	{r7}
 800699e:	4770      	bx	lr

080069a0 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d104      	bne.n	80069ba <HAL_TIM_IC_Start+0x1a>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	e013      	b.n	80069e2 <HAL_TIM_IC_Start+0x42>
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	2b04      	cmp	r3, #4
 80069be:	d104      	bne.n	80069ca <HAL_TIM_IC_Start+0x2a>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	e00b      	b.n	80069e2 <HAL_TIM_IC_Start+0x42>
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2b08      	cmp	r3, #8
 80069ce:	d104      	bne.n	80069da <HAL_TIM_IC_Start+0x3a>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	e003      	b.n	80069e2 <HAL_TIM_IC_Start+0x42>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d104      	bne.n	80069f4 <HAL_TIM_IC_Start+0x54>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	e013      	b.n	8006a1c <HAL_TIM_IC_Start+0x7c>
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	2b04      	cmp	r3, #4
 80069f8:	d104      	bne.n	8006a04 <HAL_TIM_IC_Start+0x64>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	e00b      	b.n	8006a1c <HAL_TIM_IC_Start+0x7c>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	2b08      	cmp	r3, #8
 8006a08:	d104      	bne.n	8006a14 <HAL_TIM_IC_Start+0x74>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	e003      	b.n	8006a1c <HAL_TIM_IC_Start+0x7c>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006a1e:	7bfb      	ldrb	r3, [r7, #15]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d102      	bne.n	8006a2a <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006a24:	7bbb      	ldrb	r3, [r7, #14]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d001      	beq.n	8006a2e <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e081      	b.n	8006b32 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d104      	bne.n	8006a3e <HAL_TIM_IC_Start+0x9e>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2202      	movs	r2, #2
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a3c:	e013      	b.n	8006a66 <HAL_TIM_IC_Start+0xc6>
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	2b04      	cmp	r3, #4
 8006a42:	d104      	bne.n	8006a4e <HAL_TIM_IC_Start+0xae>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2202      	movs	r2, #2
 8006a48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a4c:	e00b      	b.n	8006a66 <HAL_TIM_IC_Start+0xc6>
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2b08      	cmp	r3, #8
 8006a52:	d104      	bne.n	8006a5e <HAL_TIM_IC_Start+0xbe>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2202      	movs	r2, #2
 8006a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a5c:	e003      	b.n	8006a66 <HAL_TIM_IC_Start+0xc6>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2202      	movs	r2, #2
 8006a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d104      	bne.n	8006a76 <HAL_TIM_IC_Start+0xd6>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2202      	movs	r2, #2
 8006a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a74:	e013      	b.n	8006a9e <HAL_TIM_IC_Start+0xfe>
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	2b04      	cmp	r3, #4
 8006a7a:	d104      	bne.n	8006a86 <HAL_TIM_IC_Start+0xe6>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2202      	movs	r2, #2
 8006a80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a84:	e00b      	b.n	8006a9e <HAL_TIM_IC_Start+0xfe>
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	2b08      	cmp	r3, #8
 8006a8a:	d104      	bne.n	8006a96 <HAL_TIM_IC_Start+0xf6>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2202      	movs	r2, #2
 8006a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a94:	e003      	b.n	8006a9e <HAL_TIM_IC_Start+0xfe>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2202      	movs	r2, #2
 8006a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	6839      	ldr	r1, [r7, #0]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 ff6b 	bl	8007982 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a22      	ldr	r2, [pc, #136]	@ (8006b3c <HAL_TIM_IC_Start+0x19c>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d022      	beq.n	8006afc <HAL_TIM_IC_Start+0x15c>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006abe:	d01d      	beq.n	8006afc <HAL_TIM_IC_Start+0x15c>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8006b40 <HAL_TIM_IC_Start+0x1a0>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d018      	beq.n	8006afc <HAL_TIM_IC_Start+0x15c>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a1d      	ldr	r2, [pc, #116]	@ (8006b44 <HAL_TIM_IC_Start+0x1a4>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d013      	beq.n	8006afc <HAL_TIM_IC_Start+0x15c>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b48 <HAL_TIM_IC_Start+0x1a8>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d00e      	beq.n	8006afc <HAL_TIM_IC_Start+0x15c>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8006b4c <HAL_TIM_IC_Start+0x1ac>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d009      	beq.n	8006afc <HAL_TIM_IC_Start+0x15c>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a18      	ldr	r2, [pc, #96]	@ (8006b50 <HAL_TIM_IC_Start+0x1b0>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d004      	beq.n	8006afc <HAL_TIM_IC_Start+0x15c>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a17      	ldr	r2, [pc, #92]	@ (8006b54 <HAL_TIM_IC_Start+0x1b4>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d111      	bne.n	8006b20 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f003 0307 	and.w	r3, r3, #7
 8006b06:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	2b06      	cmp	r3, #6
 8006b0c:	d010      	beq.n	8006b30 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f042 0201 	orr.w	r2, r2, #1
 8006b1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b1e:	e007      	b.n	8006b30 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f042 0201 	orr.w	r2, r2, #1
 8006b2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	40010000 	.word	0x40010000
 8006b40:	40000400 	.word	0x40000400
 8006b44:	40000800 	.word	0x40000800
 8006b48:	40000c00 	.word	0x40000c00
 8006b4c:	40010400 	.word	0x40010400
 8006b50:	40014000 	.word	0x40014000
 8006b54:	40001800 	.word	0x40001800

08006b58 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d104      	bne.n	8006b76 <HAL_TIM_IC_Start_IT+0x1e>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	e013      	b.n	8006b9e <HAL_TIM_IC_Start_IT+0x46>
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	2b04      	cmp	r3, #4
 8006b7a:	d104      	bne.n	8006b86 <HAL_TIM_IC_Start_IT+0x2e>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	e00b      	b.n	8006b9e <HAL_TIM_IC_Start_IT+0x46>
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d104      	bne.n	8006b96 <HAL_TIM_IC_Start_IT+0x3e>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	e003      	b.n	8006b9e <HAL_TIM_IC_Start_IT+0x46>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b9c:	b2db      	uxtb	r3, r3
 8006b9e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d104      	bne.n	8006bb0 <HAL_TIM_IC_Start_IT+0x58>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	e013      	b.n	8006bd8 <HAL_TIM_IC_Start_IT+0x80>
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	2b04      	cmp	r3, #4
 8006bb4:	d104      	bne.n	8006bc0 <HAL_TIM_IC_Start_IT+0x68>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	e00b      	b.n	8006bd8 <HAL_TIM_IC_Start_IT+0x80>
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	2b08      	cmp	r3, #8
 8006bc4:	d104      	bne.n	8006bd0 <HAL_TIM_IC_Start_IT+0x78>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	e003      	b.n	8006bd8 <HAL_TIM_IC_Start_IT+0x80>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006bda:	7bbb      	ldrb	r3, [r7, #14]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d102      	bne.n	8006be6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006be0:	7b7b      	ldrb	r3, [r7, #13]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d001      	beq.n	8006bea <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e0cc      	b.n	8006d84 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d104      	bne.n	8006bfa <HAL_TIM_IC_Start_IT+0xa2>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bf8:	e013      	b.n	8006c22 <HAL_TIM_IC_Start_IT+0xca>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b04      	cmp	r3, #4
 8006bfe:	d104      	bne.n	8006c0a <HAL_TIM_IC_Start_IT+0xb2>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c08:	e00b      	b.n	8006c22 <HAL_TIM_IC_Start_IT+0xca>
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b08      	cmp	r3, #8
 8006c0e:	d104      	bne.n	8006c1a <HAL_TIM_IC_Start_IT+0xc2>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2202      	movs	r2, #2
 8006c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c18:	e003      	b.n	8006c22 <HAL_TIM_IC_Start_IT+0xca>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2202      	movs	r2, #2
 8006c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d104      	bne.n	8006c32 <HAL_TIM_IC_Start_IT+0xda>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c30:	e013      	b.n	8006c5a <HAL_TIM_IC_Start_IT+0x102>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b04      	cmp	r3, #4
 8006c36:	d104      	bne.n	8006c42 <HAL_TIM_IC_Start_IT+0xea>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c40:	e00b      	b.n	8006c5a <HAL_TIM_IC_Start_IT+0x102>
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	2b08      	cmp	r3, #8
 8006c46:	d104      	bne.n	8006c52 <HAL_TIM_IC_Start_IT+0xfa>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c50:	e003      	b.n	8006c5a <HAL_TIM_IC_Start_IT+0x102>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2202      	movs	r2, #2
 8006c56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b0c      	cmp	r3, #12
 8006c5e:	d841      	bhi.n	8006ce4 <HAL_TIM_IC_Start_IT+0x18c>
 8006c60:	a201      	add	r2, pc, #4	@ (adr r2, 8006c68 <HAL_TIM_IC_Start_IT+0x110>)
 8006c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c66:	bf00      	nop
 8006c68:	08006c9d 	.word	0x08006c9d
 8006c6c:	08006ce5 	.word	0x08006ce5
 8006c70:	08006ce5 	.word	0x08006ce5
 8006c74:	08006ce5 	.word	0x08006ce5
 8006c78:	08006caf 	.word	0x08006caf
 8006c7c:	08006ce5 	.word	0x08006ce5
 8006c80:	08006ce5 	.word	0x08006ce5
 8006c84:	08006ce5 	.word	0x08006ce5
 8006c88:	08006cc1 	.word	0x08006cc1
 8006c8c:	08006ce5 	.word	0x08006ce5
 8006c90:	08006ce5 	.word	0x08006ce5
 8006c94:	08006ce5 	.word	0x08006ce5
 8006c98:	08006cd3 	.word	0x08006cd3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f042 0202 	orr.w	r2, r2, #2
 8006caa:	60da      	str	r2, [r3, #12]
      break;
 8006cac:	e01d      	b.n	8006cea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	68da      	ldr	r2, [r3, #12]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f042 0204 	orr.w	r2, r2, #4
 8006cbc:	60da      	str	r2, [r3, #12]
      break;
 8006cbe:	e014      	b.n	8006cea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68da      	ldr	r2, [r3, #12]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f042 0208 	orr.w	r2, r2, #8
 8006cce:	60da      	str	r2, [r3, #12]
      break;
 8006cd0:	e00b      	b.n	8006cea <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68da      	ldr	r2, [r3, #12]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f042 0210 	orr.w	r2, r2, #16
 8006ce0:	60da      	str	r2, [r3, #12]
      break;
 8006ce2:	e002      	b.n	8006cea <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ce8:	bf00      	nop
  }

  if (status == HAL_OK)
 8006cea:	7bfb      	ldrb	r3, [r7, #15]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d148      	bne.n	8006d82 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	6839      	ldr	r1, [r7, #0]
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f000 fe42 	bl	8007982 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a22      	ldr	r2, [pc, #136]	@ (8006d8c <HAL_TIM_IC_Start_IT+0x234>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d022      	beq.n	8006d4e <HAL_TIM_IC_Start_IT+0x1f6>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d10:	d01d      	beq.n	8006d4e <HAL_TIM_IC_Start_IT+0x1f6>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a1e      	ldr	r2, [pc, #120]	@ (8006d90 <HAL_TIM_IC_Start_IT+0x238>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d018      	beq.n	8006d4e <HAL_TIM_IC_Start_IT+0x1f6>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a1c      	ldr	r2, [pc, #112]	@ (8006d94 <HAL_TIM_IC_Start_IT+0x23c>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d013      	beq.n	8006d4e <HAL_TIM_IC_Start_IT+0x1f6>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8006d98 <HAL_TIM_IC_Start_IT+0x240>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d00e      	beq.n	8006d4e <HAL_TIM_IC_Start_IT+0x1f6>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a19      	ldr	r2, [pc, #100]	@ (8006d9c <HAL_TIM_IC_Start_IT+0x244>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d009      	beq.n	8006d4e <HAL_TIM_IC_Start_IT+0x1f6>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a18      	ldr	r2, [pc, #96]	@ (8006da0 <HAL_TIM_IC_Start_IT+0x248>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d004      	beq.n	8006d4e <HAL_TIM_IC_Start_IT+0x1f6>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a16      	ldr	r2, [pc, #88]	@ (8006da4 <HAL_TIM_IC_Start_IT+0x24c>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d111      	bne.n	8006d72 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f003 0307 	and.w	r3, r3, #7
 8006d58:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	2b06      	cmp	r3, #6
 8006d5e:	d010      	beq.n	8006d82 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f042 0201 	orr.w	r2, r2, #1
 8006d6e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d70:	e007      	b.n	8006d82 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f042 0201 	orr.w	r2, r2, #1
 8006d80:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	40010000 	.word	0x40010000
 8006d90:	40000400 	.word	0x40000400
 8006d94:	40000800 	.word	0x40000800
 8006d98:	40000c00 	.word	0x40000c00
 8006d9c:	40010400 	.word	0x40010400
 8006da0:	40014000 	.word	0x40014000
 8006da4:	40001800 	.word	0x40001800

08006da8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d020      	beq.n	8006e0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f003 0302 	and.w	r3, r3, #2
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d01b      	beq.n	8006e0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f06f 0202 	mvn.w	r2, #2
 8006ddc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	f003 0303 	and.w	r3, r3, #3
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7fa fb40 	bl	8001478 <HAL_TIM_IC_CaptureCallback>
 8006df8:	e005      	b.n	8006e06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 faae 	bl	800735c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 fab4 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	f003 0304 	and.w	r3, r3, #4
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d020      	beq.n	8006e58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f003 0304 	and.w	r3, r3, #4
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d01b      	beq.n	8006e58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f06f 0204 	mvn.w	r2, #4
 8006e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2202      	movs	r2, #2
 8006e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d003      	beq.n	8006e46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7fa fb1a 	bl	8001478 <HAL_TIM_IC_CaptureCallback>
 8006e44:	e005      	b.n	8006e52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 fa88 	bl	800735c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 fa8e 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f003 0308 	and.w	r3, r3, #8
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d020      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f003 0308 	and.w	r3, r3, #8
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d01b      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f06f 0208 	mvn.w	r2, #8
 8006e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2204      	movs	r2, #4
 8006e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	69db      	ldr	r3, [r3, #28]
 8006e82:	f003 0303 	and.w	r3, r3, #3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7fa faf4 	bl	8001478 <HAL_TIM_IC_CaptureCallback>
 8006e90:	e005      	b.n	8006e9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fa62 	bl	800735c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 fa68 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f003 0310 	and.w	r3, r3, #16
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d020      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f003 0310 	and.w	r3, r3, #16
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d01b      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f06f 0210 	mvn.w	r2, #16
 8006ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2208      	movs	r2, #8
 8006ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7fa face 	bl	8001478 <HAL_TIM_IC_CaptureCallback>
 8006edc:	e005      	b.n	8006eea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 fa3c 	bl	800735c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 fa42 	bl	800736e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00c      	beq.n	8006f14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f003 0301 	and.w	r3, r3, #1
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d007      	beq.n	8006f14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f06f 0201 	mvn.w	r2, #1
 8006f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7fa fd88 	bl	8001a24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00c      	beq.n	8006f38 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d007      	beq.n	8006f38 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 fdcd 	bl	8007ad2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00c      	beq.n	8006f5c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d007      	beq.n	8006f5c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 fa12 	bl	8007380 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	f003 0320 	and.w	r3, r3, #32
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00c      	beq.n	8006f80 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f003 0320 	and.w	r3, r3, #32
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d007      	beq.n	8006f80 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f06f 0220 	mvn.w	r2, #32
 8006f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 fda0 	bl	8007ac0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f80:	bf00      	nop
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b086      	sub	sp, #24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d101      	bne.n	8006fa6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006fa2:	2302      	movs	r3, #2
 8006fa4:	e088      	b.n	80070b8 <HAL_TIM_IC_ConfigChannel+0x130>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d11b      	bne.n	8006fec <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006fc4:	f000 fb22 	bl	800760c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	699a      	ldr	r2, [r3, #24]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f022 020c 	bic.w	r2, r2, #12
 8006fd6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6999      	ldr	r1, [r3, #24]
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	689a      	ldr	r2, [r3, #8]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	430a      	orrs	r2, r1
 8006fe8:	619a      	str	r2, [r3, #24]
 8006fea:	e060      	b.n	80070ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b04      	cmp	r3, #4
 8006ff0:	d11c      	bne.n	800702c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007002:	f000 fba3 	bl	800774c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	699a      	ldr	r2, [r3, #24]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007014:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	6999      	ldr	r1, [r3, #24]
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	021a      	lsls	r2, r3, #8
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	619a      	str	r2, [r3, #24]
 800702a:	e040      	b.n	80070ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2b08      	cmp	r3, #8
 8007030:	d11b      	bne.n	800706a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007042:	f000 fbee 	bl	8007822 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69da      	ldr	r2, [r3, #28]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f022 020c 	bic.w	r2, r2, #12
 8007054:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	69d9      	ldr	r1, [r3, #28]
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	430a      	orrs	r2, r1
 8007066:	61da      	str	r2, [r3, #28]
 8007068:	e021      	b.n	80070ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b0c      	cmp	r3, #12
 800706e:	d11c      	bne.n	80070aa <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007080:	f000 fc0a 	bl	8007898 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69da      	ldr	r2, [r3, #28]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007092:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	69d9      	ldr	r1, [r3, #28]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	021a      	lsls	r2, r3, #8
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	430a      	orrs	r2, r1
 80070a6:	61da      	str	r2, [r3, #28]
 80070a8:	e001      	b.n	80070ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80070b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3718      	adds	r7, #24
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070ca:	2300      	movs	r3, #0
 80070cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d101      	bne.n	80070dc <HAL_TIM_ConfigClockSource+0x1c>
 80070d8:	2302      	movs	r3, #2
 80070da:	e0b4      	b.n	8007246 <HAL_TIM_ConfigClockSource+0x186>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2202      	movs	r2, #2
 80070e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80070fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007102:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007114:	d03e      	beq.n	8007194 <HAL_TIM_ConfigClockSource+0xd4>
 8007116:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800711a:	f200 8087 	bhi.w	800722c <HAL_TIM_ConfigClockSource+0x16c>
 800711e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007122:	f000 8086 	beq.w	8007232 <HAL_TIM_ConfigClockSource+0x172>
 8007126:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800712a:	d87f      	bhi.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
 800712c:	2b70      	cmp	r3, #112	@ 0x70
 800712e:	d01a      	beq.n	8007166 <HAL_TIM_ConfigClockSource+0xa6>
 8007130:	2b70      	cmp	r3, #112	@ 0x70
 8007132:	d87b      	bhi.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
 8007134:	2b60      	cmp	r3, #96	@ 0x60
 8007136:	d050      	beq.n	80071da <HAL_TIM_ConfigClockSource+0x11a>
 8007138:	2b60      	cmp	r3, #96	@ 0x60
 800713a:	d877      	bhi.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
 800713c:	2b50      	cmp	r3, #80	@ 0x50
 800713e:	d03c      	beq.n	80071ba <HAL_TIM_ConfigClockSource+0xfa>
 8007140:	2b50      	cmp	r3, #80	@ 0x50
 8007142:	d873      	bhi.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
 8007144:	2b40      	cmp	r3, #64	@ 0x40
 8007146:	d058      	beq.n	80071fa <HAL_TIM_ConfigClockSource+0x13a>
 8007148:	2b40      	cmp	r3, #64	@ 0x40
 800714a:	d86f      	bhi.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
 800714c:	2b30      	cmp	r3, #48	@ 0x30
 800714e:	d064      	beq.n	800721a <HAL_TIM_ConfigClockSource+0x15a>
 8007150:	2b30      	cmp	r3, #48	@ 0x30
 8007152:	d86b      	bhi.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
 8007154:	2b20      	cmp	r3, #32
 8007156:	d060      	beq.n	800721a <HAL_TIM_ConfigClockSource+0x15a>
 8007158:	2b20      	cmp	r3, #32
 800715a:	d867      	bhi.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
 800715c:	2b00      	cmp	r3, #0
 800715e:	d05c      	beq.n	800721a <HAL_TIM_ConfigClockSource+0x15a>
 8007160:	2b10      	cmp	r3, #16
 8007162:	d05a      	beq.n	800721a <HAL_TIM_ConfigClockSource+0x15a>
 8007164:	e062      	b.n	800722c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007176:	f000 fbe5 	bl	8007944 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007188:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68ba      	ldr	r2, [r7, #8]
 8007190:	609a      	str	r2, [r3, #8]
      break;
 8007192:	e04f      	b.n	8007234 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071a4:	f000 fbce 	bl	8007944 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	689a      	ldr	r2, [r3, #8]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071b6:	609a      	str	r2, [r3, #8]
      break;
 80071b8:	e03c      	b.n	8007234 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071c6:	461a      	mov	r2, r3
 80071c8:	f000 fa92 	bl	80076f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2150      	movs	r1, #80	@ 0x50
 80071d2:	4618      	mov	r0, r3
 80071d4:	f000 fb9c 	bl	8007910 <TIM_ITRx_SetConfig>
      break;
 80071d8:	e02c      	b.n	8007234 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071e6:	461a      	mov	r2, r3
 80071e8:	f000 faec 	bl	80077c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2160      	movs	r1, #96	@ 0x60
 80071f2:	4618      	mov	r0, r3
 80071f4:	f000 fb8c 	bl	8007910 <TIM_ITRx_SetConfig>
      break;
 80071f8:	e01c      	b.n	8007234 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007206:	461a      	mov	r2, r3
 8007208:	f000 fa72 	bl	80076f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2140      	movs	r1, #64	@ 0x40
 8007212:	4618      	mov	r0, r3
 8007214:	f000 fb7c 	bl	8007910 <TIM_ITRx_SetConfig>
      break;
 8007218:	e00c      	b.n	8007234 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4619      	mov	r1, r3
 8007224:	4610      	mov	r0, r2
 8007226:	f000 fb73 	bl	8007910 <TIM_ITRx_SetConfig>
      break;
 800722a:	e003      	b.n	8007234 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	73fb      	strb	r3, [r7, #15]
      break;
 8007230:	e000      	b.n	8007234 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007232:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007244:	7bfb      	ldrb	r3, [r7, #15]
}
 8007246:	4618      	mov	r0, r3
 8007248:	3710      	adds	r7, #16
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b082      	sub	sp, #8
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
 8007256:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800725e:	2b01      	cmp	r3, #1
 8007260:	d101      	bne.n	8007266 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007262:	2302      	movs	r3, #2
 8007264:	e031      	b.n	80072ca <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2202      	movs	r2, #2
 8007272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007276:	6839      	ldr	r1, [r7, #0]
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 f935 	bl	80074e8 <TIM_SlaveTimer_SetConfig>
 800727e:	4603      	mov	r3, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d009      	beq.n	8007298 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e018      	b.n	80072ca <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	68da      	ldr	r2, [r3, #12]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072a6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68da      	ldr	r2, [r3, #12]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80072b6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3708      	adds	r7, #8
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
	...

080072d4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80072de:	2300      	movs	r3, #0
 80072e0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b0c      	cmp	r3, #12
 80072e6:	d831      	bhi.n	800734c <HAL_TIM_ReadCapturedValue+0x78>
 80072e8:	a201      	add	r2, pc, #4	@ (adr r2, 80072f0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80072ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ee:	bf00      	nop
 80072f0:	08007325 	.word	0x08007325
 80072f4:	0800734d 	.word	0x0800734d
 80072f8:	0800734d 	.word	0x0800734d
 80072fc:	0800734d 	.word	0x0800734d
 8007300:	0800732f 	.word	0x0800732f
 8007304:	0800734d 	.word	0x0800734d
 8007308:	0800734d 	.word	0x0800734d
 800730c:	0800734d 	.word	0x0800734d
 8007310:	08007339 	.word	0x08007339
 8007314:	0800734d 	.word	0x0800734d
 8007318:	0800734d 	.word	0x0800734d
 800731c:	0800734d 	.word	0x0800734d
 8007320:	08007343 	.word	0x08007343
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800732a:	60fb      	str	r3, [r7, #12]

      break;
 800732c:	e00f      	b.n	800734e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007334:	60fb      	str	r3, [r7, #12]

      break;
 8007336:	e00a      	b.n	800734e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800733e:	60fb      	str	r3, [r7, #12]

      break;
 8007340:	e005      	b.n	800734e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007348:	60fb      	str	r3, [r7, #12]

      break;
 800734a:	e000      	b.n	800734e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800734c:	bf00      	nop
  }

  return tmpreg;
 800734e:	68fb      	ldr	r3, [r7, #12]
}
 8007350:	4618      	mov	r0, r3
 8007352:	3714      	adds	r7, #20
 8007354:	46bd      	mov	sp, r7
 8007356:	bc80      	pop	{r7}
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop

0800735c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	bc80      	pop	{r7}
 800736c:	4770      	bx	lr

0800736e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800736e:	b480      	push	{r7}
 8007370:	b083      	sub	sp, #12
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007376:	bf00      	nop
 8007378:	370c      	adds	r7, #12
 800737a:	46bd      	mov	sp, r7
 800737c:	bc80      	pop	{r7}
 800737e:	4770      	bx	lr

08007380 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	bc80      	pop	{r7}
 8007390:	4770      	bx	lr
	...

08007394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a45      	ldr	r2, [pc, #276]	@ (80074bc <TIM_Base_SetConfig+0x128>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d013      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073b2:	d00f      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a42      	ldr	r2, [pc, #264]	@ (80074c0 <TIM_Base_SetConfig+0x12c>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00b      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a41      	ldr	r2, [pc, #260]	@ (80074c4 <TIM_Base_SetConfig+0x130>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d007      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a40      	ldr	r2, [pc, #256]	@ (80074c8 <TIM_Base_SetConfig+0x134>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d003      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a3f      	ldr	r2, [pc, #252]	@ (80074cc <TIM_Base_SetConfig+0x138>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d108      	bne.n	80073e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a34      	ldr	r2, [pc, #208]	@ (80074bc <TIM_Base_SetConfig+0x128>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d02b      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f4:	d027      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a31      	ldr	r2, [pc, #196]	@ (80074c0 <TIM_Base_SetConfig+0x12c>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d023      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a30      	ldr	r2, [pc, #192]	@ (80074c4 <TIM_Base_SetConfig+0x130>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d01f      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a2f      	ldr	r2, [pc, #188]	@ (80074c8 <TIM_Base_SetConfig+0x134>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d01b      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a2e      	ldr	r2, [pc, #184]	@ (80074cc <TIM_Base_SetConfig+0x138>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d017      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a2d      	ldr	r2, [pc, #180]	@ (80074d0 <TIM_Base_SetConfig+0x13c>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d013      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a2c      	ldr	r2, [pc, #176]	@ (80074d4 <TIM_Base_SetConfig+0x140>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d00f      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a2b      	ldr	r2, [pc, #172]	@ (80074d8 <TIM_Base_SetConfig+0x144>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d00b      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a2a      	ldr	r2, [pc, #168]	@ (80074dc <TIM_Base_SetConfig+0x148>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d007      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a29      	ldr	r2, [pc, #164]	@ (80074e0 <TIM_Base_SetConfig+0x14c>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d003      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a28      	ldr	r2, [pc, #160]	@ (80074e4 <TIM_Base_SetConfig+0x150>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d108      	bne.n	8007458 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800744c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	4313      	orrs	r3, r2
 8007456:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	4313      	orrs	r3, r2
 8007464:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a0f      	ldr	r2, [pc, #60]	@ (80074bc <TIM_Base_SetConfig+0x128>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d003      	beq.n	800748c <TIM_Base_SetConfig+0xf8>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a11      	ldr	r2, [pc, #68]	@ (80074cc <TIM_Base_SetConfig+0x138>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d103      	bne.n	8007494 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	691a      	ldr	r2, [r3, #16]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d105      	bne.n	80074b2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	f023 0201 	bic.w	r2, r3, #1
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	611a      	str	r2, [r3, #16]
  }
}
 80074b2:	bf00      	nop
 80074b4:	3714      	adds	r7, #20
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bc80      	pop	{r7}
 80074ba:	4770      	bx	lr
 80074bc:	40010000 	.word	0x40010000
 80074c0:	40000400 	.word	0x40000400
 80074c4:	40000800 	.word	0x40000800
 80074c8:	40000c00 	.word	0x40000c00
 80074cc:	40010400 	.word	0x40010400
 80074d0:	40014000 	.word	0x40014000
 80074d4:	40014400 	.word	0x40014400
 80074d8:	40014800 	.word	0x40014800
 80074dc:	40001800 	.word	0x40001800
 80074e0:	40001c00 	.word	0x40001c00
 80074e4:	40002000 	.word	0x40002000

080074e8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b086      	sub	sp, #24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074f2:	2300      	movs	r3, #0
 80074f4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007504:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	693a      	ldr	r2, [r7, #16]
 800750c:	4313      	orrs	r3, r2
 800750e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	f023 0307 	bic.w	r3, r3, #7
 8007516:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	693a      	ldr	r2, [r7, #16]
 800751e:	4313      	orrs	r3, r2
 8007520:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	693a      	ldr	r2, [r7, #16]
 8007528:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	2b70      	cmp	r3, #112	@ 0x70
 8007530:	d01a      	beq.n	8007568 <TIM_SlaveTimer_SetConfig+0x80>
 8007532:	2b70      	cmp	r3, #112	@ 0x70
 8007534:	d860      	bhi.n	80075f8 <TIM_SlaveTimer_SetConfig+0x110>
 8007536:	2b60      	cmp	r3, #96	@ 0x60
 8007538:	d054      	beq.n	80075e4 <TIM_SlaveTimer_SetConfig+0xfc>
 800753a:	2b60      	cmp	r3, #96	@ 0x60
 800753c:	d85c      	bhi.n	80075f8 <TIM_SlaveTimer_SetConfig+0x110>
 800753e:	2b50      	cmp	r3, #80	@ 0x50
 8007540:	d046      	beq.n	80075d0 <TIM_SlaveTimer_SetConfig+0xe8>
 8007542:	2b50      	cmp	r3, #80	@ 0x50
 8007544:	d858      	bhi.n	80075f8 <TIM_SlaveTimer_SetConfig+0x110>
 8007546:	2b40      	cmp	r3, #64	@ 0x40
 8007548:	d019      	beq.n	800757e <TIM_SlaveTimer_SetConfig+0x96>
 800754a:	2b40      	cmp	r3, #64	@ 0x40
 800754c:	d854      	bhi.n	80075f8 <TIM_SlaveTimer_SetConfig+0x110>
 800754e:	2b30      	cmp	r3, #48	@ 0x30
 8007550:	d055      	beq.n	80075fe <TIM_SlaveTimer_SetConfig+0x116>
 8007552:	2b30      	cmp	r3, #48	@ 0x30
 8007554:	d850      	bhi.n	80075f8 <TIM_SlaveTimer_SetConfig+0x110>
 8007556:	2b20      	cmp	r3, #32
 8007558:	d051      	beq.n	80075fe <TIM_SlaveTimer_SetConfig+0x116>
 800755a:	2b20      	cmp	r3, #32
 800755c:	d84c      	bhi.n	80075f8 <TIM_SlaveTimer_SetConfig+0x110>
 800755e:	2b00      	cmp	r3, #0
 8007560:	d04d      	beq.n	80075fe <TIM_SlaveTimer_SetConfig+0x116>
 8007562:	2b10      	cmp	r3, #16
 8007564:	d04b      	beq.n	80075fe <TIM_SlaveTimer_SetConfig+0x116>
 8007566:	e047      	b.n	80075f8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007578:	f000 f9e4 	bl	8007944 <TIM_ETR_SetConfig>
      break;
 800757c:	e040      	b.n	8007600 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	2b05      	cmp	r3, #5
 8007584:	d101      	bne.n	800758a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e03b      	b.n	8007602 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6a1b      	ldr	r3, [r3, #32]
 8007590:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	6a1a      	ldr	r2, [r3, #32]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f022 0201 	bic.w	r2, r2, #1
 80075a0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	699b      	ldr	r3, [r3, #24]
 80075a8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80075b0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	011b      	lsls	r3, r3, #4
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68ba      	ldr	r2, [r7, #8]
 80075c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	621a      	str	r2, [r3, #32]
      break;
 80075ce:	e017      	b.n	8007600 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075dc:	461a      	mov	r2, r3
 80075de:	f000 f887 	bl	80076f0 <TIM_TI1_ConfigInputStage>
      break;
 80075e2:	e00d      	b.n	8007600 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075f0:	461a      	mov	r2, r3
 80075f2:	f000 f8e7 	bl	80077c4 <TIM_TI2_ConfigInputStage>
      break;
 80075f6:	e003      	b.n	8007600 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	75fb      	strb	r3, [r7, #23]
      break;
 80075fc:	e000      	b.n	8007600 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80075fe:	bf00      	nop
  }

  return status;
 8007600:	7dfb      	ldrb	r3, [r7, #23]
}
 8007602:	4618      	mov	r0, r3
 8007604:	3718      	adds	r7, #24
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
	...

0800760c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800760c:	b480      	push	{r7}
 800760e:	b087      	sub	sp, #28
 8007610:	af00      	add	r7, sp, #0
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	607a      	str	r2, [r7, #4]
 8007618:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6a1b      	ldr	r3, [r3, #32]
 800761e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6a1b      	ldr	r3, [r3, #32]
 8007624:	f023 0201 	bic.w	r2, r3, #1
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	4a27      	ldr	r2, [pc, #156]	@ (80076d4 <TIM_TI1_SetConfig+0xc8>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d01b      	beq.n	8007672 <TIM_TI1_SetConfig+0x66>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007640:	d017      	beq.n	8007672 <TIM_TI1_SetConfig+0x66>
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4a24      	ldr	r2, [pc, #144]	@ (80076d8 <TIM_TI1_SetConfig+0xcc>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d013      	beq.n	8007672 <TIM_TI1_SetConfig+0x66>
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	4a23      	ldr	r2, [pc, #140]	@ (80076dc <TIM_TI1_SetConfig+0xd0>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d00f      	beq.n	8007672 <TIM_TI1_SetConfig+0x66>
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	4a22      	ldr	r2, [pc, #136]	@ (80076e0 <TIM_TI1_SetConfig+0xd4>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d00b      	beq.n	8007672 <TIM_TI1_SetConfig+0x66>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	4a21      	ldr	r2, [pc, #132]	@ (80076e4 <TIM_TI1_SetConfig+0xd8>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d007      	beq.n	8007672 <TIM_TI1_SetConfig+0x66>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	4a20      	ldr	r2, [pc, #128]	@ (80076e8 <TIM_TI1_SetConfig+0xdc>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d003      	beq.n	8007672 <TIM_TI1_SetConfig+0x66>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	4a1f      	ldr	r2, [pc, #124]	@ (80076ec <TIM_TI1_SetConfig+0xe0>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d101      	bne.n	8007676 <TIM_TI1_SetConfig+0x6a>
 8007672:	2301      	movs	r3, #1
 8007674:	e000      	b.n	8007678 <TIM_TI1_SetConfig+0x6c>
 8007676:	2300      	movs	r3, #0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d008      	beq.n	800768e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f023 0303 	bic.w	r3, r3, #3
 8007682:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007684:	697a      	ldr	r2, [r7, #20]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4313      	orrs	r3, r2
 800768a:	617b      	str	r3, [r7, #20]
 800768c:	e003      	b.n	8007696 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	f043 0301 	orr.w	r3, r3, #1
 8007694:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800769c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	011b      	lsls	r3, r3, #4
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	697a      	ldr	r2, [r7, #20]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	f023 030a 	bic.w	r3, r3, #10
 80076b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	f003 030a 	and.w	r3, r3, #10
 80076b8:	693a      	ldr	r2, [r7, #16]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	697a      	ldr	r2, [r7, #20]
 80076c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	621a      	str	r2, [r3, #32]
}
 80076ca:	bf00      	nop
 80076cc:	371c      	adds	r7, #28
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bc80      	pop	{r7}
 80076d2:	4770      	bx	lr
 80076d4:	40010000 	.word	0x40010000
 80076d8:	40000400 	.word	0x40000400
 80076dc:	40000800 	.word	0x40000800
 80076e0:	40000c00 	.word	0x40000c00
 80076e4:	40010400 	.word	0x40010400
 80076e8:	40014000 	.word	0x40014000
 80076ec:	40001800 	.word	0x40001800

080076f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a1b      	ldr	r3, [r3, #32]
 8007700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	f023 0201 	bic.w	r2, r3, #1
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800771a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	011b      	lsls	r3, r3, #4
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	4313      	orrs	r3, r2
 8007724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f023 030a 	bic.w	r3, r3, #10
 800772c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800772e:	697a      	ldr	r2, [r7, #20]
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	4313      	orrs	r3, r2
 8007734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	693a      	ldr	r2, [r7, #16]
 800773a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	697a      	ldr	r2, [r7, #20]
 8007740:	621a      	str	r2, [r3, #32]
}
 8007742:	bf00      	nop
 8007744:	371c      	adds	r7, #28
 8007746:	46bd      	mov	sp, r7
 8007748:	bc80      	pop	{r7}
 800774a:	4770      	bx	lr

0800774c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800774c:	b480      	push	{r7}
 800774e:	b087      	sub	sp, #28
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
 8007758:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6a1b      	ldr	r3, [r3, #32]
 800775e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a1b      	ldr	r3, [r3, #32]
 8007764:	f023 0210 	bic.w	r2, r3, #16
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007778:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	021b      	lsls	r3, r3, #8
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	4313      	orrs	r3, r2
 8007782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800778a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	031b      	lsls	r3, r3, #12
 8007790:	b29b      	uxth	r3, r3
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	4313      	orrs	r3, r2
 8007796:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800779e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	011b      	lsls	r3, r3, #4
 80077a4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80077a8:	697a      	ldr	r2, [r7, #20]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	693a      	ldr	r2, [r7, #16]
 80077b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	697a      	ldr	r2, [r7, #20]
 80077b8:	621a      	str	r2, [r3, #32]
}
 80077ba:	bf00      	nop
 80077bc:	371c      	adds	r7, #28
 80077be:	46bd      	mov	sp, r7
 80077c0:	bc80      	pop	{r7}
 80077c2:	4770      	bx	lr

080077c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a1b      	ldr	r3, [r3, #32]
 80077d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	f023 0210 	bic.w	r2, r3, #16
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80077ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	031b      	lsls	r3, r3, #12
 80077f4:	693a      	ldr	r2, [r7, #16]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007800:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	011b      	lsls	r3, r3, #4
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	4313      	orrs	r3, r2
 800780a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	693a      	ldr	r2, [r7, #16]
 8007810:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	621a      	str	r2, [r3, #32]
}
 8007818:	bf00      	nop
 800781a:	371c      	adds	r7, #28
 800781c:	46bd      	mov	sp, r7
 800781e:	bc80      	pop	{r7}
 8007820:	4770      	bx	lr

08007822 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007822:	b480      	push	{r7}
 8007824:	b087      	sub	sp, #28
 8007826:	af00      	add	r7, sp, #0
 8007828:	60f8      	str	r0, [r7, #12]
 800782a:	60b9      	str	r1, [r7, #8]
 800782c:	607a      	str	r2, [r7, #4]
 800782e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6a1b      	ldr	r3, [r3, #32]
 8007834:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	69db      	ldr	r3, [r3, #28]
 8007846:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	f023 0303 	bic.w	r3, r3, #3
 800784e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4313      	orrs	r3, r2
 8007856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800785e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	011b      	lsls	r3, r3, #4
 8007864:	b2db      	uxtb	r3, r3
 8007866:	693a      	ldr	r2, [r7, #16]
 8007868:	4313      	orrs	r3, r2
 800786a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007872:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	021b      	lsls	r3, r3, #8
 8007878:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800787c:	697a      	ldr	r2, [r7, #20]
 800787e:	4313      	orrs	r3, r2
 8007880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	621a      	str	r2, [r3, #32]
}
 800788e:	bf00      	nop
 8007890:	371c      	adds	r7, #28
 8007892:	46bd      	mov	sp, r7
 8007894:	bc80      	pop	{r7}
 8007896:	4770      	bx	lr

08007898 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007898:	b480      	push	{r7}
 800789a:	b087      	sub	sp, #28
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
 80078a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6a1b      	ldr	r3, [r3, #32]
 80078b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	69db      	ldr	r3, [r3, #28]
 80078bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	021b      	lsls	r3, r3, #8
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80078d6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	031b      	lsls	r3, r3, #12
 80078dc:	b29b      	uxth	r3, r3
 80078de:	693a      	ldr	r2, [r7, #16]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80078ea:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	031b      	lsls	r3, r3, #12
 80078f0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	693a      	ldr	r2, [r7, #16]
 80078fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	621a      	str	r2, [r3, #32]
}
 8007906:	bf00      	nop
 8007908:	371c      	adds	r7, #28
 800790a:	46bd      	mov	sp, r7
 800790c:	bc80      	pop	{r7}
 800790e:	4770      	bx	lr

08007910 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007926:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	4313      	orrs	r3, r2
 800792e:	f043 0307 	orr.w	r3, r3, #7
 8007932:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	68fa      	ldr	r2, [r7, #12]
 8007938:	609a      	str	r2, [r3, #8]
}
 800793a:	bf00      	nop
 800793c:	3714      	adds	r7, #20
 800793e:	46bd      	mov	sp, r7
 8007940:	bc80      	pop	{r7}
 8007942:	4770      	bx	lr

08007944 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007944:	b480      	push	{r7}
 8007946:	b087      	sub	sp, #28
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	607a      	str	r2, [r7, #4]
 8007950:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800795e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	021a      	lsls	r2, r3, #8
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	431a      	orrs	r2, r3
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	4313      	orrs	r3, r2
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	4313      	orrs	r3, r2
 8007970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	609a      	str	r2, [r3, #8]
}
 8007978:	bf00      	nop
 800797a:	371c      	adds	r7, #28
 800797c:	46bd      	mov	sp, r7
 800797e:	bc80      	pop	{r7}
 8007980:	4770      	bx	lr

08007982 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007982:	b480      	push	{r7}
 8007984:	b087      	sub	sp, #28
 8007986:	af00      	add	r7, sp, #0
 8007988:	60f8      	str	r0, [r7, #12]
 800798a:	60b9      	str	r1, [r7, #8]
 800798c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	f003 031f 	and.w	r3, r3, #31
 8007994:	2201      	movs	r2, #1
 8007996:	fa02 f303 	lsl.w	r3, r2, r3
 800799a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6a1a      	ldr	r2, [r3, #32]
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	43db      	mvns	r3, r3
 80079a4:	401a      	ands	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6a1a      	ldr	r2, [r3, #32]
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	f003 031f 	and.w	r3, r3, #31
 80079b4:	6879      	ldr	r1, [r7, #4]
 80079b6:	fa01 f303 	lsl.w	r3, r1, r3
 80079ba:	431a      	orrs	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	621a      	str	r2, [r3, #32]
}
 80079c0:	bf00      	nop
 80079c2:	371c      	adds	r7, #28
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bc80      	pop	{r7}
 80079c8:	4770      	bx	lr
	...

080079cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d101      	bne.n	80079e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079e0:	2302      	movs	r3, #2
 80079e2:	e05a      	b.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2202      	movs	r2, #2
 80079f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68fa      	ldr	r2, [r7, #12]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a20      	ldr	r2, [pc, #128]	@ (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d022      	beq.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a30:	d01d      	beq.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a1c      	ldr	r2, [pc, #112]	@ (8007aa8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d018      	beq.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a1a      	ldr	r2, [pc, #104]	@ (8007aac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d013      	beq.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a19      	ldr	r2, [pc, #100]	@ (8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d00e      	beq.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a17      	ldr	r2, [pc, #92]	@ (8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d009      	beq.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a16      	ldr	r2, [pc, #88]	@ (8007ab8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d004      	beq.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a14      	ldr	r2, [pc, #80]	@ (8007abc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d10c      	bne.n	8007a88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	68ba      	ldr	r2, [r7, #8]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3714      	adds	r7, #20
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bc80      	pop	{r7}
 8007aa2:	4770      	bx	lr
 8007aa4:	40010000 	.word	0x40010000
 8007aa8:	40000400 	.word	0x40000400
 8007aac:	40000800 	.word	0x40000800
 8007ab0:	40000c00 	.word	0x40000c00
 8007ab4:	40010400 	.word	0x40010400
 8007ab8:	40014000 	.word	0x40014000
 8007abc:	40001800 	.word	0x40001800

08007ac0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ac8:	bf00      	nop
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bc80      	pop	{r7}
 8007ad0:	4770      	bx	lr

08007ad2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ad2:	b480      	push	{r7}
 8007ad4:	b083      	sub	sp, #12
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ada:	bf00      	nop
 8007adc:	370c      	adds	r7, #12
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bc80      	pop	{r7}
 8007ae2:	4770      	bx	lr

08007ae4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ae4:	b084      	sub	sp, #16
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b084      	sub	sp, #16
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
 8007aee:	f107 001c 	add.w	r0, r7, #28
 8007af2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007af6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d123      	bne.n	8007b46 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007b12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007b26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d105      	bne.n	8007b3a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f001 fac0 	bl	80090c0 <USB_CoreReset>
 8007b40:	4603      	mov	r3, r0
 8007b42:	73fb      	strb	r3, [r7, #15]
 8007b44:	e010      	b.n	8007b68 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f001 fab4 	bl	80090c0 <USB_CoreReset>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b60:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007b68:	7fbb      	ldrb	r3, [r7, #30]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d10b      	bne.n	8007b86 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f043 0206 	orr.w	r2, r3, #6
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	f043 0220 	orr.w	r2, r3, #32
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3710      	adds	r7, #16
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b92:	b004      	add	sp, #16
 8007b94:	4770      	bx	lr
	...

08007b98 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b087      	sub	sp, #28
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007ba6:	79fb      	ldrb	r3, [r7, #7]
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	d165      	bne.n	8007c78 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	4a41      	ldr	r2, [pc, #260]	@ (8007cb4 <USB_SetTurnaroundTime+0x11c>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d906      	bls.n	8007bc2 <USB_SetTurnaroundTime+0x2a>
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	4a40      	ldr	r2, [pc, #256]	@ (8007cb8 <USB_SetTurnaroundTime+0x120>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d202      	bcs.n	8007bc2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007bbc:	230f      	movs	r3, #15
 8007bbe:	617b      	str	r3, [r7, #20]
 8007bc0:	e062      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	4a3c      	ldr	r2, [pc, #240]	@ (8007cb8 <USB_SetTurnaroundTime+0x120>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d306      	bcc.n	8007bd8 <USB_SetTurnaroundTime+0x40>
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	4a3b      	ldr	r2, [pc, #236]	@ (8007cbc <USB_SetTurnaroundTime+0x124>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d202      	bcs.n	8007bd8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007bd2:	230e      	movs	r3, #14
 8007bd4:	617b      	str	r3, [r7, #20]
 8007bd6:	e057      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	4a38      	ldr	r2, [pc, #224]	@ (8007cbc <USB_SetTurnaroundTime+0x124>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d306      	bcc.n	8007bee <USB_SetTurnaroundTime+0x56>
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	4a37      	ldr	r2, [pc, #220]	@ (8007cc0 <USB_SetTurnaroundTime+0x128>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d202      	bcs.n	8007bee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007be8:	230d      	movs	r3, #13
 8007bea:	617b      	str	r3, [r7, #20]
 8007bec:	e04c      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	4a33      	ldr	r2, [pc, #204]	@ (8007cc0 <USB_SetTurnaroundTime+0x128>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d306      	bcc.n	8007c04 <USB_SetTurnaroundTime+0x6c>
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	4a32      	ldr	r2, [pc, #200]	@ (8007cc4 <USB_SetTurnaroundTime+0x12c>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d802      	bhi.n	8007c04 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007bfe:	230c      	movs	r3, #12
 8007c00:	617b      	str	r3, [r7, #20]
 8007c02:	e041      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	4a2f      	ldr	r2, [pc, #188]	@ (8007cc4 <USB_SetTurnaroundTime+0x12c>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d906      	bls.n	8007c1a <USB_SetTurnaroundTime+0x82>
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8007cc8 <USB_SetTurnaroundTime+0x130>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d802      	bhi.n	8007c1a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007c14:	230b      	movs	r3, #11
 8007c16:	617b      	str	r3, [r7, #20]
 8007c18:	e036      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	4a2a      	ldr	r2, [pc, #168]	@ (8007cc8 <USB_SetTurnaroundTime+0x130>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d906      	bls.n	8007c30 <USB_SetTurnaroundTime+0x98>
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	4a29      	ldr	r2, [pc, #164]	@ (8007ccc <USB_SetTurnaroundTime+0x134>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d802      	bhi.n	8007c30 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007c2a:	230a      	movs	r3, #10
 8007c2c:	617b      	str	r3, [r7, #20]
 8007c2e:	e02b      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	4a26      	ldr	r2, [pc, #152]	@ (8007ccc <USB_SetTurnaroundTime+0x134>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d906      	bls.n	8007c46 <USB_SetTurnaroundTime+0xae>
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	4a25      	ldr	r2, [pc, #148]	@ (8007cd0 <USB_SetTurnaroundTime+0x138>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d202      	bcs.n	8007c46 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007c40:	2309      	movs	r3, #9
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	e020      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	4a21      	ldr	r2, [pc, #132]	@ (8007cd0 <USB_SetTurnaroundTime+0x138>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d306      	bcc.n	8007c5c <USB_SetTurnaroundTime+0xc4>
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	4a20      	ldr	r2, [pc, #128]	@ (8007cd4 <USB_SetTurnaroundTime+0x13c>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d802      	bhi.n	8007c5c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c56:	2308      	movs	r3, #8
 8007c58:	617b      	str	r3, [r7, #20]
 8007c5a:	e015      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	4a1d      	ldr	r2, [pc, #116]	@ (8007cd4 <USB_SetTurnaroundTime+0x13c>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d906      	bls.n	8007c72 <USB_SetTurnaroundTime+0xda>
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	4a1c      	ldr	r2, [pc, #112]	@ (8007cd8 <USB_SetTurnaroundTime+0x140>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d202      	bcs.n	8007c72 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c6c:	2307      	movs	r3, #7
 8007c6e:	617b      	str	r3, [r7, #20]
 8007c70:	e00a      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c72:	2306      	movs	r3, #6
 8007c74:	617b      	str	r3, [r7, #20]
 8007c76:	e007      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007c78:	79fb      	ldrb	r3, [r7, #7]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d102      	bne.n	8007c84 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007c7e:	2309      	movs	r3, #9
 8007c80:	617b      	str	r3, [r7, #20]
 8007c82:	e001      	b.n	8007c88 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c84:	2309      	movs	r3, #9
 8007c86:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	68da      	ldr	r2, [r3, #12]
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	029b      	lsls	r3, r3, #10
 8007c9c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	371c      	adds	r7, #28
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bc80      	pop	{r7}
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	00d8acbf 	.word	0x00d8acbf
 8007cb8:	00e4e1c0 	.word	0x00e4e1c0
 8007cbc:	00f42400 	.word	0x00f42400
 8007cc0:	01067380 	.word	0x01067380
 8007cc4:	011a499f 	.word	0x011a499f
 8007cc8:	01312cff 	.word	0x01312cff
 8007ccc:	014ca43f 	.word	0x014ca43f
 8007cd0:	016e3600 	.word	0x016e3600
 8007cd4:	01a6ab1f 	.word	0x01a6ab1f
 8007cd8:	01e84800 	.word	0x01e84800

08007cdc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	f043 0201 	orr.w	r2, r3, #1
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cf0:	2300      	movs	r3, #0
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	370c      	adds	r7, #12
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bc80      	pop	{r7}
 8007cfa:	4770      	bx	lr

08007cfc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	f023 0201 	bic.w	r2, r3, #1
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	370c      	adds	r7, #12
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bc80      	pop	{r7}
 8007d1a:	4770      	bx	lr

08007d1c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	460b      	mov	r3, r1
 8007d26:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d38:	78fb      	ldrb	r3, [r7, #3]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d115      	bne.n	8007d6a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d4a:	200a      	movs	r0, #10
 8007d4c:	f7fa fd6c 	bl	8002828 <HAL_Delay>
      ms += 10U;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	330a      	adds	r3, #10
 8007d54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f001 f926 	bl	8008fa8 <USB_GetMode>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d01e      	beq.n	8007da0 <USB_SetCurrentMode+0x84>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d66:	d9f0      	bls.n	8007d4a <USB_SetCurrentMode+0x2e>
 8007d68:	e01a      	b.n	8007da0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d6a:	78fb      	ldrb	r3, [r7, #3]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d115      	bne.n	8007d9c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d7c:	200a      	movs	r0, #10
 8007d7e:	f7fa fd53 	bl	8002828 <HAL_Delay>
      ms += 10U;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	330a      	adds	r3, #10
 8007d86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f001 f90d 	bl	8008fa8 <USB_GetMode>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d005      	beq.n	8007da0 <USB_SetCurrentMode+0x84>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d98:	d9f0      	bls.n	8007d7c <USB_SetCurrentMode+0x60>
 8007d9a:	e001      	b.n	8007da0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e005      	b.n	8007dac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2bc8      	cmp	r3, #200	@ 0xc8
 8007da4:	d101      	bne.n	8007daa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e000      	b.n	8007dac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3710      	adds	r7, #16
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007db4:	b084      	sub	sp, #16
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b086      	sub	sp, #24
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
 8007dbe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007dc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007dce:	2300      	movs	r3, #0
 8007dd0:	613b      	str	r3, [r7, #16]
 8007dd2:	e009      	b.n	8007de8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	3340      	adds	r3, #64	@ 0x40
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4413      	add	r3, r2
 8007dde:	2200      	movs	r2, #0
 8007de0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	3301      	adds	r3, #1
 8007de6:	613b      	str	r3, [r7, #16]
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	2b0e      	cmp	r3, #14
 8007dec:	d9f2      	bls.n	8007dd4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007dee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d11c      	bne.n	8007e30 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	68fa      	ldr	r2, [r7, #12]
 8007e00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e04:	f043 0302 	orr.w	r3, r3, #2
 8007e08:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e0e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e26:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	639a      	str	r2, [r3, #56]	@ 0x38
 8007e2e:	e00b      	b.n	8007e48 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e34:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e40:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e4e:	461a      	mov	r2, r3
 8007e50:	2300      	movs	r3, #0
 8007e52:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e54:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d10d      	bne.n	8007e78 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d104      	bne.n	8007e6e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e64:	2100      	movs	r1, #0
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 f966 	bl	8008138 <USB_SetDevSpeed>
 8007e6c:	e008      	b.n	8007e80 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e6e:	2101      	movs	r1, #1
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 f961 	bl	8008138 <USB_SetDevSpeed>
 8007e76:	e003      	b.n	8007e80 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e78:	2103      	movs	r1, #3
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f95c 	bl	8008138 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e80:	2110      	movs	r1, #16
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f8fa 	bl	800807c <USB_FlushTxFifo>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d001      	beq.n	8007e92 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 f923 	bl	80080de <USB_FlushRxFifo>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d001      	beq.n	8007ea2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	2300      	movs	r3, #0
 8007eac:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	613b      	str	r3, [r7, #16]
 8007eca:	e043      	b.n	8007f54 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	015a      	lsls	r2, r3, #5
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ede:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ee2:	d118      	bne.n	8007f16 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10a      	bne.n	8007f00 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	015a      	lsls	r2, r3, #5
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	4413      	add	r3, r2
 8007ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007efc:	6013      	str	r3, [r2, #0]
 8007efe:	e013      	b.n	8007f28 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	e008      	b.n	8007f28 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f22:	461a      	mov	r2, r3
 8007f24:	2300      	movs	r3, #0
 8007f26:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	015a      	lsls	r2, r3, #5
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f34:	461a      	mov	r2, r3
 8007f36:	2300      	movs	r3, #0
 8007f38:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	015a      	lsls	r2, r3, #5
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	4413      	add	r3, r2
 8007f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f46:	461a      	mov	r2, r3
 8007f48:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	3301      	adds	r3, #1
 8007f52:	613b      	str	r3, [r7, #16]
 8007f54:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007f58:	461a      	mov	r2, r3
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d3b5      	bcc.n	8007ecc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f60:	2300      	movs	r3, #0
 8007f62:	613b      	str	r3, [r7, #16]
 8007f64:	e043      	b.n	8007fee <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	015a      	lsls	r2, r3, #5
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f7c:	d118      	bne.n	8007fb0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10a      	bne.n	8007f9a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f90:	461a      	mov	r2, r3
 8007f92:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f96:	6013      	str	r3, [r2, #0]
 8007f98:	e013      	b.n	8007fc2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	015a      	lsls	r2, r3, #5
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007fac:	6013      	str	r3, [r2, #0]
 8007fae:	e008      	b.n	8007fc2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	015a      	lsls	r2, r3, #5
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	4413      	add	r3, r2
 8007fb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	015a      	lsls	r2, r3, #5
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	4413      	add	r3, r2
 8007fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fce:	461a      	mov	r2, r3
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	015a      	lsls	r2, r3, #5
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	4413      	add	r3, r2
 8007fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007fe6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	3301      	adds	r3, #1
 8007fec:	613b      	str	r3, [r7, #16]
 8007fee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d3b5      	bcc.n	8007f66 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800800c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800801a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800801c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008020:	2b00      	cmp	r3, #0
 8008022:	d105      	bne.n	8008030 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	699b      	ldr	r3, [r3, #24]
 8008028:	f043 0210 	orr.w	r2, r3, #16
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	699a      	ldr	r2, [r3, #24]
 8008034:	4b10      	ldr	r3, [pc, #64]	@ (8008078 <USB_DevInit+0x2c4>)
 8008036:	4313      	orrs	r3, r2
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800803c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008040:	2b00      	cmp	r3, #0
 8008042:	d005      	beq.n	8008050 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	699b      	ldr	r3, [r3, #24]
 8008048:	f043 0208 	orr.w	r2, r3, #8
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008050:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008054:	2b01      	cmp	r3, #1
 8008056:	d107      	bne.n	8008068 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	699b      	ldr	r3, [r3, #24]
 800805c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008060:	f043 0304 	orr.w	r3, r3, #4
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008068:	7dfb      	ldrb	r3, [r7, #23]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3718      	adds	r7, #24
 800806e:	46bd      	mov	sp, r7
 8008070:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008074:	b004      	add	sp, #16
 8008076:	4770      	bx	lr
 8008078:	803c3800 	.word	0x803c3800

0800807c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008086:	2300      	movs	r3, #0
 8008088:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	3301      	adds	r3, #1
 800808e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008096:	d901      	bls.n	800809c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	e01b      	b.n	80080d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	691b      	ldr	r3, [r3, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	daf2      	bge.n	800808a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80080a4:	2300      	movs	r3, #0
 80080a6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	019b      	lsls	r3, r3, #6
 80080ac:	f043 0220 	orr.w	r2, r3, #32
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	3301      	adds	r3, #1
 80080b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080c0:	d901      	bls.n	80080c6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80080c2:	2303      	movs	r3, #3
 80080c4:	e006      	b.n	80080d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	f003 0320 	and.w	r3, r3, #32
 80080ce:	2b20      	cmp	r3, #32
 80080d0:	d0f0      	beq.n	80080b4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	bc80      	pop	{r7}
 80080dc:	4770      	bx	lr

080080de <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80080de:	b480      	push	{r7}
 80080e0:	b085      	sub	sp, #20
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080e6:	2300      	movs	r3, #0
 80080e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	3301      	adds	r3, #1
 80080ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080f6:	d901      	bls.n	80080fc <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080f8:	2303      	movs	r3, #3
 80080fa:	e018      	b.n	800812e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	2b00      	cmp	r3, #0
 8008102:	daf2      	bge.n	80080ea <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2210      	movs	r2, #16
 800810c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	3301      	adds	r3, #1
 8008112:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800811a:	d901      	bls.n	8008120 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e006      	b.n	800812e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	f003 0310 	and.w	r3, r3, #16
 8008128:	2b10      	cmp	r3, #16
 800812a:	d0f0      	beq.n	800810e <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3714      	adds	r7, #20
 8008132:	46bd      	mov	sp, r7
 8008134:	bc80      	pop	{r7}
 8008136:	4770      	bx	lr

08008138 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	460b      	mov	r3, r1
 8008142:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	78fb      	ldrb	r3, [r7, #3]
 8008152:	68f9      	ldr	r1, [r7, #12]
 8008154:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008158:	4313      	orrs	r3, r2
 800815a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3714      	adds	r7, #20
 8008162:	46bd      	mov	sp, r7
 8008164:	bc80      	pop	{r7}
 8008166:	4770      	bx	lr

08008168 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008168:	b480      	push	{r7}
 800816a:	b087      	sub	sp, #28
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f003 0306 	and.w	r3, r3, #6
 8008180:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d102      	bne.n	800818e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008188:	2300      	movs	r3, #0
 800818a:	75fb      	strb	r3, [r7, #23]
 800818c:	e00a      	b.n	80081a4 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2b02      	cmp	r3, #2
 8008192:	d002      	beq.n	800819a <USB_GetDevSpeed+0x32>
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2b06      	cmp	r3, #6
 8008198:	d102      	bne.n	80081a0 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800819a:	2302      	movs	r3, #2
 800819c:	75fb      	strb	r3, [r7, #23]
 800819e:	e001      	b.n	80081a4 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80081a0:	230f      	movs	r3, #15
 80081a2:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80081a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	371c      	adds	r7, #28
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bc80      	pop	{r7}
 80081ae:	4770      	bx	lr

080081b0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b085      	sub	sp, #20
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	785b      	ldrb	r3, [r3, #1]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d13a      	bne.n	8008242 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081d2:	69da      	ldr	r2, [r3, #28]
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	f003 030f 	and.w	r3, r3, #15
 80081dc:	2101      	movs	r1, #1
 80081de:	fa01 f303 	lsl.w	r3, r1, r3
 80081e2:	b29b      	uxth	r3, r3
 80081e4:	68f9      	ldr	r1, [r7, #12]
 80081e6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081ea:	4313      	orrs	r3, r2
 80081ec:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	015a      	lsls	r2, r3, #5
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	4413      	add	r3, r2
 80081f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008200:	2b00      	cmp	r3, #0
 8008202:	d155      	bne.n	80082b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	015a      	lsls	r2, r3, #5
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	4413      	add	r3, r2
 800820c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	791b      	ldrb	r3, [r3, #4]
 800821e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008220:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	059b      	lsls	r3, r3, #22
 8008226:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008228:	4313      	orrs	r3, r2
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	0151      	lsls	r1, r2, #5
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	440a      	add	r2, r1
 8008232:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800823a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800823e:	6013      	str	r3, [r2, #0]
 8008240:	e036      	b.n	80082b0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008248:	69da      	ldr	r2, [r3, #28]
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	f003 030f 	and.w	r3, r3, #15
 8008252:	2101      	movs	r1, #1
 8008254:	fa01 f303 	lsl.w	r3, r1, r3
 8008258:	041b      	lsls	r3, r3, #16
 800825a:	68f9      	ldr	r1, [r7, #12]
 800825c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008260:	4313      	orrs	r3, r2
 8008262:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	015a      	lsls	r2, r3, #5
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	4413      	add	r3, r2
 800826c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008276:	2b00      	cmp	r3, #0
 8008278:	d11a      	bne.n	80082b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	015a      	lsls	r2, r3, #5
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	4413      	add	r3, r2
 8008282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	791b      	ldrb	r3, [r3, #4]
 8008294:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008296:	430b      	orrs	r3, r1
 8008298:	4313      	orrs	r3, r2
 800829a:	68ba      	ldr	r2, [r7, #8]
 800829c:	0151      	lsls	r1, r2, #5
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	440a      	add	r2, r1
 80082a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082ae:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80082b0:	2300      	movs	r3, #0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bc80      	pop	{r7}
 80082ba:	4770      	bx	lr

080082bc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	785b      	ldrb	r3, [r3, #1]
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d161      	bne.n	800839c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	015a      	lsls	r2, r3, #5
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	4413      	add	r3, r2
 80082e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082ee:	d11f      	bne.n	8008330 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	0151      	lsls	r1, r2, #5
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	440a      	add	r2, r1
 8008306:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800830a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800830e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	015a      	lsls	r2, r3, #5
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	4413      	add	r3, r2
 8008318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	0151      	lsls	r1, r2, #5
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	440a      	add	r2, r1
 8008326:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800832a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800832e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008336:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	f003 030f 	and.w	r3, r3, #15
 8008340:	2101      	movs	r1, #1
 8008342:	fa01 f303 	lsl.w	r3, r1, r3
 8008346:	b29b      	uxth	r3, r3
 8008348:	43db      	mvns	r3, r3
 800834a:	68f9      	ldr	r1, [r7, #12]
 800834c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008350:	4013      	ands	r3, r2
 8008352:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800835a:	69da      	ldr	r2, [r3, #28]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	f003 030f 	and.w	r3, r3, #15
 8008364:	2101      	movs	r1, #1
 8008366:	fa01 f303 	lsl.w	r3, r1, r3
 800836a:	b29b      	uxth	r3, r3
 800836c:	43db      	mvns	r3, r3
 800836e:	68f9      	ldr	r1, [r7, #12]
 8008370:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008374:	4013      	ands	r3, r2
 8008376:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	015a      	lsls	r2, r3, #5
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4413      	add	r3, r2
 8008380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	0159      	lsls	r1, r3, #5
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	440b      	add	r3, r1
 800838e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008392:	4619      	mov	r1, r3
 8008394:	4b35      	ldr	r3, [pc, #212]	@ (800846c <USB_DeactivateEndpoint+0x1b0>)
 8008396:	4013      	ands	r3, r2
 8008398:	600b      	str	r3, [r1, #0]
 800839a:	e060      	b.n	800845e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	015a      	lsls	r2, r3, #5
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	4413      	add	r3, r2
 80083a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083b2:	d11f      	bne.n	80083f4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68ba      	ldr	r2, [r7, #8]
 80083c4:	0151      	lsls	r1, r2, #5
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	440a      	add	r2, r1
 80083ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80083d2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	015a      	lsls	r2, r3, #5
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	4413      	add	r3, r2
 80083dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68ba      	ldr	r2, [r7, #8]
 80083e4:	0151      	lsls	r1, r2, #5
 80083e6:	68fa      	ldr	r2, [r7, #12]
 80083e8:	440a      	add	r2, r1
 80083ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	f003 030f 	and.w	r3, r3, #15
 8008404:	2101      	movs	r1, #1
 8008406:	fa01 f303 	lsl.w	r3, r1, r3
 800840a:	041b      	lsls	r3, r3, #16
 800840c:	43db      	mvns	r3, r3
 800840e:	68f9      	ldr	r1, [r7, #12]
 8008410:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008414:	4013      	ands	r3, r2
 8008416:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800841e:	69da      	ldr	r2, [r3, #28]
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	781b      	ldrb	r3, [r3, #0]
 8008424:	f003 030f 	and.w	r3, r3, #15
 8008428:	2101      	movs	r1, #1
 800842a:	fa01 f303 	lsl.w	r3, r1, r3
 800842e:	041b      	lsls	r3, r3, #16
 8008430:	43db      	mvns	r3, r3
 8008432:	68f9      	ldr	r1, [r7, #12]
 8008434:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008438:	4013      	ands	r3, r2
 800843a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	0159      	lsls	r1, r3, #5
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	440b      	add	r3, r1
 8008452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008456:	4619      	mov	r1, r3
 8008458:	4b05      	ldr	r3, [pc, #20]	@ (8008470 <USB_DeactivateEndpoint+0x1b4>)
 800845a:	4013      	ands	r3, r2
 800845c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800845e:	2300      	movs	r3, #0
}
 8008460:	4618      	mov	r0, r3
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	bc80      	pop	{r7}
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	ec337800 	.word	0xec337800
 8008470:	eff37800 	.word	0xeff37800

08008474 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b08a      	sub	sp, #40	@ 0x28
 8008478:	af02      	add	r7, sp, #8
 800847a:	60f8      	str	r0, [r7, #12]
 800847c:	60b9      	str	r1, [r7, #8]
 800847e:	4613      	mov	r3, r2
 8008480:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	785b      	ldrb	r3, [r3, #1]
 8008490:	2b01      	cmp	r3, #1
 8008492:	f040 817a 	bne.w	800878a <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d132      	bne.n	8008504 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800849e:	69bb      	ldr	r3, [r7, #24]
 80084a0:	015a      	lsls	r2, r3, #5
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	4413      	add	r3, r2
 80084a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	69ba      	ldr	r2, [r7, #24]
 80084ae:	0151      	lsls	r1, r2, #5
 80084b0:	69fa      	ldr	r2, [r7, #28]
 80084b2:	440a      	add	r2, r1
 80084b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084b8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80084bc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80084c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	015a      	lsls	r2, r3, #5
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	4413      	add	r3, r2
 80084ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ce:	691b      	ldr	r3, [r3, #16]
 80084d0:	69ba      	ldr	r2, [r7, #24]
 80084d2:	0151      	lsls	r1, r2, #5
 80084d4:	69fa      	ldr	r2, [r7, #28]
 80084d6:	440a      	add	r2, r1
 80084d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084e2:	69bb      	ldr	r3, [r7, #24]
 80084e4:	015a      	lsls	r2, r3, #5
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	4413      	add	r3, r2
 80084ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ee:	691b      	ldr	r3, [r3, #16]
 80084f0:	69ba      	ldr	r2, [r7, #24]
 80084f2:	0151      	lsls	r1, r2, #5
 80084f4:	69fa      	ldr	r2, [r7, #28]
 80084f6:	440a      	add	r2, r1
 80084f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084fc:	0cdb      	lsrs	r3, r3, #19
 80084fe:	04db      	lsls	r3, r3, #19
 8008500:	6113      	str	r3, [r2, #16]
 8008502:	e092      	b.n	800862a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008504:	69bb      	ldr	r3, [r7, #24]
 8008506:	015a      	lsls	r2, r3, #5
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	4413      	add	r3, r2
 800850c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008510:	691b      	ldr	r3, [r3, #16]
 8008512:	69ba      	ldr	r2, [r7, #24]
 8008514:	0151      	lsls	r1, r2, #5
 8008516:	69fa      	ldr	r2, [r7, #28]
 8008518:	440a      	add	r2, r1
 800851a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800851e:	0cdb      	lsrs	r3, r3, #19
 8008520:	04db      	lsls	r3, r3, #19
 8008522:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	015a      	lsls	r2, r3, #5
 8008528:	69fb      	ldr	r3, [r7, #28]
 800852a:	4413      	add	r3, r2
 800852c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	69ba      	ldr	r2, [r7, #24]
 8008534:	0151      	lsls	r1, r2, #5
 8008536:	69fa      	ldr	r2, [r7, #28]
 8008538:	440a      	add	r2, r1
 800853a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800853e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008542:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008546:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d11a      	bne.n	8008584 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	691a      	ldr	r2, [r3, #16]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	429a      	cmp	r2, r3
 8008558:	d903      	bls.n	8008562 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	689a      	ldr	r2, [r3, #8]
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	015a      	lsls	r2, r3, #5
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	4413      	add	r3, r2
 800856a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	69ba      	ldr	r2, [r7, #24]
 8008572:	0151      	lsls	r1, r2, #5
 8008574:	69fa      	ldr	r2, [r7, #28]
 8008576:	440a      	add	r2, r1
 8008578:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800857c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008580:	6113      	str	r3, [r2, #16]
 8008582:	e01b      	b.n	80085bc <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	015a      	lsls	r2, r3, #5
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	4413      	add	r3, r2
 800858c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008590:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	6919      	ldr	r1, [r3, #16]
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	440b      	add	r3, r1
 800859c:	1e59      	subs	r1, r3, #1
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80085a6:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80085a8:	4ba2      	ldr	r3, [pc, #648]	@ (8008834 <USB_EPStartXfer+0x3c0>)
 80085aa:	400b      	ands	r3, r1
 80085ac:	69b9      	ldr	r1, [r7, #24]
 80085ae:	0148      	lsls	r0, r1, #5
 80085b0:	69f9      	ldr	r1, [r7, #28]
 80085b2:	4401      	add	r1, r0
 80085b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80085b8:	4313      	orrs	r3, r2
 80085ba:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	69fb      	ldr	r3, [r7, #28]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085c8:	691a      	ldr	r2, [r3, #16]
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085d2:	69b9      	ldr	r1, [r7, #24]
 80085d4:	0148      	lsls	r0, r1, #5
 80085d6:	69f9      	ldr	r1, [r7, #28]
 80085d8:	4401      	add	r1, r0
 80085da:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80085de:	4313      	orrs	r3, r2
 80085e0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	791b      	ldrb	r3, [r3, #4]
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d11f      	bne.n	800862a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	015a      	lsls	r2, r3, #5
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	4413      	add	r3, r2
 80085f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	69ba      	ldr	r2, [r7, #24]
 80085fa:	0151      	lsls	r1, r2, #5
 80085fc:	69fa      	ldr	r2, [r7, #28]
 80085fe:	440a      	add	r2, r1
 8008600:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008604:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008608:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800860a:	69bb      	ldr	r3, [r7, #24]
 800860c:	015a      	lsls	r2, r3, #5
 800860e:	69fb      	ldr	r3, [r7, #28]
 8008610:	4413      	add	r3, r2
 8008612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008616:	691b      	ldr	r3, [r3, #16]
 8008618:	69ba      	ldr	r2, [r7, #24]
 800861a:	0151      	lsls	r1, r2, #5
 800861c:	69fa      	ldr	r2, [r7, #28]
 800861e:	440a      	add	r2, r1
 8008620:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008624:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008628:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800862a:	79fb      	ldrb	r3, [r7, #7]
 800862c:	2b01      	cmp	r3, #1
 800862e:	d14b      	bne.n	80086c8 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	69db      	ldr	r3, [r3, #28]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d009      	beq.n	800864c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	015a      	lsls	r2, r3, #5
 800863c:	69fb      	ldr	r3, [r7, #28]
 800863e:	4413      	add	r3, r2
 8008640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008644:	461a      	mov	r2, r3
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	69db      	ldr	r3, [r3, #28]
 800864a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	791b      	ldrb	r3, [r3, #4]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d128      	bne.n	80086a6 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008660:	2b00      	cmp	r3, #0
 8008662:	d110      	bne.n	8008686 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008664:	69bb      	ldr	r3, [r7, #24]
 8008666:	015a      	lsls	r2, r3, #5
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	4413      	add	r3, r2
 800866c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	69ba      	ldr	r2, [r7, #24]
 8008674:	0151      	lsls	r1, r2, #5
 8008676:	69fa      	ldr	r2, [r7, #28]
 8008678:	440a      	add	r2, r1
 800867a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800867e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008682:	6013      	str	r3, [r2, #0]
 8008684:	e00f      	b.n	80086a6 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	015a      	lsls	r2, r3, #5
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	4413      	add	r3, r2
 800868e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	69ba      	ldr	r2, [r7, #24]
 8008696:	0151      	lsls	r1, r2, #5
 8008698:	69fa      	ldr	r2, [r7, #28]
 800869a:	440a      	add	r2, r1
 800869c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086a4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	015a      	lsls	r2, r3, #5
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	4413      	add	r3, r2
 80086ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	69ba      	ldr	r2, [r7, #24]
 80086b6:	0151      	lsls	r1, r2, #5
 80086b8:	69fa      	ldr	r2, [r7, #28]
 80086ba:	440a      	add	r2, r1
 80086bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086c0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80086c4:	6013      	str	r3, [r2, #0]
 80086c6:	e165      	b.n	8008994 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80086c8:	69bb      	ldr	r3, [r7, #24]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	69ba      	ldr	r2, [r7, #24]
 80086d8:	0151      	lsls	r1, r2, #5
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	440a      	add	r2, r1
 80086de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80086e6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	791b      	ldrb	r3, [r3, #4]
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d015      	beq.n	800871c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	691b      	ldr	r3, [r3, #16]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 814d 	beq.w	8008994 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008700:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	f003 030f 	and.w	r3, r3, #15
 800870a:	2101      	movs	r1, #1
 800870c:	fa01 f303 	lsl.w	r3, r1, r3
 8008710:	69f9      	ldr	r1, [r7, #28]
 8008712:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008716:	4313      	orrs	r3, r2
 8008718:	634b      	str	r3, [r1, #52]	@ 0x34
 800871a:	e13b      	b.n	8008994 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008728:	2b00      	cmp	r3, #0
 800872a:	d110      	bne.n	800874e <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800872c:	69bb      	ldr	r3, [r7, #24]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	69ba      	ldr	r2, [r7, #24]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	440a      	add	r2, r1
 8008742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008746:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800874a:	6013      	str	r3, [r2, #0]
 800874c:	e00f      	b.n	800876e <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	015a      	lsls	r2, r3, #5
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	4413      	add	r3, r2
 8008756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	69ba      	ldr	r2, [r7, #24]
 800875e:	0151      	lsls	r1, r2, #5
 8008760:	69fa      	ldr	r2, [r7, #28]
 8008762:	440a      	add	r2, r1
 8008764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800876c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	68d9      	ldr	r1, [r3, #12]
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	781a      	ldrb	r2, [r3, #0]
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	691b      	ldr	r3, [r3, #16]
 800877a:	b298      	uxth	r0, r3
 800877c:	79fb      	ldrb	r3, [r7, #7]
 800877e:	9300      	str	r3, [sp, #0]
 8008780:	4603      	mov	r3, r0
 8008782:	68f8      	ldr	r0, [r7, #12]
 8008784:	f000 f9b7 	bl	8008af6 <USB_WritePacket>
 8008788:	e104      	b.n	8008994 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800878a:	69bb      	ldr	r3, [r7, #24]
 800878c:	015a      	lsls	r2, r3, #5
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	4413      	add	r3, r2
 8008792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008796:	691b      	ldr	r3, [r3, #16]
 8008798:	69ba      	ldr	r2, [r7, #24]
 800879a:	0151      	lsls	r1, r2, #5
 800879c:	69fa      	ldr	r2, [r7, #28]
 800879e:	440a      	add	r2, r1
 80087a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087a4:	0cdb      	lsrs	r3, r3, #19
 80087a6:	04db      	lsls	r3, r3, #19
 80087a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	015a      	lsls	r2, r3, #5
 80087ae:	69fb      	ldr	r3, [r7, #28]
 80087b0:	4413      	add	r3, r2
 80087b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087b6:	691b      	ldr	r3, [r3, #16]
 80087b8:	69ba      	ldr	r2, [r7, #24]
 80087ba:	0151      	lsls	r1, r2, #5
 80087bc:	69fa      	ldr	r2, [r7, #28]
 80087be:	440a      	add	r2, r1
 80087c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087c4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80087c8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80087cc:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d131      	bne.n	8008838 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	691b      	ldr	r3, [r3, #16]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d003      	beq.n	80087e4 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	689a      	ldr	r2, [r3, #8]
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	689a      	ldr	r2, [r3, #8]
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	015a      	lsls	r2, r3, #5
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	4413      	add	r3, r2
 80087f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087f8:	691a      	ldr	r2, [r3, #16]
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008802:	69b9      	ldr	r1, [r7, #24]
 8008804:	0148      	lsls	r0, r1, #5
 8008806:	69f9      	ldr	r1, [r7, #28]
 8008808:	4401      	add	r1, r0
 800880a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800880e:	4313      	orrs	r3, r2
 8008810:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	015a      	lsls	r2, r3, #5
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	4413      	add	r3, r2
 800881a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	69ba      	ldr	r2, [r7, #24]
 8008822:	0151      	lsls	r1, r2, #5
 8008824:	69fa      	ldr	r2, [r7, #28]
 8008826:	440a      	add	r2, r1
 8008828:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800882c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008830:	6113      	str	r3, [r2, #16]
 8008832:	e061      	b.n	80088f8 <USB_EPStartXfer+0x484>
 8008834:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d123      	bne.n	8008888 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	015a      	lsls	r2, r3, #5
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	4413      	add	r3, r2
 8008848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800884c:	691a      	ldr	r2, [r3, #16]
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008856:	69b9      	ldr	r1, [r7, #24]
 8008858:	0148      	lsls	r0, r1, #5
 800885a:	69f9      	ldr	r1, [r7, #28]
 800885c:	4401      	add	r1, r0
 800885e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008862:	4313      	orrs	r3, r2
 8008864:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	015a      	lsls	r2, r3, #5
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	4413      	add	r3, r2
 800886e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	69ba      	ldr	r2, [r7, #24]
 8008876:	0151      	lsls	r1, r2, #5
 8008878:	69fa      	ldr	r2, [r7, #28]
 800887a:	440a      	add	r2, r1
 800887c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008880:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008884:	6113      	str	r3, [r2, #16]
 8008886:	e037      	b.n	80088f8 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	691a      	ldr	r2, [r3, #16]
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	4413      	add	r3, r2
 8008892:	1e5a      	subs	r2, r3, #1
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	fbb2 f3f3 	udiv	r3, r2, r3
 800889c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	8afa      	ldrh	r2, [r7, #22]
 80088a4:	fb03 f202 	mul.w	r2, r3, r2
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80088ac:	69bb      	ldr	r3, [r7, #24]
 80088ae:	015a      	lsls	r2, r3, #5
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	4413      	add	r3, r2
 80088b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	8afb      	ldrh	r3, [r7, #22]
 80088bc:	04d9      	lsls	r1, r3, #19
 80088be:	4b38      	ldr	r3, [pc, #224]	@ (80089a0 <USB_EPStartXfer+0x52c>)
 80088c0:	400b      	ands	r3, r1
 80088c2:	69b9      	ldr	r1, [r7, #24]
 80088c4:	0148      	lsls	r0, r1, #5
 80088c6:	69f9      	ldr	r1, [r7, #28]
 80088c8:	4401      	add	r1, r0
 80088ca:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80088ce:	4313      	orrs	r3, r2
 80088d0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	015a      	lsls	r2, r3, #5
 80088d6:	69fb      	ldr	r3, [r7, #28]
 80088d8:	4413      	add	r3, r2
 80088da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088de:	691a      	ldr	r2, [r3, #16]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	6a1b      	ldr	r3, [r3, #32]
 80088e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088e8:	69b9      	ldr	r1, [r7, #24]
 80088ea:	0148      	lsls	r0, r1, #5
 80088ec:	69f9      	ldr	r1, [r7, #28]
 80088ee:	4401      	add	r1, r0
 80088f0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80088f4:	4313      	orrs	r3, r2
 80088f6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80088f8:	79fb      	ldrb	r3, [r7, #7]
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d10d      	bne.n	800891a <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	68db      	ldr	r3, [r3, #12]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d009      	beq.n	800891a <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	68d9      	ldr	r1, [r3, #12]
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	015a      	lsls	r2, r3, #5
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	4413      	add	r3, r2
 8008912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008916:	460a      	mov	r2, r1
 8008918:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	791b      	ldrb	r3, [r3, #4]
 800891e:	2b01      	cmp	r3, #1
 8008920:	d128      	bne.n	8008974 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800892e:	2b00      	cmp	r3, #0
 8008930:	d110      	bne.n	8008954 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	015a      	lsls	r2, r3, #5
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	4413      	add	r3, r2
 800893a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	69ba      	ldr	r2, [r7, #24]
 8008942:	0151      	lsls	r1, r2, #5
 8008944:	69fa      	ldr	r2, [r7, #28]
 8008946:	440a      	add	r2, r1
 8008948:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800894c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008950:	6013      	str	r3, [r2, #0]
 8008952:	e00f      	b.n	8008974 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69ba      	ldr	r2, [r7, #24]
 8008964:	0151      	lsls	r1, r2, #5
 8008966:	69fa      	ldr	r2, [r7, #28]
 8008968:	440a      	add	r2, r1
 800896a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800896e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008972:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	015a      	lsls	r2, r3, #5
 8008978:	69fb      	ldr	r3, [r7, #28]
 800897a:	4413      	add	r3, r2
 800897c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	69ba      	ldr	r2, [r7, #24]
 8008984:	0151      	lsls	r1, r2, #5
 8008986:	69fa      	ldr	r2, [r7, #28]
 8008988:	440a      	add	r2, r1
 800898a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800898e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008992:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3720      	adds	r7, #32
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}
 800899e:	bf00      	nop
 80089a0:	1ff80000 	.word	0x1ff80000

080089a4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b087      	sub	sp, #28
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80089b2:	2300      	movs	r3, #0
 80089b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	785b      	ldrb	r3, [r3, #1]
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d14a      	bne.n	8008a58 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	015a      	lsls	r2, r3, #5
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	4413      	add	r3, r2
 80089cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089da:	f040 8086 	bne.w	8008aea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	015a      	lsls	r2, r3, #5
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	4413      	add	r3, r2
 80089e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	683a      	ldr	r2, [r7, #0]
 80089f0:	7812      	ldrb	r2, [r2, #0]
 80089f2:	0151      	lsls	r1, r2, #5
 80089f4:	693a      	ldr	r2, [r7, #16]
 80089f6:	440a      	add	r2, r1
 80089f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a00:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	015a      	lsls	r2, r3, #5
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	7812      	ldrb	r2, [r2, #0]
 8008a16:	0151      	lsls	r1, r2, #5
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	440a      	add	r2, r1
 8008a1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a24:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d902      	bls.n	8008a3c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	75fb      	strb	r3, [r7, #23]
          break;
 8008a3a:	e056      	b.n	8008aea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a54:	d0e7      	beq.n	8008a26 <USB_EPStopXfer+0x82>
 8008a56:	e048      	b.n	8008aea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	015a      	lsls	r2, r3, #5
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	4413      	add	r3, r2
 8008a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a70:	d13b      	bne.n	8008aea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	015a      	lsls	r2, r3, #5
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	683a      	ldr	r2, [r7, #0]
 8008a84:	7812      	ldrb	r2, [r2, #0]
 8008a86:	0151      	lsls	r1, r2, #5
 8008a88:	693a      	ldr	r2, [r7, #16]
 8008a8a:	440a      	add	r2, r1
 8008a8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a94:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	015a      	lsls	r2, r3, #5
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	7812      	ldrb	r2, [r2, #0]
 8008aaa:	0151      	lsls	r1, r2, #5
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	440a      	add	r2, r1
 8008ab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ab4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ab8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	3301      	adds	r3, #1
 8008abe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d902      	bls.n	8008ad0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	75fb      	strb	r3, [r7, #23]
          break;
 8008ace:	e00c      	b.n	8008aea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	015a      	lsls	r2, r3, #5
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ae4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ae8:	d0e7      	beq.n	8008aba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	371c      	adds	r7, #28
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bc80      	pop	{r7}
 8008af4:	4770      	bx	lr

08008af6 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008af6:	b480      	push	{r7}
 8008af8:	b089      	sub	sp, #36	@ 0x24
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	60f8      	str	r0, [r7, #12]
 8008afe:	60b9      	str	r1, [r7, #8]
 8008b00:	4611      	mov	r1, r2
 8008b02:	461a      	mov	r2, r3
 8008b04:	460b      	mov	r3, r1
 8008b06:	71fb      	strb	r3, [r7, #7]
 8008b08:	4613      	mov	r3, r2
 8008b0a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008b14:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d123      	bne.n	8008b64 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008b1c:	88bb      	ldrh	r3, [r7, #4]
 8008b1e:	3303      	adds	r3, #3
 8008b20:	089b      	lsrs	r3, r3, #2
 8008b22:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008b24:	2300      	movs	r3, #0
 8008b26:	61bb      	str	r3, [r7, #24]
 8008b28:	e018      	b.n	8008b5c <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008b2a:	79fb      	ldrb	r3, [r7, #7]
 8008b2c:	031a      	lsls	r2, r3, #12
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b36:	461a      	mov	r2, r3
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	3301      	adds	r3, #1
 8008b42:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	3301      	adds	r3, #1
 8008b48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	3301      	adds	r3, #1
 8008b4e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b50:	69fb      	ldr	r3, [r7, #28]
 8008b52:	3301      	adds	r3, #1
 8008b54:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b56:	69bb      	ldr	r3, [r7, #24]
 8008b58:	3301      	adds	r3, #1
 8008b5a:	61bb      	str	r3, [r7, #24]
 8008b5c:	69ba      	ldr	r2, [r7, #24]
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d3e2      	bcc.n	8008b2a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b64:	2300      	movs	r3, #0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3724      	adds	r7, #36	@ 0x24
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bc80      	pop	{r7}
 8008b6e:	4770      	bx	lr

08008b70 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b08b      	sub	sp, #44	@ 0x2c
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	60f8      	str	r0, [r7, #12]
 8008b78:	60b9      	str	r1, [r7, #8]
 8008b7a:	4613      	mov	r3, r2
 8008b7c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b86:	88fb      	ldrh	r3, [r7, #6]
 8008b88:	089b      	lsrs	r3, r3, #2
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b8e:	88fb      	ldrh	r3, [r7, #6]
 8008b90:	f003 0303 	and.w	r3, r3, #3
 8008b94:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b96:	2300      	movs	r3, #0
 8008b98:	623b      	str	r3, [r7, #32]
 8008b9a:	e014      	b.n	8008bc6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba6:	601a      	str	r2, [r3, #0]
    pDest++;
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008baa:	3301      	adds	r3, #1
 8008bac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008bc0:	6a3b      	ldr	r3, [r7, #32]
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	623b      	str	r3, [r7, #32]
 8008bc6:	6a3a      	ldr	r2, [r7, #32]
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d3e6      	bcc.n	8008b9c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008bce:	8bfb      	ldrh	r3, [r7, #30]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d01e      	beq.n	8008c12 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bde:	461a      	mov	r2, r3
 8008be0:	f107 0310 	add.w	r3, r7, #16
 8008be4:	6812      	ldr	r2, [r2, #0]
 8008be6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008be8:	693a      	ldr	r2, [r7, #16]
 8008bea:	6a3b      	ldr	r3, [r7, #32]
 8008bec:	b2db      	uxtb	r3, r3
 8008bee:	00db      	lsls	r3, r3, #3
 8008bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8008bf4:	b2da      	uxtb	r2, r3
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf8:	701a      	strb	r2, [r3, #0]
      i++;
 8008bfa:	6a3b      	ldr	r3, [r7, #32]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	623b      	str	r3, [r7, #32]
      pDest++;
 8008c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c02:	3301      	adds	r3, #1
 8008c04:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008c06:	8bfb      	ldrh	r3, [r7, #30]
 8008c08:	3b01      	subs	r3, #1
 8008c0a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008c0c:	8bfb      	ldrh	r3, [r7, #30]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d1ea      	bne.n	8008be8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	372c      	adds	r7, #44	@ 0x2c
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bc80      	pop	{r7}
 8008c1c:	4770      	bx	lr

08008c1e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008c1e:	b480      	push	{r7}
 8008c20:	b085      	sub	sp, #20
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
 8008c26:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	785b      	ldrb	r3, [r3, #1]
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d12c      	bne.n	8008c94 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	015a      	lsls	r2, r3, #5
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	4413      	add	r3, r2
 8008c42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	db12      	blt.n	8008c72 <USB_EPSetStall+0x54>
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00f      	beq.n	8008c72 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	0151      	lsls	r1, r2, #5
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	440a      	add	r2, r1
 8008c68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c6c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c70:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	015a      	lsls	r2, r3, #5
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	4413      	add	r3, r2
 8008c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	68ba      	ldr	r2, [r7, #8]
 8008c82:	0151      	lsls	r1, r2, #5
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	440a      	add	r2, r1
 8008c88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c90:	6013      	str	r3, [r2, #0]
 8008c92:	e02b      	b.n	8008cec <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	015a      	lsls	r2, r3, #5
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	4413      	add	r3, r2
 8008c9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	db12      	blt.n	8008ccc <USB_EPSetStall+0xae>
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00f      	beq.n	8008ccc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	015a      	lsls	r2, r3, #5
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	0151      	lsls	r1, r2, #5
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	440a      	add	r2, r1
 8008cc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cc6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008cca:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	015a      	lsls	r2, r3, #5
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68ba      	ldr	r2, [r7, #8]
 8008cdc:	0151      	lsls	r1, r2, #5
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	440a      	add	r2, r1
 8008ce2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ce6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008cea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cec:	2300      	movs	r3, #0
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3714      	adds	r7, #20
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bc80      	pop	{r7}
 8008cf6:	4770      	bx	lr

08008cf8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b085      	sub	sp, #20
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	785b      	ldrb	r3, [r3, #1]
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d128      	bne.n	8008d66 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	015a      	lsls	r2, r3, #5
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68ba      	ldr	r2, [r7, #8]
 8008d24:	0151      	lsls	r1, r2, #5
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	440a      	add	r2, r1
 8008d2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d32:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	791b      	ldrb	r3, [r3, #4]
 8008d38:	2b03      	cmp	r3, #3
 8008d3a:	d003      	beq.n	8008d44 <USB_EPClearStall+0x4c>
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	791b      	ldrb	r3, [r3, #4]
 8008d40:	2b02      	cmp	r3, #2
 8008d42:	d138      	bne.n	8008db6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	015a      	lsls	r2, r3, #5
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	4413      	add	r3, r2
 8008d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	68ba      	ldr	r2, [r7, #8]
 8008d54:	0151      	lsls	r1, r2, #5
 8008d56:	68fa      	ldr	r2, [r7, #12]
 8008d58:	440a      	add	r2, r1
 8008d5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d62:	6013      	str	r3, [r2, #0]
 8008d64:	e027      	b.n	8008db6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	015a      	lsls	r2, r3, #5
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	68ba      	ldr	r2, [r7, #8]
 8008d76:	0151      	lsls	r1, r2, #5
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	440a      	add	r2, r1
 8008d7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d80:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d84:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	791b      	ldrb	r3, [r3, #4]
 8008d8a:	2b03      	cmp	r3, #3
 8008d8c:	d003      	beq.n	8008d96 <USB_EPClearStall+0x9e>
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	791b      	ldrb	r3, [r3, #4]
 8008d92:	2b02      	cmp	r3, #2
 8008d94:	d10f      	bne.n	8008db6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	015a      	lsls	r2, r3, #5
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	68ba      	ldr	r2, [r7, #8]
 8008da6:	0151      	lsls	r1, r2, #5
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	440a      	add	r2, r1
 8008dac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008db4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008db6:	2300      	movs	r3, #0
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3714      	adds	r7, #20
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bc80      	pop	{r7}
 8008dc0:	4770      	bx	lr

08008dc2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008dc2:	b480      	push	{r7}
 8008dc4:	b085      	sub	sp, #20
 8008dc6:	af00      	add	r7, sp, #0
 8008dc8:	6078      	str	r0, [r7, #4]
 8008dca:	460b      	mov	r3, r1
 8008dcc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008de0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008de4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dec:	681a      	ldr	r2, [r3, #0]
 8008dee:	78fb      	ldrb	r3, [r7, #3]
 8008df0:	011b      	lsls	r3, r3, #4
 8008df2:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008df6:	68f9      	ldr	r1, [r7, #12]
 8008df8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3714      	adds	r7, #20
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bc80      	pop	{r7}
 8008e0a:	4770      	bx	lr

08008e0c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e26:	f023 0303 	bic.w	r3, r3, #3
 8008e2a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e3a:	f023 0302 	bic.w	r3, r3, #2
 8008e3e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e40:	2300      	movs	r3, #0
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3714      	adds	r7, #20
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bc80      	pop	{r7}
 8008e4a:	4770      	bx	lr

08008e4c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e66:	f023 0303 	bic.w	r3, r3, #3
 8008e6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	68fa      	ldr	r2, [r7, #12]
 8008e76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e7a:	f043 0302 	orr.w	r3, r3, #2
 8008e7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3714      	adds	r7, #20
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bc80      	pop	{r7}
 8008e8a:	4770      	bx	lr

08008e8c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b085      	sub	sp, #20
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	695b      	ldr	r3, [r3, #20]
 8008e98:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	699b      	ldr	r3, [r3, #24]
 8008e9e:	68fa      	ldr	r2, [r7, #12]
 8008ea0:	4013      	ands	r3, r2
 8008ea2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3714      	adds	r7, #20
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bc80      	pop	{r7}
 8008eae:	4770      	bx	lr

08008eb0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b085      	sub	sp, #20
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ec2:	699b      	ldr	r3, [r3, #24]
 8008ec4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ecc:	69db      	ldr	r3, [r3, #28]
 8008ece:	68ba      	ldr	r2, [r7, #8]
 8008ed0:	4013      	ands	r3, r2
 8008ed2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	0c1b      	lsrs	r3, r3, #16
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3714      	adds	r7, #20
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bc80      	pop	{r7}
 8008ee0:	4770      	bx	lr

08008ee2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b085      	sub	sp, #20
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ef4:	699b      	ldr	r3, [r3, #24]
 8008ef6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008efe:	69db      	ldr	r3, [r3, #28]
 8008f00:	68ba      	ldr	r2, [r7, #8]
 8008f02:	4013      	ands	r3, r2
 8008f04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	b29b      	uxth	r3, r3
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bc80      	pop	{r7}
 8008f12:	4770      	bx	lr

08008f14 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b085      	sub	sp, #20
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008f24:	78fb      	ldrb	r3, [r7, #3]
 8008f26:	015a      	lsls	r2, r3, #5
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f3a:	695b      	ldr	r3, [r3, #20]
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	4013      	ands	r3, r2
 8008f40:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f42:	68bb      	ldr	r3, [r7, #8]
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3714      	adds	r7, #20
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bc80      	pop	{r7}
 8008f4c:	4770      	bx	lr

08008f4e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f4e:	b480      	push	{r7}
 8008f50:	b087      	sub	sp, #28
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
 8008f56:	460b      	mov	r3, r1
 8008f58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f70:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f72:	78fb      	ldrb	r3, [r7, #3]
 8008f74:	f003 030f 	and.w	r3, r3, #15
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f7e:	01db      	lsls	r3, r3, #7
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	693a      	ldr	r2, [r7, #16]
 8008f84:	4313      	orrs	r3, r2
 8008f86:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008f88:	78fb      	ldrb	r3, [r7, #3]
 8008f8a:	015a      	lsls	r2, r3, #5
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	4413      	add	r3, r2
 8008f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	693a      	ldr	r2, [r7, #16]
 8008f98:	4013      	ands	r3, r2
 8008f9a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f9c:	68bb      	ldr	r3, [r7, #8]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	371c      	adds	r7, #28
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bc80      	pop	{r7}
 8008fa6:	4770      	bx	lr

08008fa8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	695b      	ldr	r3, [r3, #20]
 8008fb4:	f003 0301 	and.w	r3, r3, #1
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bc80      	pop	{r7}
 8008fc0:	4770      	bx	lr

08008fc2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fc2:	b480      	push	{r7}
 8008fc4:	b085      	sub	sp, #20
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fdc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008fe0:	f023 0307 	bic.w	r3, r3, #7
 8008fe4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	68fa      	ldr	r2, [r7, #12]
 8008ff0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ff8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3714      	adds	r7, #20
 8009000:	46bd      	mov	sp, r7
 8009002:	bc80      	pop	{r7}
 8009004:	4770      	bx	lr
	...

08009008 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	460b      	mov	r3, r1
 8009012:	607a      	str	r2, [r7, #4]
 8009014:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	333c      	adds	r3, #60	@ 0x3c
 800901e:	3304      	adds	r3, #4
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	4a25      	ldr	r2, [pc, #148]	@ (80090bc <USB_EP0_OutStart+0xb4>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d90a      	bls.n	8009042 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009038:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800903c:	d101      	bne.n	8009042 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	e037      	b.n	80090b2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009048:	461a      	mov	r2, r3
 800904a:	2300      	movs	r3, #0
 800904c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009054:	691b      	ldr	r3, [r3, #16]
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800905c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009060:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009070:	f043 0318 	orr.w	r3, r3, #24
 8009074:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009084:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009088:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800908a:	7afb      	ldrb	r3, [r7, #11]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d10f      	bne.n	80090b0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009096:	461a      	mov	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	697a      	ldr	r2, [r7, #20]
 80090a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090aa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80090ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090b0:	2300      	movs	r3, #0
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	371c      	adds	r7, #28
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bc80      	pop	{r7}
 80090ba:	4770      	bx	lr
 80090bc:	4f54300a 	.word	0x4f54300a

080090c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b085      	sub	sp, #20
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090c8:	2300      	movs	r3, #0
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	3301      	adds	r3, #1
 80090d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090d8:	d901      	bls.n	80090de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e01b      	b.n	8009116 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	daf2      	bge.n	80090cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090e6:	2300      	movs	r3, #0
 80090e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	f043 0201 	orr.w	r2, r3, #1
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	3301      	adds	r3, #1
 80090fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009102:	d901      	bls.n	8009108 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009104:	2303      	movs	r3, #3
 8009106:	e006      	b.n	8009116 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	691b      	ldr	r3, [r3, #16]
 800910c:	f003 0301 	and.w	r3, r3, #1
 8009110:	2b01      	cmp	r3, #1
 8009112:	d0f0      	beq.n	80090f6 <USB_CoreReset+0x36>

  return HAL_OK;
 8009114:	2300      	movs	r3, #0
}
 8009116:	4618      	mov	r0, r3
 8009118:	3714      	adds	r7, #20
 800911a:	46bd      	mov	sp, r7
 800911c:	bc80      	pop	{r7}
 800911e:	4770      	bx	lr

08009120 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800912c:	2300      	movs	r3, #0
 800912e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	7c1b      	ldrb	r3, [r3, #16]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d115      	bne.n	8009164 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009138:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800913c:	2202      	movs	r2, #2
 800913e:	2181      	movs	r1, #129	@ 0x81
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f001 ff2c 	bl	800af9e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2201      	movs	r2, #1
 800914a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800914c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009150:	2202      	movs	r2, #2
 8009152:	2101      	movs	r1, #1
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f001 ff22 	bl	800af9e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2201      	movs	r2, #1
 800915e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8009162:	e012      	b.n	800918a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009164:	2340      	movs	r3, #64	@ 0x40
 8009166:	2202      	movs	r2, #2
 8009168:	2181      	movs	r1, #129	@ 0x81
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f001 ff17 	bl	800af9e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2201      	movs	r2, #1
 8009174:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009176:	2340      	movs	r3, #64	@ 0x40
 8009178:	2202      	movs	r2, #2
 800917a:	2101      	movs	r1, #1
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f001 ff0e 	bl	800af9e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2201      	movs	r2, #1
 8009186:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800918a:	2308      	movs	r3, #8
 800918c:	2203      	movs	r2, #3
 800918e:	2182      	movs	r1, #130	@ 0x82
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f001 ff04 	bl	800af9e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2201      	movs	r2, #1
 800919a:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800919c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80091a0:	f002 f850 	bl	800b244 <malloc>
 80091a4:	4603      	mov	r3, r0
 80091a6:	461a      	mov	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d102      	bne.n	80091be <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80091b8:	2301      	movs	r3, #1
 80091ba:	73fb      	strb	r3, [r7, #15]
 80091bc:	e026      	b.n	800920c <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091c4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	2200      	movs	r2, #0
 80091dc:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	7c1b      	ldrb	r3, [r3, #16]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d109      	bne.n	80091fc <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80091ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80091f2:	2101      	movs	r1, #1
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f001 ffc2 	bl	800b17e <USBD_LL_PrepareReceive>
 80091fa:	e007      	b.n	800920c <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009202:	2340      	movs	r3, #64	@ 0x40
 8009204:	2101      	movs	r1, #1
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f001 ffb9 	bl	800b17e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800920c:	7bfb      	ldrb	r3, [r7, #15]
}
 800920e:	4618      	mov	r0, r3
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}

08009216 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009216:	b580      	push	{r7, lr}
 8009218:	b084      	sub	sp, #16
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
 800921e:	460b      	mov	r3, r1
 8009220:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009222:	2300      	movs	r3, #0
 8009224:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009226:	2181      	movs	r1, #129	@ 0x81
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f001 fede 	bl	800afea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009234:	2101      	movs	r1, #1
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f001 fed7 	bl	800afea <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009244:	2182      	movs	r1, #130	@ 0x82
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f001 fecf 	bl	800afea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2200      	movs	r2, #0
 8009250:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009258:	2b00      	cmp	r3, #0
 800925a:	d00e      	beq.n	800927a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800926c:	4618      	mov	r0, r3
 800926e:	f001 fff1 	bl	800b254 <free>
    pdev->pClassData = NULL;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2200      	movs	r2, #0
 8009276:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800927a:	7bfb      	ldrb	r3, [r7, #15]
}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b086      	sub	sp, #24
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009294:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009296:	2300      	movs	r3, #0
 8009298:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800929a:	2300      	movs	r3, #0
 800929c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800929e:	2300      	movs	r3, #0
 80092a0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d039      	beq.n	8009322 <USBD_CDC_Setup+0x9e>
 80092ae:	2b20      	cmp	r3, #32
 80092b0:	d17f      	bne.n	80093b2 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	88db      	ldrh	r3, [r3, #6]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d029      	beq.n	800930e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	b25b      	sxtb	r3, r3
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	da11      	bge.n	80092e8 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80092d0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80092d2:	683a      	ldr	r2, [r7, #0]
 80092d4:	88d2      	ldrh	r2, [r2, #6]
 80092d6:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80092d8:	6939      	ldr	r1, [r7, #16]
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	88db      	ldrh	r3, [r3, #6]
 80092de:	461a      	mov	r2, r3
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f001 fa3d 	bl	800a760 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80092e6:	e06b      	b.n	80093c0 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	785a      	ldrb	r2, [r3, #1]
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	88db      	ldrh	r3, [r3, #6]
 80092f6:	b2da      	uxtb	r2, r3
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80092fe:	6939      	ldr	r1, [r7, #16]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	88db      	ldrh	r3, [r3, #6]
 8009304:	461a      	mov	r2, r3
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f001 fa58 	bl	800a7bc <USBD_CtlPrepareRx>
      break;
 800930c:	e058      	b.n	80093c0 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	683a      	ldr	r2, [r7, #0]
 8009318:	7850      	ldrb	r0, [r2, #1]
 800931a:	2200      	movs	r2, #0
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	4798      	blx	r3
      break;
 8009320:	e04e      	b.n	80093c0 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	785b      	ldrb	r3, [r3, #1]
 8009326:	2b0b      	cmp	r3, #11
 8009328:	d02e      	beq.n	8009388 <USBD_CDC_Setup+0x104>
 800932a:	2b0b      	cmp	r3, #11
 800932c:	dc38      	bgt.n	80093a0 <USBD_CDC_Setup+0x11c>
 800932e:	2b00      	cmp	r3, #0
 8009330:	d002      	beq.n	8009338 <USBD_CDC_Setup+0xb4>
 8009332:	2b0a      	cmp	r3, #10
 8009334:	d014      	beq.n	8009360 <USBD_CDC_Setup+0xdc>
 8009336:	e033      	b.n	80093a0 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800933e:	2b03      	cmp	r3, #3
 8009340:	d107      	bne.n	8009352 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009342:	f107 030c 	add.w	r3, r7, #12
 8009346:	2202      	movs	r2, #2
 8009348:	4619      	mov	r1, r3
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f001 fa08 	bl	800a760 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009350:	e02e      	b.n	80093b0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f001 f999 	bl	800a68c <USBD_CtlError>
            ret = USBD_FAIL;
 800935a:	2302      	movs	r3, #2
 800935c:	75fb      	strb	r3, [r7, #23]
          break;
 800935e:	e027      	b.n	80093b0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009366:	2b03      	cmp	r3, #3
 8009368:	d107      	bne.n	800937a <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800936a:	f107 030f 	add.w	r3, r7, #15
 800936e:	2201      	movs	r2, #1
 8009370:	4619      	mov	r1, r3
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f001 f9f4 	bl	800a760 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009378:	e01a      	b.n	80093b0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800937a:	6839      	ldr	r1, [r7, #0]
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f001 f985 	bl	800a68c <USBD_CtlError>
            ret = USBD_FAIL;
 8009382:	2302      	movs	r3, #2
 8009384:	75fb      	strb	r3, [r7, #23]
          break;
 8009386:	e013      	b.n	80093b0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800938e:	2b03      	cmp	r3, #3
 8009390:	d00d      	beq.n	80093ae <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009392:	6839      	ldr	r1, [r7, #0]
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f001 f979 	bl	800a68c <USBD_CtlError>
            ret = USBD_FAIL;
 800939a:	2302      	movs	r3, #2
 800939c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800939e:	e006      	b.n	80093ae <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80093a0:	6839      	ldr	r1, [r7, #0]
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f001 f972 	bl	800a68c <USBD_CtlError>
          ret = USBD_FAIL;
 80093a8:	2302      	movs	r3, #2
 80093aa:	75fb      	strb	r3, [r7, #23]
          break;
 80093ac:	e000      	b.n	80093b0 <USBD_CDC_Setup+0x12c>
          break;
 80093ae:	bf00      	nop
      }
      break;
 80093b0:	e006      	b.n	80093c0 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80093b2:	6839      	ldr	r1, [r7, #0]
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f001 f969 	bl	800a68c <USBD_CtlError>
      ret = USBD_FAIL;
 80093ba:	2302      	movs	r3, #2
 80093bc:	75fb      	strb	r3, [r7, #23]
      break;
 80093be:	bf00      	nop
  }

  return ret;
 80093c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3718      	adds	r7, #24
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b084      	sub	sp, #16
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
 80093d2:	460b      	mov	r3, r1
 80093d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093dc:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093e4:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d03a      	beq.n	8009466 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80093f0:	78fa      	ldrb	r2, [r7, #3]
 80093f2:	6879      	ldr	r1, [r7, #4]
 80093f4:	4613      	mov	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4413      	add	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	440b      	add	r3, r1
 80093fe:	331c      	adds	r3, #28
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d029      	beq.n	800945a <USBD_CDC_DataIn+0x90>
 8009406:	78fa      	ldrb	r2, [r7, #3]
 8009408:	6879      	ldr	r1, [r7, #4]
 800940a:	4613      	mov	r3, r2
 800940c:	009b      	lsls	r3, r3, #2
 800940e:	4413      	add	r3, r2
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	440b      	add	r3, r1
 8009414:	331c      	adds	r3, #28
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	78f9      	ldrb	r1, [r7, #3]
 800941a:	68b8      	ldr	r0, [r7, #8]
 800941c:	460b      	mov	r3, r1
 800941e:	00db      	lsls	r3, r3, #3
 8009420:	440b      	add	r3, r1
 8009422:	009b      	lsls	r3, r3, #2
 8009424:	4403      	add	r3, r0
 8009426:	331c      	adds	r3, #28
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	fbb2 f1f3 	udiv	r1, r2, r3
 800942e:	fb01 f303 	mul.w	r3, r1, r3
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	2b00      	cmp	r3, #0
 8009436:	d110      	bne.n	800945a <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009438:	78fa      	ldrb	r2, [r7, #3]
 800943a:	6879      	ldr	r1, [r7, #4]
 800943c:	4613      	mov	r3, r2
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	4413      	add	r3, r2
 8009442:	009b      	lsls	r3, r3, #2
 8009444:	440b      	add	r3, r1
 8009446:	331c      	adds	r3, #28
 8009448:	2200      	movs	r2, #0
 800944a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800944c:	78f9      	ldrb	r1, [r7, #3]
 800944e:	2300      	movs	r3, #0
 8009450:	2200      	movs	r2, #0
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f001 fe70 	bl	800b138 <USBD_LL_Transmit>
 8009458:	e003      	b.n	8009462 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8009462:	2300      	movs	r3, #0
 8009464:	e000      	b.n	8009468 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009466:	2302      	movs	r3, #2
  }
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	460b      	mov	r3, r1
 800947a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009482:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009484:	78fb      	ldrb	r3, [r7, #3]
 8009486:	4619      	mov	r1, r3
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f001 fe9b 	bl	800b1c4 <USBD_LL_GetRxDataSize>
 800948e:	4602      	mov	r2, r0
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800949c:	2b00      	cmp	r3, #0
 800949e:	d00d      	beq.n	80094bc <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	68fa      	ldr	r2, [r7, #12]
 80094aa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80094b4:	4611      	mov	r1, r2
 80094b6:	4798      	blx	r3

    return USBD_OK;
 80094b8:	2300      	movs	r3, #0
 80094ba:	e000      	b.n	80094be <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80094bc:	2302      	movs	r3, #2
  }
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3710      	adds	r7, #16
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}

080094c6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b084      	sub	sp, #16
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094d4:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d014      	beq.n	800950a <USBD_CDC_EP0_RxReady+0x44>
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80094e6:	2bff      	cmp	r3, #255	@ 0xff
 80094e8:	d00f      	beq.n	800950a <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80094f8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009500:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	22ff      	movs	r2, #255	@ 0xff
 8009506:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800950a:	2300      	movs	r3, #0
}
 800950c:	4618      	mov	r0, r3
 800950e:	3710      	adds	r7, #16
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009514:	b480      	push	{r7}
 8009516:	b083      	sub	sp, #12
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2243      	movs	r2, #67	@ 0x43
 8009520:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009522:	4b03      	ldr	r3, [pc, #12]	@ (8009530 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009524:	4618      	mov	r0, r3
 8009526:	370c      	adds	r7, #12
 8009528:	46bd      	mov	sp, r7
 800952a:	bc80      	pop	{r7}
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	200000b0 	.word	0x200000b0

08009534 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009534:	b480      	push	{r7}
 8009536:	b083      	sub	sp, #12
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2243      	movs	r2, #67	@ 0x43
 8009540:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009542:	4b03      	ldr	r3, [pc, #12]	@ (8009550 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009544:	4618      	mov	r0, r3
 8009546:	370c      	adds	r7, #12
 8009548:	46bd      	mov	sp, r7
 800954a:	bc80      	pop	{r7}
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	2000006c 	.word	0x2000006c

08009554 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009554:	b480      	push	{r7}
 8009556:	b083      	sub	sp, #12
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2243      	movs	r2, #67	@ 0x43
 8009560:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009562:	4b03      	ldr	r3, [pc, #12]	@ (8009570 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009564:	4618      	mov	r0, r3
 8009566:	370c      	adds	r7, #12
 8009568:	46bd      	mov	sp, r7
 800956a:	bc80      	pop	{r7}
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	200000f4 	.word	0x200000f4

08009574 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	220a      	movs	r2, #10
 8009580:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009582:	4b03      	ldr	r3, [pc, #12]	@ (8009590 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009584:	4618      	mov	r0, r3
 8009586:	370c      	adds	r7, #12
 8009588:	46bd      	mov	sp, r7
 800958a:	bc80      	pop	{r7}
 800958c:	4770      	bx	lr
 800958e:	bf00      	nop
 8009590:	20000028 	.word	0x20000028

08009594 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009594:	b480      	push	{r7}
 8009596:	b085      	sub	sp, #20
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800959e:	2302      	movs	r3, #2
 80095a0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d005      	beq.n	80095b4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	683a      	ldr	r2, [r7, #0]
 80095ac:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80095b0:	2300      	movs	r3, #0
 80095b2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80095b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3714      	adds	r7, #20
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bc80      	pop	{r7}
 80095be:	4770      	bx	lr

080095c0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b087      	sub	sp, #28
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	4613      	mov	r3, r2
 80095cc:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095d4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	68ba      	ldr	r2, [r7, #8]
 80095da:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80095de:	88fa      	ldrh	r2, [r7, #6]
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	371c      	adds	r7, #28
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bc80      	pop	{r7}
 80095f0:	4770      	bx	lr

080095f2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b085      	sub	sp, #20
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
 80095fa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009602:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	683a      	ldr	r2, [r7, #0]
 8009608:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3714      	adds	r7, #20
 8009612:	46bd      	mov	sp, r7
 8009614:	bc80      	pop	{r7}
 8009616:	4770      	bx	lr

08009618 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009626:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800962e:	2b00      	cmp	r3, #0
 8009630:	d01c      	beq.n	800966c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009638:	2b00      	cmp	r3, #0
 800963a:	d115      	bne.n	8009668 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2201      	movs	r2, #1
 8009640:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800965a:	b29b      	uxth	r3, r3
 800965c:	2181      	movs	r1, #129	@ 0x81
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f001 fd6a 	bl	800b138 <USBD_LL_Transmit>

      return USBD_OK;
 8009664:	2300      	movs	r3, #0
 8009666:	e002      	b.n	800966e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009668:	2301      	movs	r3, #1
 800966a:	e000      	b.n	800966e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800966c:	2302      	movs	r3, #2
  }
}
 800966e:	4618      	mov	r0, r3
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}

08009676 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009676:	b580      	push	{r7, lr}
 8009678:	b084      	sub	sp, #16
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009684:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800968c:	2b00      	cmp	r3, #0
 800968e:	d017      	beq.n	80096c0 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	7c1b      	ldrb	r3, [r3, #16]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d109      	bne.n	80096ac <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800969e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80096a2:	2101      	movs	r1, #1
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f001 fd6a 	bl	800b17e <USBD_LL_PrepareReceive>
 80096aa:	e007      	b.n	80096bc <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80096b2:	2340      	movs	r3, #64	@ 0x40
 80096b4:	2101      	movs	r1, #1
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f001 fd61 	bl	800b17e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80096bc:	2300      	movs	r3, #0
 80096be:	e000      	b.n	80096c2 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80096c0:	2302      	movs	r3, #2
  }
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}

080096ca <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80096ca:	b580      	push	{r7, lr}
 80096cc:	b084      	sub	sp, #16
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	60f8      	str	r0, [r7, #12]
 80096d2:	60b9      	str	r1, [r7, #8]
 80096d4:	4613      	mov	r3, r2
 80096d6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d101      	bne.n	80096e2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80096de:	2302      	movs	r3, #2
 80096e0:	e01a      	b.n	8009718 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d003      	beq.n	80096f4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d003      	beq.n	8009702 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	68ba      	ldr	r2, [r7, #8]
 80096fe:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2201      	movs	r2, #1
 8009706:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	79fa      	ldrb	r2, [r7, #7]
 800970e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009710:	68f8      	ldr	r0, [r7, #12]
 8009712:	f001 fbdf 	bl	800aed4 <USBD_LL_Init>

  return USBD_OK;
 8009716:	2300      	movs	r3, #0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3710      	adds	r7, #16
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800972a:	2300      	movs	r3, #0
 800972c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d006      	beq.n	8009742 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	683a      	ldr	r2, [r7, #0]
 8009738:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800973c:	2300      	movs	r3, #0
 800973e:	73fb      	strb	r3, [r7, #15]
 8009740:	e001      	b.n	8009746 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009742:	2302      	movs	r3, #2
 8009744:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009746:	7bfb      	ldrb	r3, [r7, #15]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3714      	adds	r7, #20
 800974c:	46bd      	mov	sp, r7
 800974e:	bc80      	pop	{r7}
 8009750:	4770      	bx	lr

08009752 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009752:	b580      	push	{r7, lr}
 8009754:	b082      	sub	sp, #8
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f001 fc04 	bl	800af68 <USBD_LL_Start>

  return USBD_OK;
 8009760:	2300      	movs	r3, #0
}
 8009762:	4618      	mov	r0, r3
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800976a:	b480      	push	{r7}
 800976c:	b083      	sub	sp, #12
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009772:	2300      	movs	r3, #0
}
 8009774:	4618      	mov	r0, r3
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	bc80      	pop	{r7}
 800977c:	4770      	bx	lr

0800977e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800977e:	b580      	push	{r7, lr}
 8009780:	b084      	sub	sp, #16
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
 8009786:	460b      	mov	r3, r1
 8009788:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800978a:	2302      	movs	r3, #2
 800978c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00c      	beq.n	80097b2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	78fa      	ldrb	r2, [r7, #3]
 80097a2:	4611      	mov	r1, r2
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	4798      	blx	r3
 80097a8:	4603      	mov	r3, r0
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d101      	bne.n	80097b2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80097b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3710      	adds	r7, #16
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	460b      	mov	r3, r1
 80097c6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	78fa      	ldrb	r2, [r7, #3]
 80097d2:	4611      	mov	r1, r2
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	4798      	blx	r3

  return USBD_OK;
 80097d8:	2300      	movs	r3, #0
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3708      	adds	r7, #8
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}

080097e2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b082      	sub	sp, #8
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
 80097ea:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80097f2:	6839      	ldr	r1, [r7, #0]
 80097f4:	4618      	mov	r0, r3
 80097f6:	f000 ff10 	bl	800a61a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2201      	movs	r2, #1
 80097fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009808:	461a      	mov	r2, r3
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009816:	f003 031f 	and.w	r3, r3, #31
 800981a:	2b02      	cmp	r3, #2
 800981c:	d016      	beq.n	800984c <USBD_LL_SetupStage+0x6a>
 800981e:	2b02      	cmp	r3, #2
 8009820:	d81c      	bhi.n	800985c <USBD_LL_SetupStage+0x7a>
 8009822:	2b00      	cmp	r3, #0
 8009824:	d002      	beq.n	800982c <USBD_LL_SetupStage+0x4a>
 8009826:	2b01      	cmp	r3, #1
 8009828:	d008      	beq.n	800983c <USBD_LL_SetupStage+0x5a>
 800982a:	e017      	b.n	800985c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009832:	4619      	mov	r1, r3
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 fa03 	bl	8009c40 <USBD_StdDevReq>
      break;
 800983a:	e01a      	b.n	8009872 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009842:	4619      	mov	r1, r3
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 fa65 	bl	8009d14 <USBD_StdItfReq>
      break;
 800984a:	e012      	b.n	8009872 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009852:	4619      	mov	r1, r3
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 faa5 	bl	8009da4 <USBD_StdEPReq>
      break;
 800985a:	e00a      	b.n	8009872 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009862:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009866:	b2db      	uxtb	r3, r3
 8009868:	4619      	mov	r1, r3
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f001 fbdc 	bl	800b028 <USBD_LL_StallEP>
      break;
 8009870:	bf00      	nop
  }

  return USBD_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3708      	adds	r7, #8
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b086      	sub	sp, #24
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	460b      	mov	r3, r1
 8009886:	607a      	str	r2, [r7, #4]
 8009888:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800988a:	7afb      	ldrb	r3, [r7, #11]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d14b      	bne.n	8009928 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009896:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800989e:	2b03      	cmp	r3, #3
 80098a0:	d134      	bne.n	800990c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	68da      	ldr	r2, [r3, #12]
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d919      	bls.n	80098e2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	68da      	ldr	r2, [r3, #12]
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	691b      	ldr	r3, [r3, #16]
 80098b6:	1ad2      	subs	r2, r2, r3
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	68da      	ldr	r2, [r3, #12]
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d203      	bcs.n	80098d0 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	e002      	b.n	80098d6 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	461a      	mov	r2, r3
 80098d8:	6879      	ldr	r1, [r7, #4]
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 ff8c 	bl	800a7f8 <USBD_CtlContinueRx>
 80098e0:	e038      	b.n	8009954 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d00a      	beq.n	8009904 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80098f4:	2b03      	cmp	r3, #3
 80098f6:	d105      	bne.n	8009904 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098fe:	691b      	ldr	r3, [r3, #16]
 8009900:	68f8      	ldr	r0, [r7, #12]
 8009902:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009904:	68f8      	ldr	r0, [r7, #12]
 8009906:	f000 ff89 	bl	800a81c <USBD_CtlSendStatus>
 800990a:	e023      	b.n	8009954 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009912:	2b05      	cmp	r3, #5
 8009914:	d11e      	bne.n	8009954 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2200      	movs	r2, #0
 800991a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800991e:	2100      	movs	r1, #0
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f001 fb81 	bl	800b028 <USBD_LL_StallEP>
 8009926:	e015      	b.n	8009954 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800992e:	699b      	ldr	r3, [r3, #24]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00d      	beq.n	8009950 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800993a:	2b03      	cmp	r3, #3
 800993c:	d108      	bne.n	8009950 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009944:	699b      	ldr	r3, [r3, #24]
 8009946:	7afa      	ldrb	r2, [r7, #11]
 8009948:	4611      	mov	r1, r2
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	4798      	blx	r3
 800994e:	e001      	b.n	8009954 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009950:	2302      	movs	r3, #2
 8009952:	e000      	b.n	8009956 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009954:	2300      	movs	r3, #0
}
 8009956:	4618      	mov	r0, r3
 8009958:	3718      	adds	r7, #24
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}

0800995e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b086      	sub	sp, #24
 8009962:	af00      	add	r7, sp, #0
 8009964:	60f8      	str	r0, [r7, #12]
 8009966:	460b      	mov	r3, r1
 8009968:	607a      	str	r2, [r7, #4]
 800996a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800996c:	7afb      	ldrb	r3, [r7, #11]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d17f      	bne.n	8009a72 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	3314      	adds	r3, #20
 8009976:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800997e:	2b02      	cmp	r3, #2
 8009980:	d15c      	bne.n	8009a3c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	68da      	ldr	r2, [r3, #12]
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	691b      	ldr	r3, [r3, #16]
 800998a:	429a      	cmp	r2, r3
 800998c:	d915      	bls.n	80099ba <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	68da      	ldr	r2, [r3, #12]
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	691b      	ldr	r3, [r3, #16]
 8009996:	1ad2      	subs	r2, r2, r3
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	68db      	ldr	r3, [r3, #12]
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	461a      	mov	r2, r3
 80099a4:	6879      	ldr	r1, [r7, #4]
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f000 fef6 	bl	800a798 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099ac:	2300      	movs	r3, #0
 80099ae:	2200      	movs	r2, #0
 80099b0:	2100      	movs	r1, #0
 80099b2:	68f8      	ldr	r0, [r7, #12]
 80099b4:	f001 fbe3 	bl	800b17e <USBD_LL_PrepareReceive>
 80099b8:	e04e      	b.n	8009a58 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	697a      	ldr	r2, [r7, #20]
 80099c0:	6912      	ldr	r2, [r2, #16]
 80099c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80099c6:	fb01 f202 	mul.w	r2, r1, r2
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d11c      	bne.n	8009a0a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	689a      	ldr	r2, [r3, #8]
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80099d8:	429a      	cmp	r2, r3
 80099da:	d316      	bcc.n	8009a0a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	689a      	ldr	r2, [r3, #8]
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d20f      	bcs.n	8009a0a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80099ea:	2200      	movs	r2, #0
 80099ec:	2100      	movs	r1, #0
 80099ee:	68f8      	ldr	r0, [r7, #12]
 80099f0:	f000 fed2 	bl	800a798 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2200      	movs	r2, #0
 80099f8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099fc:	2300      	movs	r3, #0
 80099fe:	2200      	movs	r2, #0
 8009a00:	2100      	movs	r1, #0
 8009a02:	68f8      	ldr	r0, [r7, #12]
 8009a04:	f001 fbbb 	bl	800b17e <USBD_LL_PrepareReceive>
 8009a08:	e026      	b.n	8009a58 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d00a      	beq.n	8009a2c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009a1c:	2b03      	cmp	r3, #3
 8009a1e:	d105      	bne.n	8009a2c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	68f8      	ldr	r0, [r7, #12]
 8009a2a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009a2c:	2180      	movs	r1, #128	@ 0x80
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	f001 fafa 	bl	800b028 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009a34:	68f8      	ldr	r0, [r7, #12]
 8009a36:	f000 ff04 	bl	800a842 <USBD_CtlReceiveStatus>
 8009a3a:	e00d      	b.n	8009a58 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009a42:	2b04      	cmp	r3, #4
 8009a44:	d004      	beq.n	8009a50 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d103      	bne.n	8009a58 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009a50:	2180      	movs	r1, #128	@ 0x80
 8009a52:	68f8      	ldr	r0, [r7, #12]
 8009a54:	f001 fae8 	bl	800b028 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009a5e:	2b01      	cmp	r3, #1
 8009a60:	d11d      	bne.n	8009a9e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f7ff fe81 	bl	800976a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009a70:	e015      	b.n	8009a9e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a78:	695b      	ldr	r3, [r3, #20]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d00d      	beq.n	8009a9a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009a84:	2b03      	cmp	r3, #3
 8009a86:	d108      	bne.n	8009a9a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	7afa      	ldrb	r2, [r7, #11]
 8009a92:	4611      	mov	r1, r2
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	4798      	blx	r3
 8009a98:	e001      	b.n	8009a9e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009a9a:	2302      	movs	r3, #2
 8009a9c:	e000      	b.n	8009aa0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3718      	adds	r7, #24
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ab0:	2340      	movs	r3, #64	@ 0x40
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	2100      	movs	r1, #0
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f001 fa71 	bl	800af9e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2240      	movs	r2, #64	@ 0x40
 8009ac8:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009acc:	2340      	movs	r3, #64	@ 0x40
 8009ace:	2200      	movs	r2, #0
 8009ad0:	2180      	movs	r1, #128	@ 0x80
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f001 fa63 	bl	800af9e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2201      	movs	r2, #1
 8009adc:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2240      	movs	r2, #64	@ 0x40
 8009ae2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2200      	movs	r2, #0
 8009af8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2200      	movs	r2, #0
 8009afe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d009      	beq.n	8009b20 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	6852      	ldr	r2, [r2, #4]
 8009b18:	b2d2      	uxtb	r2, r2
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	6878      	ldr	r0, [r7, #4]
 8009b1e:	4798      	blx	r3
  }

  return USBD_OK;
 8009b20:	2300      	movs	r3, #0
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3708      	adds	r7, #8
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}

08009b2a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009b2a:	b480      	push	{r7}
 8009b2c:	b083      	sub	sp, #12
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
 8009b32:	460b      	mov	r3, r1
 8009b34:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	78fa      	ldrb	r2, [r7, #3]
 8009b3a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	370c      	adds	r7, #12
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bc80      	pop	{r7}
 8009b46:	4770      	bx	lr

08009b48 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2204      	movs	r2, #4
 8009b60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	370c      	adds	r7, #12
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bc80      	pop	{r7}
 8009b6e:	4770      	bx	lr

08009b70 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b083      	sub	sp, #12
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b7e:	2b04      	cmp	r3, #4
 8009b80:	d105      	bne.n	8009b8e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009b8e:	2300      	movs	r3, #0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bc80      	pop	{r7}
 8009b98:	4770      	bx	lr

08009b9a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ba8:	2b03      	cmp	r3, #3
 8009baa:	d10b      	bne.n	8009bc4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bb2:	69db      	ldr	r3, [r3, #28]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d005      	beq.n	8009bc4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bbe:	69db      	ldr	r3, [r3, #28]
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009bc4:	2300      	movs	r3, #0
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3708      	adds	r7, #8
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009bce:	b480      	push	{r7}
 8009bd0:	b083      	sub	sp, #12
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	370c      	adds	r7, #12
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bc80      	pop	{r7}
 8009be4:	4770      	bx	lr

08009be6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009be6:	b480      	push	{r7}
 8009be8:	b083      	sub	sp, #12
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	6078      	str	r0, [r7, #4]
 8009bee:	460b      	mov	r3, r1
 8009bf0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009bf2:	2300      	movs	r3, #0
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	370c      	adds	r7, #12
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bc80      	pop	{r7}
 8009bfc:	4770      	bx	lr

08009bfe <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009bfe:	b480      	push	{r7}
 8009c00:	b083      	sub	sp, #12
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009c06:	2300      	movs	r3, #0
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	370c      	adds	r7, #12
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bc80      	pop	{r7}
 8009c10:	4770      	bx	lr

08009c12 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b082      	sub	sp, #8
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	687a      	ldr	r2, [r7, #4]
 8009c2c:	6852      	ldr	r2, [r2, #4]
 8009c2e:	b2d2      	uxtb	r2, r2
 8009c30:	4611      	mov	r1, r2
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	4798      	blx	r3

  return USBD_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3708      	adds	r7, #8
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c56:	2b40      	cmp	r3, #64	@ 0x40
 8009c58:	d005      	beq.n	8009c66 <USBD_StdDevReq+0x26>
 8009c5a:	2b40      	cmp	r3, #64	@ 0x40
 8009c5c:	d84f      	bhi.n	8009cfe <USBD_StdDevReq+0xbe>
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d009      	beq.n	8009c76 <USBD_StdDevReq+0x36>
 8009c62:	2b20      	cmp	r3, #32
 8009c64:	d14b      	bne.n	8009cfe <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	6839      	ldr	r1, [r7, #0]
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	4798      	blx	r3
      break;
 8009c74:	e048      	b.n	8009d08 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	785b      	ldrb	r3, [r3, #1]
 8009c7a:	2b09      	cmp	r3, #9
 8009c7c:	d839      	bhi.n	8009cf2 <USBD_StdDevReq+0xb2>
 8009c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009c84 <USBD_StdDevReq+0x44>)
 8009c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c84:	08009cd5 	.word	0x08009cd5
 8009c88:	08009ce9 	.word	0x08009ce9
 8009c8c:	08009cf3 	.word	0x08009cf3
 8009c90:	08009cdf 	.word	0x08009cdf
 8009c94:	08009cf3 	.word	0x08009cf3
 8009c98:	08009cb7 	.word	0x08009cb7
 8009c9c:	08009cad 	.word	0x08009cad
 8009ca0:	08009cf3 	.word	0x08009cf3
 8009ca4:	08009ccb 	.word	0x08009ccb
 8009ca8:	08009cc1 	.word	0x08009cc1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009cac:	6839      	ldr	r1, [r7, #0]
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 f9dc 	bl	800a06c <USBD_GetDescriptor>
          break;
 8009cb4:	e022      	b.n	8009cfc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009cb6:	6839      	ldr	r1, [r7, #0]
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f000 fb3f 	bl	800a33c <USBD_SetAddress>
          break;
 8009cbe:	e01d      	b.n	8009cfc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009cc0:	6839      	ldr	r1, [r7, #0]
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fb7e 	bl	800a3c4 <USBD_SetConfig>
          break;
 8009cc8:	e018      	b.n	8009cfc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009cca:	6839      	ldr	r1, [r7, #0]
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 fc07 	bl	800a4e0 <USBD_GetConfig>
          break;
 8009cd2:	e013      	b.n	8009cfc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009cd4:	6839      	ldr	r1, [r7, #0]
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 fc37 	bl	800a54a <USBD_GetStatus>
          break;
 8009cdc:	e00e      	b.n	8009cfc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009cde:	6839      	ldr	r1, [r7, #0]
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 fc65 	bl	800a5b0 <USBD_SetFeature>
          break;
 8009ce6:	e009      	b.n	8009cfc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009ce8:	6839      	ldr	r1, [r7, #0]
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 fc74 	bl	800a5d8 <USBD_ClrFeature>
          break;
 8009cf0:	e004      	b.n	8009cfc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009cf2:	6839      	ldr	r1, [r7, #0]
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 fcc9 	bl	800a68c <USBD_CtlError>
          break;
 8009cfa:	bf00      	nop
      }
      break;
 8009cfc:	e004      	b.n	8009d08 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009cfe:	6839      	ldr	r1, [r7, #0]
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 fcc3 	bl	800a68c <USBD_CtlError>
      break;
 8009d06:	bf00      	nop
  }

  return ret;
 8009d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3710      	adds	r7, #16
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
 8009d12:	bf00      	nop

08009d14 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009d2a:	2b40      	cmp	r3, #64	@ 0x40
 8009d2c:	d005      	beq.n	8009d3a <USBD_StdItfReq+0x26>
 8009d2e:	2b40      	cmp	r3, #64	@ 0x40
 8009d30:	d82e      	bhi.n	8009d90 <USBD_StdItfReq+0x7c>
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d001      	beq.n	8009d3a <USBD_StdItfReq+0x26>
 8009d36:	2b20      	cmp	r3, #32
 8009d38:	d12a      	bne.n	8009d90 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d40:	3b01      	subs	r3, #1
 8009d42:	2b02      	cmp	r3, #2
 8009d44:	d81d      	bhi.n	8009d82 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	889b      	ldrh	r3, [r3, #4]
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d813      	bhi.n	8009d78 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	6839      	ldr	r1, [r7, #0]
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	4798      	blx	r3
 8009d5e:	4603      	mov	r3, r0
 8009d60:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	88db      	ldrh	r3, [r3, #6]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d110      	bne.n	8009d8c <USBD_StdItfReq+0x78>
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d10d      	bne.n	8009d8c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 fd53 	bl	800a81c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009d76:	e009      	b.n	8009d8c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009d78:	6839      	ldr	r1, [r7, #0]
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 fc86 	bl	800a68c <USBD_CtlError>
          break;
 8009d80:	e004      	b.n	8009d8c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8009d82:	6839      	ldr	r1, [r7, #0]
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 fc81 	bl	800a68c <USBD_CtlError>
          break;
 8009d8a:	e000      	b.n	8009d8e <USBD_StdItfReq+0x7a>
          break;
 8009d8c:	bf00      	nop
      }
      break;
 8009d8e:	e004      	b.n	8009d9a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009d90:	6839      	ldr	r1, [r7, #0]
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fc7a 	bl	800a68c <USBD_CtlError>
      break;
 8009d98:	bf00      	nop
  }

  return USBD_OK;
 8009d9a:	2300      	movs	r3, #0
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3710      	adds	r7, #16
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	889b      	ldrh	r3, [r3, #4]
 8009db6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	781b      	ldrb	r3, [r3, #0]
 8009dbc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dc0:	2b40      	cmp	r3, #64	@ 0x40
 8009dc2:	d007      	beq.n	8009dd4 <USBD_StdEPReq+0x30>
 8009dc4:	2b40      	cmp	r3, #64	@ 0x40
 8009dc6:	f200 8146 	bhi.w	800a056 <USBD_StdEPReq+0x2b2>
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d00a      	beq.n	8009de4 <USBD_StdEPReq+0x40>
 8009dce:	2b20      	cmp	r3, #32
 8009dd0:	f040 8141 	bne.w	800a056 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	6839      	ldr	r1, [r7, #0]
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	4798      	blx	r3
      break;
 8009de2:	e13d      	b.n	800a060 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dec:	2b20      	cmp	r3, #32
 8009dee:	d10a      	bne.n	8009e06 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	6839      	ldr	r1, [r7, #0]
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	4798      	blx	r3
 8009dfe:	4603      	mov	r3, r0
 8009e00:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009e02:	7bfb      	ldrb	r3, [r7, #15]
 8009e04:	e12d      	b.n	800a062 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	785b      	ldrb	r3, [r3, #1]
 8009e0a:	2b03      	cmp	r3, #3
 8009e0c:	d007      	beq.n	8009e1e <USBD_StdEPReq+0x7a>
 8009e0e:	2b03      	cmp	r3, #3
 8009e10:	f300 811b 	bgt.w	800a04a <USBD_StdEPReq+0x2a6>
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d072      	beq.n	8009efe <USBD_StdEPReq+0x15a>
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d03a      	beq.n	8009e92 <USBD_StdEPReq+0xee>
 8009e1c:	e115      	b.n	800a04a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d002      	beq.n	8009e2e <USBD_StdEPReq+0x8a>
 8009e28:	2b03      	cmp	r3, #3
 8009e2a:	d015      	beq.n	8009e58 <USBD_StdEPReq+0xb4>
 8009e2c:	e02b      	b.n	8009e86 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e2e:	7bbb      	ldrb	r3, [r7, #14]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d00c      	beq.n	8009e4e <USBD_StdEPReq+0xaa>
 8009e34:	7bbb      	ldrb	r3, [r7, #14]
 8009e36:	2b80      	cmp	r3, #128	@ 0x80
 8009e38:	d009      	beq.n	8009e4e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009e3a:	7bbb      	ldrb	r3, [r7, #14]
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f001 f8f2 	bl	800b028 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009e44:	2180      	movs	r1, #128	@ 0x80
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f001 f8ee 	bl	800b028 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e4c:	e020      	b.n	8009e90 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009e4e:	6839      	ldr	r1, [r7, #0]
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 fc1b 	bl	800a68c <USBD_CtlError>
              break;
 8009e56:	e01b      	b.n	8009e90 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	885b      	ldrh	r3, [r3, #2]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d10e      	bne.n	8009e7e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009e60:	7bbb      	ldrb	r3, [r7, #14]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d00b      	beq.n	8009e7e <USBD_StdEPReq+0xda>
 8009e66:	7bbb      	ldrb	r3, [r7, #14]
 8009e68:	2b80      	cmp	r3, #128	@ 0x80
 8009e6a:	d008      	beq.n	8009e7e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	88db      	ldrh	r3, [r3, #6]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d104      	bne.n	8009e7e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009e74:	7bbb      	ldrb	r3, [r7, #14]
 8009e76:	4619      	mov	r1, r3
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f001 f8d5 	bl	800b028 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 fccc 	bl	800a81c <USBD_CtlSendStatus>

              break;
 8009e84:	e004      	b.n	8009e90 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8009e86:	6839      	ldr	r1, [r7, #0]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 fbff 	bl	800a68c <USBD_CtlError>
              break;
 8009e8e:	bf00      	nop
          }
          break;
 8009e90:	e0e0      	b.n	800a054 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	d002      	beq.n	8009ea2 <USBD_StdEPReq+0xfe>
 8009e9c:	2b03      	cmp	r3, #3
 8009e9e:	d015      	beq.n	8009ecc <USBD_StdEPReq+0x128>
 8009ea0:	e026      	b.n	8009ef0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ea2:	7bbb      	ldrb	r3, [r7, #14]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d00c      	beq.n	8009ec2 <USBD_StdEPReq+0x11e>
 8009ea8:	7bbb      	ldrb	r3, [r7, #14]
 8009eaa:	2b80      	cmp	r3, #128	@ 0x80
 8009eac:	d009      	beq.n	8009ec2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009eae:	7bbb      	ldrb	r3, [r7, #14]
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f001 f8b8 	bl	800b028 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009eb8:	2180      	movs	r1, #128	@ 0x80
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f001 f8b4 	bl	800b028 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009ec0:	e01c      	b.n	8009efc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009ec2:	6839      	ldr	r1, [r7, #0]
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 fbe1 	bl	800a68c <USBD_CtlError>
              break;
 8009eca:	e017      	b.n	8009efc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	885b      	ldrh	r3, [r3, #2]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d112      	bne.n	8009efa <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009ed4:	7bbb      	ldrb	r3, [r7, #14]
 8009ed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d004      	beq.n	8009ee8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009ede:	7bbb      	ldrb	r3, [r7, #14]
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f001 f8bf 	bl	800b066 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 fc97 	bl	800a81c <USBD_CtlSendStatus>
              }
              break;
 8009eee:	e004      	b.n	8009efa <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009ef0:	6839      	ldr	r1, [r7, #0]
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 fbca 	bl	800a68c <USBD_CtlError>
              break;
 8009ef8:	e000      	b.n	8009efc <USBD_StdEPReq+0x158>
              break;
 8009efa:	bf00      	nop
          }
          break;
 8009efc:	e0aa      	b.n	800a054 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f04:	2b02      	cmp	r3, #2
 8009f06:	d002      	beq.n	8009f0e <USBD_StdEPReq+0x16a>
 8009f08:	2b03      	cmp	r3, #3
 8009f0a:	d032      	beq.n	8009f72 <USBD_StdEPReq+0x1ce>
 8009f0c:	e097      	b.n	800a03e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f0e:	7bbb      	ldrb	r3, [r7, #14]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d007      	beq.n	8009f24 <USBD_StdEPReq+0x180>
 8009f14:	7bbb      	ldrb	r3, [r7, #14]
 8009f16:	2b80      	cmp	r3, #128	@ 0x80
 8009f18:	d004      	beq.n	8009f24 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009f1a:	6839      	ldr	r1, [r7, #0]
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 fbb5 	bl	800a68c <USBD_CtlError>
                break;
 8009f22:	e091      	b.n	800a048 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	da0b      	bge.n	8009f44 <USBD_StdEPReq+0x1a0>
 8009f2c:	7bbb      	ldrb	r3, [r7, #14]
 8009f2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f32:	4613      	mov	r3, r2
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4413      	add	r3, r2
 8009f38:	009b      	lsls	r3, r3, #2
 8009f3a:	3310      	adds	r3, #16
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	4413      	add	r3, r2
 8009f40:	3304      	adds	r3, #4
 8009f42:	e00b      	b.n	8009f5c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f44:	7bbb      	ldrb	r3, [r7, #14]
 8009f46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f4a:	4613      	mov	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	4413      	add	r3, r2
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	4413      	add	r3, r2
 8009f5a:	3304      	adds	r3, #4
 8009f5c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	2200      	movs	r2, #0
 8009f62:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	2202      	movs	r2, #2
 8009f68:	4619      	mov	r1, r3
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 fbf8 	bl	800a760 <USBD_CtlSendData>
              break;
 8009f70:	e06a      	b.n	800a048 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009f72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	da11      	bge.n	8009f9e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009f7a:	7bbb      	ldrb	r3, [r7, #14]
 8009f7c:	f003 020f 	and.w	r2, r3, #15
 8009f80:	6879      	ldr	r1, [r7, #4]
 8009f82:	4613      	mov	r3, r2
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	4413      	add	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	440b      	add	r3, r1
 8009f8c:	3318      	adds	r3, #24
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d117      	bne.n	8009fc4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009f94:	6839      	ldr	r1, [r7, #0]
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 fb78 	bl	800a68c <USBD_CtlError>
                  break;
 8009f9c:	e054      	b.n	800a048 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009f9e:	7bbb      	ldrb	r3, [r7, #14]
 8009fa0:	f003 020f 	and.w	r2, r3, #15
 8009fa4:	6879      	ldr	r1, [r7, #4]
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	4413      	add	r3, r2
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	440b      	add	r3, r1
 8009fb0:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d104      	bne.n	8009fc4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 fb65 	bl	800a68c <USBD_CtlError>
                  break;
 8009fc2:	e041      	b.n	800a048 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009fc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	da0b      	bge.n	8009fe4 <USBD_StdEPReq+0x240>
 8009fcc:	7bbb      	ldrb	r3, [r7, #14]
 8009fce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	009b      	lsls	r3, r3, #2
 8009fd6:	4413      	add	r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	3310      	adds	r3, #16
 8009fdc:	687a      	ldr	r2, [r7, #4]
 8009fde:	4413      	add	r3, r2
 8009fe0:	3304      	adds	r3, #4
 8009fe2:	e00b      	b.n	8009ffc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009fe4:	7bbb      	ldrb	r3, [r7, #14]
 8009fe6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009fea:	4613      	mov	r3, r2
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	4413      	add	r3, r2
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	4413      	add	r3, r2
 8009ffa:	3304      	adds	r3, #4
 8009ffc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009ffe:	7bbb      	ldrb	r3, [r7, #14]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d002      	beq.n	800a00a <USBD_StdEPReq+0x266>
 800a004:	7bbb      	ldrb	r3, [r7, #14]
 800a006:	2b80      	cmp	r3, #128	@ 0x80
 800a008:	d103      	bne.n	800a012 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	2200      	movs	r2, #0
 800a00e:	601a      	str	r2, [r3, #0]
 800a010:	e00e      	b.n	800a030 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a012:	7bbb      	ldrb	r3, [r7, #14]
 800a014:	4619      	mov	r1, r3
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f001 f844 	bl	800b0a4 <USBD_LL_IsStallEP>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d003      	beq.n	800a02a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	2201      	movs	r2, #1
 800a026:	601a      	str	r2, [r3, #0]
 800a028:	e002      	b.n	800a030 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	2200      	movs	r2, #0
 800a02e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	2202      	movs	r2, #2
 800a034:	4619      	mov	r1, r3
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 fb92 	bl	800a760 <USBD_CtlSendData>
              break;
 800a03c:	e004      	b.n	800a048 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a03e:	6839      	ldr	r1, [r7, #0]
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f000 fb23 	bl	800a68c <USBD_CtlError>
              break;
 800a046:	bf00      	nop
          }
          break;
 800a048:	e004      	b.n	800a054 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a04a:	6839      	ldr	r1, [r7, #0]
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f000 fb1d 	bl	800a68c <USBD_CtlError>
          break;
 800a052:	bf00      	nop
      }
      break;
 800a054:	e004      	b.n	800a060 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a056:	6839      	ldr	r1, [r7, #0]
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 fb17 	bl	800a68c <USBD_CtlError>
      break;
 800a05e:	bf00      	nop
  }

  return ret;
 800a060:	7bfb      	ldrb	r3, [r7, #15]
}
 800a062:	4618      	mov	r0, r3
 800a064:	3710      	adds	r7, #16
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
	...

0800a06c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b084      	sub	sp, #16
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a076:	2300      	movs	r3, #0
 800a078:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a07a:	2300      	movs	r3, #0
 800a07c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a07e:	2300      	movs	r3, #0
 800a080:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	885b      	ldrh	r3, [r3, #2]
 800a086:	0a1b      	lsrs	r3, r3, #8
 800a088:	b29b      	uxth	r3, r3
 800a08a:	3b01      	subs	r3, #1
 800a08c:	2b06      	cmp	r3, #6
 800a08e:	f200 8128 	bhi.w	800a2e2 <USBD_GetDescriptor+0x276>
 800a092:	a201      	add	r2, pc, #4	@ (adr r2, 800a098 <USBD_GetDescriptor+0x2c>)
 800a094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a098:	0800a0b5 	.word	0x0800a0b5
 800a09c:	0800a0cd 	.word	0x0800a0cd
 800a0a0:	0800a10d 	.word	0x0800a10d
 800a0a4:	0800a2e3 	.word	0x0800a2e3
 800a0a8:	0800a2e3 	.word	0x0800a2e3
 800a0ac:	0800a283 	.word	0x0800a283
 800a0b0:	0800a2af 	.word	0x0800a2af
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	687a      	ldr	r2, [r7, #4]
 800a0be:	7c12      	ldrb	r2, [r2, #16]
 800a0c0:	f107 0108 	add.w	r1, r7, #8
 800a0c4:	4610      	mov	r0, r2
 800a0c6:	4798      	blx	r3
 800a0c8:	60f8      	str	r0, [r7, #12]
      break;
 800a0ca:	e112      	b.n	800a2f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	7c1b      	ldrb	r3, [r3, #16]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d10d      	bne.n	800a0f0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0dc:	f107 0208 	add.w	r2, r7, #8
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	4798      	blx	r3
 800a0e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	2202      	movs	r2, #2
 800a0ec:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a0ee:	e100      	b.n	800a2f2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f8:	f107 0208 	add.w	r2, r7, #8
 800a0fc:	4610      	mov	r0, r2
 800a0fe:	4798      	blx	r3
 800a100:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	3301      	adds	r3, #1
 800a106:	2202      	movs	r2, #2
 800a108:	701a      	strb	r2, [r3, #0]
      break;
 800a10a:	e0f2      	b.n	800a2f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	885b      	ldrh	r3, [r3, #2]
 800a110:	b2db      	uxtb	r3, r3
 800a112:	2b05      	cmp	r3, #5
 800a114:	f200 80ac 	bhi.w	800a270 <USBD_GetDescriptor+0x204>
 800a118:	a201      	add	r2, pc, #4	@ (adr r2, 800a120 <USBD_GetDescriptor+0xb4>)
 800a11a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a11e:	bf00      	nop
 800a120:	0800a139 	.word	0x0800a139
 800a124:	0800a16d 	.word	0x0800a16d
 800a128:	0800a1a1 	.word	0x0800a1a1
 800a12c:	0800a1d5 	.word	0x0800a1d5
 800a130:	0800a209 	.word	0x0800a209
 800a134:	0800a23d 	.word	0x0800a23d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d00b      	beq.n	800a15c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a14a:	685b      	ldr	r3, [r3, #4]
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	7c12      	ldrb	r2, [r2, #16]
 800a150:	f107 0108 	add.w	r1, r7, #8
 800a154:	4610      	mov	r0, r2
 800a156:	4798      	blx	r3
 800a158:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a15a:	e091      	b.n	800a280 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a15c:	6839      	ldr	r1, [r7, #0]
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 fa94 	bl	800a68c <USBD_CtlError>
            err++;
 800a164:	7afb      	ldrb	r3, [r7, #11]
 800a166:	3301      	adds	r3, #1
 800a168:	72fb      	strb	r3, [r7, #11]
          break;
 800a16a:	e089      	b.n	800a280 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00b      	beq.n	800a190 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	7c12      	ldrb	r2, [r2, #16]
 800a184:	f107 0108 	add.w	r1, r7, #8
 800a188:	4610      	mov	r0, r2
 800a18a:	4798      	blx	r3
 800a18c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a18e:	e077      	b.n	800a280 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a190:	6839      	ldr	r1, [r7, #0]
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 fa7a 	bl	800a68c <USBD_CtlError>
            err++;
 800a198:	7afb      	ldrb	r3, [r7, #11]
 800a19a:	3301      	adds	r3, #1
 800a19c:	72fb      	strb	r3, [r7, #11]
          break;
 800a19e:	e06f      	b.n	800a280 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d00b      	beq.n	800a1c4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a1b2:	68db      	ldr	r3, [r3, #12]
 800a1b4:	687a      	ldr	r2, [r7, #4]
 800a1b6:	7c12      	ldrb	r2, [r2, #16]
 800a1b8:	f107 0108 	add.w	r1, r7, #8
 800a1bc:	4610      	mov	r0, r2
 800a1be:	4798      	blx	r3
 800a1c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1c2:	e05d      	b.n	800a280 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1c4:	6839      	ldr	r1, [r7, #0]
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 fa60 	bl	800a68c <USBD_CtlError>
            err++;
 800a1cc:	7afb      	ldrb	r3, [r7, #11]
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a1d2:	e055      	b.n	800a280 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a1da:	691b      	ldr	r3, [r3, #16]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d00b      	beq.n	800a1f8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a1e6:	691b      	ldr	r3, [r3, #16]
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	7c12      	ldrb	r2, [r2, #16]
 800a1ec:	f107 0108 	add.w	r1, r7, #8
 800a1f0:	4610      	mov	r0, r2
 800a1f2:	4798      	blx	r3
 800a1f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1f6:	e043      	b.n	800a280 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1f8:	6839      	ldr	r1, [r7, #0]
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fa46 	bl	800a68c <USBD_CtlError>
            err++;
 800a200:	7afb      	ldrb	r3, [r7, #11]
 800a202:	3301      	adds	r3, #1
 800a204:	72fb      	strb	r3, [r7, #11]
          break;
 800a206:	e03b      	b.n	800a280 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a20e:	695b      	ldr	r3, [r3, #20]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d00b      	beq.n	800a22c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a21a:	695b      	ldr	r3, [r3, #20]
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	7c12      	ldrb	r2, [r2, #16]
 800a220:	f107 0108 	add.w	r1, r7, #8
 800a224:	4610      	mov	r0, r2
 800a226:	4798      	blx	r3
 800a228:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a22a:	e029      	b.n	800a280 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a22c:	6839      	ldr	r1, [r7, #0]
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fa2c 	bl	800a68c <USBD_CtlError>
            err++;
 800a234:	7afb      	ldrb	r3, [r7, #11]
 800a236:	3301      	adds	r3, #1
 800a238:	72fb      	strb	r3, [r7, #11]
          break;
 800a23a:	e021      	b.n	800a280 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a242:	699b      	ldr	r3, [r3, #24]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d00b      	beq.n	800a260 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a24e:	699b      	ldr	r3, [r3, #24]
 800a250:	687a      	ldr	r2, [r7, #4]
 800a252:	7c12      	ldrb	r2, [r2, #16]
 800a254:	f107 0108 	add.w	r1, r7, #8
 800a258:	4610      	mov	r0, r2
 800a25a:	4798      	blx	r3
 800a25c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a25e:	e00f      	b.n	800a280 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a260:	6839      	ldr	r1, [r7, #0]
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 fa12 	bl	800a68c <USBD_CtlError>
            err++;
 800a268:	7afb      	ldrb	r3, [r7, #11]
 800a26a:	3301      	adds	r3, #1
 800a26c:	72fb      	strb	r3, [r7, #11]
          break;
 800a26e:	e007      	b.n	800a280 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a270:	6839      	ldr	r1, [r7, #0]
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 fa0a 	bl	800a68c <USBD_CtlError>
          err++;
 800a278:	7afb      	ldrb	r3, [r7, #11]
 800a27a:	3301      	adds	r3, #1
 800a27c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a27e:	e038      	b.n	800a2f2 <USBD_GetDescriptor+0x286>
 800a280:	e037      	b.n	800a2f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	7c1b      	ldrb	r3, [r3, #16]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d109      	bne.n	800a29e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a292:	f107 0208 	add.w	r2, r7, #8
 800a296:	4610      	mov	r0, r2
 800a298:	4798      	blx	r3
 800a29a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a29c:	e029      	b.n	800a2f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a29e:	6839      	ldr	r1, [r7, #0]
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 f9f3 	bl	800a68c <USBD_CtlError>
        err++;
 800a2a6:	7afb      	ldrb	r3, [r7, #11]
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	72fb      	strb	r3, [r7, #11]
      break;
 800a2ac:	e021      	b.n	800a2f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	7c1b      	ldrb	r3, [r3, #16]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d10d      	bne.n	800a2d2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2be:	f107 0208 	add.w	r2, r7, #8
 800a2c2:	4610      	mov	r0, r2
 800a2c4:	4798      	blx	r3
 800a2c6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	3301      	adds	r3, #1
 800a2cc:	2207      	movs	r2, #7
 800a2ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a2d0:	e00f      	b.n	800a2f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a2d2:	6839      	ldr	r1, [r7, #0]
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f000 f9d9 	bl	800a68c <USBD_CtlError>
        err++;
 800a2da:	7afb      	ldrb	r3, [r7, #11]
 800a2dc:	3301      	adds	r3, #1
 800a2de:	72fb      	strb	r3, [r7, #11]
      break;
 800a2e0:	e007      	b.n	800a2f2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a2e2:	6839      	ldr	r1, [r7, #0]
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f000 f9d1 	bl	800a68c <USBD_CtlError>
      err++;
 800a2ea:	7afb      	ldrb	r3, [r7, #11]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	72fb      	strb	r3, [r7, #11]
      break;
 800a2f0:	bf00      	nop
  }

  if (err != 0U)
 800a2f2:	7afb      	ldrb	r3, [r7, #11]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d11c      	bne.n	800a332 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a2f8:	893b      	ldrh	r3, [r7, #8]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d011      	beq.n	800a322 <USBD_GetDescriptor+0x2b6>
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	88db      	ldrh	r3, [r3, #6]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d00d      	beq.n	800a322 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	88da      	ldrh	r2, [r3, #6]
 800a30a:	893b      	ldrh	r3, [r7, #8]
 800a30c:	4293      	cmp	r3, r2
 800a30e:	bf28      	it	cs
 800a310:	4613      	movcs	r3, r2
 800a312:	b29b      	uxth	r3, r3
 800a314:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a316:	893b      	ldrh	r3, [r7, #8]
 800a318:	461a      	mov	r2, r3
 800a31a:	68f9      	ldr	r1, [r7, #12]
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fa1f 	bl	800a760 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	88db      	ldrh	r3, [r3, #6]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d104      	bne.n	800a334 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 fa76 	bl	800a81c <USBD_CtlSendStatus>
 800a330:	e000      	b.n	800a334 <USBD_GetDescriptor+0x2c8>
    return;
 800a332:	bf00      	nop
    }
  }
}
 800a334:	3710      	adds	r7, #16
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop

0800a33c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	889b      	ldrh	r3, [r3, #4]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d130      	bne.n	800a3b0 <USBD_SetAddress+0x74>
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	88db      	ldrh	r3, [r3, #6]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d12c      	bne.n	800a3b0 <USBD_SetAddress+0x74>
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	885b      	ldrh	r3, [r3, #2]
 800a35a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a35c:	d828      	bhi.n	800a3b0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	885b      	ldrh	r3, [r3, #2]
 800a362:	b2db      	uxtb	r3, r3
 800a364:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a368:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a370:	2b03      	cmp	r3, #3
 800a372:	d104      	bne.n	800a37e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 f988 	bl	800a68c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a37c:	e01d      	b.n	800a3ba <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	7bfa      	ldrb	r2, [r7, #15]
 800a382:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a386:	7bfb      	ldrb	r3, [r7, #15]
 800a388:	4619      	mov	r1, r3
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f000 feb5 	bl	800b0fa <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f000 fa43 	bl	800a81c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a396:	7bfb      	ldrb	r3, [r7, #15]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d004      	beq.n	800a3a6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2202      	movs	r2, #2
 800a3a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3a4:	e009      	b.n	800a3ba <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2201      	movs	r2, #1
 800a3aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3ae:	e004      	b.n	800a3ba <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a3b0:	6839      	ldr	r1, [r7, #0]
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f96a 	bl	800a68c <USBD_CtlError>
  }
}
 800a3b8:	bf00      	nop
 800a3ba:	bf00      	nop
 800a3bc:	3710      	adds	r7, #16
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
	...

0800a3c4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b082      	sub	sp, #8
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	885b      	ldrh	r3, [r3, #2]
 800a3d2:	b2da      	uxtb	r2, r3
 800a3d4:	4b41      	ldr	r3, [pc, #260]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a3d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a3d8:	4b40      	ldr	r3, [pc, #256]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d904      	bls.n	800a3ea <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a3e0:	6839      	ldr	r1, [r7, #0]
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 f952 	bl	800a68c <USBD_CtlError>
 800a3e8:	e075      	b.n	800a4d6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3f0:	2b02      	cmp	r3, #2
 800a3f2:	d002      	beq.n	800a3fa <USBD_SetConfig+0x36>
 800a3f4:	2b03      	cmp	r3, #3
 800a3f6:	d023      	beq.n	800a440 <USBD_SetConfig+0x7c>
 800a3f8:	e062      	b.n	800a4c0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a3fa:	4b38      	ldr	r3, [pc, #224]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d01a      	beq.n	800a438 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a402:	4b36      	ldr	r3, [pc, #216]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	461a      	mov	r2, r3
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2203      	movs	r2, #3
 800a410:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a414:	4b31      	ldr	r3, [pc, #196]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a416:	781b      	ldrb	r3, [r3, #0]
 800a418:	4619      	mov	r1, r3
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f7ff f9af 	bl	800977e <USBD_SetClassConfig>
 800a420:	4603      	mov	r3, r0
 800a422:	2b02      	cmp	r3, #2
 800a424:	d104      	bne.n	800a430 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a426:	6839      	ldr	r1, [r7, #0]
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f000 f92f 	bl	800a68c <USBD_CtlError>
            return;
 800a42e:	e052      	b.n	800a4d6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f000 f9f3 	bl	800a81c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a436:	e04e      	b.n	800a4d6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f9ef 	bl	800a81c <USBD_CtlSendStatus>
        break;
 800a43e:	e04a      	b.n	800a4d6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a440:	4b26      	ldr	r3, [pc, #152]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d112      	bne.n	800a46e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2202      	movs	r2, #2
 800a44c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a450:	4b22      	ldr	r3, [pc, #136]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	461a      	mov	r2, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a45a:	4b20      	ldr	r3, [pc, #128]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a45c:	781b      	ldrb	r3, [r3, #0]
 800a45e:	4619      	mov	r1, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f7ff f9ab 	bl	80097bc <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 f9d8 	bl	800a81c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a46c:	e033      	b.n	800a4d6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a46e:	4b1b      	ldr	r3, [pc, #108]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a470:	781b      	ldrb	r3, [r3, #0]
 800a472:	461a      	mov	r2, r3
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	429a      	cmp	r2, r3
 800a47a:	d01d      	beq.n	800a4b8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	685b      	ldr	r3, [r3, #4]
 800a480:	b2db      	uxtb	r3, r3
 800a482:	4619      	mov	r1, r3
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f7ff f999 	bl	80097bc <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a48a:	4b14      	ldr	r3, [pc, #80]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a48c:	781b      	ldrb	r3, [r3, #0]
 800a48e:	461a      	mov	r2, r3
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a494:	4b11      	ldr	r3, [pc, #68]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	4619      	mov	r1, r3
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f7ff f96f 	bl	800977e <USBD_SetClassConfig>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b02      	cmp	r3, #2
 800a4a4:	d104      	bne.n	800a4b0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a4a6:	6839      	ldr	r1, [r7, #0]
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 f8ef 	bl	800a68c <USBD_CtlError>
            return;
 800a4ae:	e012      	b.n	800a4d6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 f9b3 	bl	800a81c <USBD_CtlSendStatus>
        break;
 800a4b6:	e00e      	b.n	800a4d6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 f9af 	bl	800a81c <USBD_CtlSendStatus>
        break;
 800a4be:	e00a      	b.n	800a4d6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a4c0:	6839      	ldr	r1, [r7, #0]
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f000 f8e2 	bl	800a68c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a4c8:	4b04      	ldr	r3, [pc, #16]	@ (800a4dc <USBD_SetConfig+0x118>)
 800a4ca:	781b      	ldrb	r3, [r3, #0]
 800a4cc:	4619      	mov	r1, r3
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f7ff f974 	bl	80097bc <USBD_ClrClassConfig>
        break;
 800a4d4:	bf00      	nop
    }
  }
}
 800a4d6:	3708      	adds	r7, #8
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	20000468 	.word	0x20000468

0800a4e0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	88db      	ldrh	r3, [r3, #6]
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	d004      	beq.n	800a4fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a4f2:	6839      	ldr	r1, [r7, #0]
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f000 f8c9 	bl	800a68c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a4fa:	e022      	b.n	800a542 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a502:	2b02      	cmp	r3, #2
 800a504:	dc02      	bgt.n	800a50c <USBD_GetConfig+0x2c>
 800a506:	2b00      	cmp	r3, #0
 800a508:	dc03      	bgt.n	800a512 <USBD_GetConfig+0x32>
 800a50a:	e015      	b.n	800a538 <USBD_GetConfig+0x58>
 800a50c:	2b03      	cmp	r3, #3
 800a50e:	d00b      	beq.n	800a528 <USBD_GetConfig+0x48>
 800a510:	e012      	b.n	800a538 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2200      	movs	r2, #0
 800a516:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	3308      	adds	r3, #8
 800a51c:	2201      	movs	r2, #1
 800a51e:	4619      	mov	r1, r3
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 f91d 	bl	800a760 <USBD_CtlSendData>
        break;
 800a526:	e00c      	b.n	800a542 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	3304      	adds	r3, #4
 800a52c:	2201      	movs	r2, #1
 800a52e:	4619      	mov	r1, r3
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 f915 	bl	800a760 <USBD_CtlSendData>
        break;
 800a536:	e004      	b.n	800a542 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a538:	6839      	ldr	r1, [r7, #0]
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f000 f8a6 	bl	800a68c <USBD_CtlError>
        break;
 800a540:	bf00      	nop
}
 800a542:	bf00      	nop
 800a544:	3708      	adds	r7, #8
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}

0800a54a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a54a:	b580      	push	{r7, lr}
 800a54c:	b082      	sub	sp, #8
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6078      	str	r0, [r7, #4]
 800a552:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a55a:	3b01      	subs	r3, #1
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d81e      	bhi.n	800a59e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	88db      	ldrh	r3, [r3, #6]
 800a564:	2b02      	cmp	r3, #2
 800a566:	d004      	beq.n	800a572 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a568:	6839      	ldr	r1, [r7, #0]
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f000 f88e 	bl	800a68c <USBD_CtlError>
        break;
 800a570:	e01a      	b.n	800a5a8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2201      	movs	r2, #1
 800a576:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d005      	beq.n	800a58e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	68db      	ldr	r3, [r3, #12]
 800a586:	f043 0202 	orr.w	r2, r3, #2
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	330c      	adds	r3, #12
 800a592:	2202      	movs	r2, #2
 800a594:	4619      	mov	r1, r3
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	f000 f8e2 	bl	800a760 <USBD_CtlSendData>
      break;
 800a59c:	e004      	b.n	800a5a8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a59e:	6839      	ldr	r1, [r7, #0]
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f000 f873 	bl	800a68c <USBD_CtlError>
      break;
 800a5a6:	bf00      	nop
  }
}
 800a5a8:	bf00      	nop
 800a5aa:	3708      	adds	r7, #8
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b082      	sub	sp, #8
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	885b      	ldrh	r3, [r3, #2]
 800a5be:	2b01      	cmp	r3, #1
 800a5c0:	d106      	bne.n	800a5d0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 f926 	bl	800a81c <USBD_CtlSendStatus>
  }
}
 800a5d0:	bf00      	nop
 800a5d2:	3708      	adds	r7, #8
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5e8:	3b01      	subs	r3, #1
 800a5ea:	2b02      	cmp	r3, #2
 800a5ec:	d80b      	bhi.n	800a606 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	885b      	ldrh	r3, [r3, #2]
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d10c      	bne.n	800a610 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 f90c 	bl	800a81c <USBD_CtlSendStatus>
      }
      break;
 800a604:	e004      	b.n	800a610 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a606:	6839      	ldr	r1, [r7, #0]
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 f83f 	bl	800a68c <USBD_CtlError>
      break;
 800a60e:	e000      	b.n	800a612 <USBD_ClrFeature+0x3a>
      break;
 800a610:	bf00      	nop
  }
}
 800a612:	bf00      	nop
 800a614:	3708      	adds	r7, #8
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}

0800a61a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a61a:	b480      	push	{r7}
 800a61c:	b083      	sub	sp, #12
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
 800a622:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	781a      	ldrb	r2, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	785a      	ldrb	r2, [r3, #1]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	3302      	adds	r3, #2
 800a638:	781b      	ldrb	r3, [r3, #0]
 800a63a:	461a      	mov	r2, r3
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	3303      	adds	r3, #3
 800a640:	781b      	ldrb	r3, [r3, #0]
 800a642:	021b      	lsls	r3, r3, #8
 800a644:	b29b      	uxth	r3, r3
 800a646:	4413      	add	r3, r2
 800a648:	b29a      	uxth	r2, r3
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	3304      	adds	r3, #4
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	461a      	mov	r2, r3
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	3305      	adds	r3, #5
 800a65a:	781b      	ldrb	r3, [r3, #0]
 800a65c:	021b      	lsls	r3, r3, #8
 800a65e:	b29b      	uxth	r3, r3
 800a660:	4413      	add	r3, r2
 800a662:	b29a      	uxth	r2, r3
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	3306      	adds	r3, #6
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	461a      	mov	r2, r3
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	3307      	adds	r3, #7
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	021b      	lsls	r3, r3, #8
 800a678:	b29b      	uxth	r3, r3
 800a67a:	4413      	add	r3, r2
 800a67c:	b29a      	uxth	r2, r3
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	80da      	strh	r2, [r3, #6]

}
 800a682:	bf00      	nop
 800a684:	370c      	adds	r7, #12
 800a686:	46bd      	mov	sp, r7
 800a688:	bc80      	pop	{r7}
 800a68a:	4770      	bx	lr

0800a68c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
 800a694:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a696:	2180      	movs	r1, #128	@ 0x80
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f000 fcc5 	bl	800b028 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a69e:	2100      	movs	r1, #0
 800a6a0:	6878      	ldr	r0, [r7, #4]
 800a6a2:	f000 fcc1 	bl	800b028 <USBD_LL_StallEP>
}
 800a6a6:	bf00      	nop
 800a6a8:	3708      	adds	r7, #8
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}

0800a6ae <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a6ae:	b580      	push	{r7, lr}
 800a6b0:	b086      	sub	sp, #24
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	60f8      	str	r0, [r7, #12]
 800a6b6:	60b9      	str	r1, [r7, #8]
 800a6b8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d032      	beq.n	800a72a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a6c4:	68f8      	ldr	r0, [r7, #12]
 800a6c6:	f000 f834 	bl	800a732 <USBD_GetLen>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	b29b      	uxth	r3, r3
 800a6d0:	005b      	lsls	r3, r3, #1
 800a6d2:	b29a      	uxth	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a6d8:	7dfb      	ldrb	r3, [r7, #23]
 800a6da:	1c5a      	adds	r2, r3, #1
 800a6dc:	75fa      	strb	r2, [r7, #23]
 800a6de:	461a      	mov	r2, r3
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	4413      	add	r3, r2
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	7812      	ldrb	r2, [r2, #0]
 800a6e8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a6ea:	7dfb      	ldrb	r3, [r7, #23]
 800a6ec:	1c5a      	adds	r2, r3, #1
 800a6ee:	75fa      	strb	r2, [r7, #23]
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	2203      	movs	r2, #3
 800a6f8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a6fa:	e012      	b.n	800a722 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	1c5a      	adds	r2, r3, #1
 800a700:	60fa      	str	r2, [r7, #12]
 800a702:	7dfa      	ldrb	r2, [r7, #23]
 800a704:	1c51      	adds	r1, r2, #1
 800a706:	75f9      	strb	r1, [r7, #23]
 800a708:	4611      	mov	r1, r2
 800a70a:	68ba      	ldr	r2, [r7, #8]
 800a70c:	440a      	add	r2, r1
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a712:	7dfb      	ldrb	r3, [r7, #23]
 800a714:	1c5a      	adds	r2, r3, #1
 800a716:	75fa      	strb	r2, [r7, #23]
 800a718:	461a      	mov	r2, r3
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	4413      	add	r3, r2
 800a71e:	2200      	movs	r2, #0
 800a720:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	781b      	ldrb	r3, [r3, #0]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d1e8      	bne.n	800a6fc <USBD_GetString+0x4e>
    }
  }
}
 800a72a:	bf00      	nop
 800a72c:	3718      	adds	r7, #24
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}

0800a732 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a732:	b480      	push	{r7}
 800a734:	b085      	sub	sp, #20
 800a736:	af00      	add	r7, sp, #0
 800a738:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a73a:	2300      	movs	r3, #0
 800a73c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a73e:	e005      	b.n	800a74c <USBD_GetLen+0x1a>
  {
    len++;
 800a740:	7bfb      	ldrb	r3, [r7, #15]
 800a742:	3301      	adds	r3, #1
 800a744:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	3301      	adds	r3, #1
 800a74a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1f5      	bne.n	800a740 <USBD_GetLen+0xe>
  }

  return len;
 800a754:	7bfb      	ldrb	r3, [r7, #15]
}
 800a756:	4618      	mov	r0, r3
 800a758:	3714      	adds	r7, #20
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bc80      	pop	{r7}
 800a75e:	4770      	bx	lr

0800a760 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b084      	sub	sp, #16
 800a764:	af00      	add	r7, sp, #0
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	60b9      	str	r1, [r7, #8]
 800a76a:	4613      	mov	r3, r2
 800a76c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2202      	movs	r2, #2
 800a772:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a776:	88fa      	ldrh	r2, [r7, #6]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a77c:	88fa      	ldrh	r2, [r7, #6]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a782:	88fb      	ldrh	r3, [r7, #6]
 800a784:	68ba      	ldr	r2, [r7, #8]
 800a786:	2100      	movs	r1, #0
 800a788:	68f8      	ldr	r0, [r7, #12]
 800a78a:	f000 fcd5 	bl	800b138 <USBD_LL_Transmit>

  return USBD_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3710      	adds	r7, #16
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b084      	sub	sp, #16
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	60f8      	str	r0, [r7, #12]
 800a7a0:	60b9      	str	r1, [r7, #8]
 800a7a2:	4613      	mov	r3, r2
 800a7a4:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a7a6:	88fb      	ldrh	r3, [r7, #6]
 800a7a8:	68ba      	ldr	r2, [r7, #8]
 800a7aa:	2100      	movs	r1, #0
 800a7ac:	68f8      	ldr	r0, [r7, #12]
 800a7ae:	f000 fcc3 	bl	800b138 <USBD_LL_Transmit>

  return USBD_OK;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3710      	adds	r7, #16
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b084      	sub	sp, #16
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	60f8      	str	r0, [r7, #12]
 800a7c4:	60b9      	str	r1, [r7, #8]
 800a7c6:	4613      	mov	r3, r2
 800a7c8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2203      	movs	r2, #3
 800a7ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a7d2:	88fa      	ldrh	r2, [r7, #6]
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a7da:	88fa      	ldrh	r2, [r7, #6]
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a7e2:	88fb      	ldrh	r3, [r7, #6]
 800a7e4:	68ba      	ldr	r2, [r7, #8]
 800a7e6:	2100      	movs	r1, #0
 800a7e8:	68f8      	ldr	r0, [r7, #12]
 800a7ea:	f000 fcc8 	bl	800b17e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7ee:	2300      	movs	r3, #0
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3710      	adds	r7, #16
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b084      	sub	sp, #16
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	60f8      	str	r0, [r7, #12]
 800a800:	60b9      	str	r1, [r7, #8]
 800a802:	4613      	mov	r3, r2
 800a804:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a806:	88fb      	ldrh	r3, [r7, #6]
 800a808:	68ba      	ldr	r2, [r7, #8]
 800a80a:	2100      	movs	r1, #0
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f000 fcb6 	bl	800b17e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a812:	2300      	movs	r3, #0
}
 800a814:	4618      	mov	r0, r3
 800a816:	3710      	adds	r7, #16
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b082      	sub	sp, #8
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2204      	movs	r2, #4
 800a828:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a82c:	2300      	movs	r3, #0
 800a82e:	2200      	movs	r2, #0
 800a830:	2100      	movs	r1, #0
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 fc80 	bl	800b138 <USBD_LL_Transmit>

  return USBD_OK;
 800a838:	2300      	movs	r3, #0
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3708      	adds	r7, #8
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b082      	sub	sp, #8
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2205      	movs	r2, #5
 800a84e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a852:	2300      	movs	r3, #0
 800a854:	2200      	movs	r2, #0
 800a856:	2100      	movs	r1, #0
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 fc90 	bl	800b17e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a85e:	2300      	movs	r3, #0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3708      	adds	r7, #8
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a86c:	2200      	movs	r2, #0
 800a86e:	4912      	ldr	r1, [pc, #72]	@ (800a8b8 <MX_USB_DEVICE_Init+0x50>)
 800a870:	4812      	ldr	r0, [pc, #72]	@ (800a8bc <MX_USB_DEVICE_Init+0x54>)
 800a872:	f7fe ff2a 	bl	80096ca <USBD_Init>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d001      	beq.n	800a880 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a87c:	f7f7 fbfc 	bl	8002078 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a880:	490f      	ldr	r1, [pc, #60]	@ (800a8c0 <MX_USB_DEVICE_Init+0x58>)
 800a882:	480e      	ldr	r0, [pc, #56]	@ (800a8bc <MX_USB_DEVICE_Init+0x54>)
 800a884:	f7fe ff4c 	bl	8009720 <USBD_RegisterClass>
 800a888:	4603      	mov	r3, r0
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d001      	beq.n	800a892 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a88e:	f7f7 fbf3 	bl	8002078 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a892:	490c      	ldr	r1, [pc, #48]	@ (800a8c4 <MX_USB_DEVICE_Init+0x5c>)
 800a894:	4809      	ldr	r0, [pc, #36]	@ (800a8bc <MX_USB_DEVICE_Init+0x54>)
 800a896:	f7fe fe7d 	bl	8009594 <USBD_CDC_RegisterInterface>
 800a89a:	4603      	mov	r3, r0
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d001      	beq.n	800a8a4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a8a0:	f7f7 fbea 	bl	8002078 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a8a4:	4805      	ldr	r0, [pc, #20]	@ (800a8bc <MX_USB_DEVICE_Init+0x54>)
 800a8a6:	f7fe ff54 	bl	8009752 <USBD_Start>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d001      	beq.n	800a8b4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a8b0:	f7f7 fbe2 	bl	8002078 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a8b4:	bf00      	nop
 800a8b6:	bd80      	pop	{r7, pc}
 800a8b8:	20000148 	.word	0x20000148
 800a8bc:	2000046c 	.word	0x2000046c
 800a8c0:	20000034 	.word	0x20000034
 800a8c4:	20000138 	.word	0x20000138

0800a8c8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	4905      	ldr	r1, [pc, #20]	@ (800a8e4 <CDC_Init_FS+0x1c>)
 800a8d0:	4805      	ldr	r0, [pc, #20]	@ (800a8e8 <CDC_Init_FS+0x20>)
 800a8d2:	f7fe fe75 	bl	80095c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a8d6:	4905      	ldr	r1, [pc, #20]	@ (800a8ec <CDC_Init_FS+0x24>)
 800a8d8:	4803      	ldr	r0, [pc, #12]	@ (800a8e8 <CDC_Init_FS+0x20>)
 800a8da:	f7fe fe8a 	bl	80095f2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a8de:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	bd80      	pop	{r7, pc}
 800a8e4:	20000b30 	.word	0x20000b30
 800a8e8:	2000046c 	.word	0x2000046c
 800a8ec:	20000730 	.word	0x20000730

0800a8f0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a8f4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bc80      	pop	{r7}
 800a8fc:	4770      	bx	lr
	...

0800a900 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	4603      	mov	r3, r0
 800a908:	6039      	str	r1, [r7, #0]
 800a90a:	71fb      	strb	r3, [r7, #7]
 800a90c:	4613      	mov	r3, r2
 800a90e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a910:	79fb      	ldrb	r3, [r7, #7]
 800a912:	2b23      	cmp	r3, #35	@ 0x23
 800a914:	d84a      	bhi.n	800a9ac <CDC_Control_FS+0xac>
 800a916:	a201      	add	r2, pc, #4	@ (adr r2, 800a91c <CDC_Control_FS+0x1c>)
 800a918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a91c:	0800a9ad 	.word	0x0800a9ad
 800a920:	0800a9ad 	.word	0x0800a9ad
 800a924:	0800a9ad 	.word	0x0800a9ad
 800a928:	0800a9ad 	.word	0x0800a9ad
 800a92c:	0800a9ad 	.word	0x0800a9ad
 800a930:	0800a9ad 	.word	0x0800a9ad
 800a934:	0800a9ad 	.word	0x0800a9ad
 800a938:	0800a9ad 	.word	0x0800a9ad
 800a93c:	0800a9ad 	.word	0x0800a9ad
 800a940:	0800a9ad 	.word	0x0800a9ad
 800a944:	0800a9ad 	.word	0x0800a9ad
 800a948:	0800a9ad 	.word	0x0800a9ad
 800a94c:	0800a9ad 	.word	0x0800a9ad
 800a950:	0800a9ad 	.word	0x0800a9ad
 800a954:	0800a9ad 	.word	0x0800a9ad
 800a958:	0800a9ad 	.word	0x0800a9ad
 800a95c:	0800a9ad 	.word	0x0800a9ad
 800a960:	0800a9ad 	.word	0x0800a9ad
 800a964:	0800a9ad 	.word	0x0800a9ad
 800a968:	0800a9ad 	.word	0x0800a9ad
 800a96c:	0800a9ad 	.word	0x0800a9ad
 800a970:	0800a9ad 	.word	0x0800a9ad
 800a974:	0800a9ad 	.word	0x0800a9ad
 800a978:	0800a9ad 	.word	0x0800a9ad
 800a97c:	0800a9ad 	.word	0x0800a9ad
 800a980:	0800a9ad 	.word	0x0800a9ad
 800a984:	0800a9ad 	.word	0x0800a9ad
 800a988:	0800a9ad 	.word	0x0800a9ad
 800a98c:	0800a9ad 	.word	0x0800a9ad
 800a990:	0800a9ad 	.word	0x0800a9ad
 800a994:	0800a9ad 	.word	0x0800a9ad
 800a998:	0800a9ad 	.word	0x0800a9ad
 800a99c:	0800a9ad 	.word	0x0800a9ad
 800a9a0:	0800a9ad 	.word	0x0800a9ad
 800a9a4:	0800a9ad 	.word	0x0800a9ad
 800a9a8:	0800a9ad 	.word	0x0800a9ad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a9ac:	bf00      	nop
  }

  return (USBD_OK);
 800a9ae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	370c      	adds	r7, #12
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bc80      	pop	{r7}
 800a9b8:	4770      	bx	lr
 800a9ba:	bf00      	nop

0800a9bc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b082      	sub	sp, #8
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a9c6:	6879      	ldr	r1, [r7, #4]
 800a9c8:	4805      	ldr	r0, [pc, #20]	@ (800a9e0 <CDC_Receive_FS+0x24>)
 800a9ca:	f7fe fe12 	bl	80095f2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a9ce:	4804      	ldr	r0, [pc, #16]	@ (800a9e0 <CDC_Receive_FS+0x24>)
 800a9d0:	f7fe fe51 	bl	8009676 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a9d4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3708      	adds	r7, #8
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	2000046c 	.word	0x2000046c

0800a9e4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a9f4:	4b0d      	ldr	r3, [pc, #52]	@ (800aa2c <CDC_Transmit_FS+0x48>)
 800a9f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9fa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d001      	beq.n	800aa0a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800aa06:	2301      	movs	r3, #1
 800aa08:	e00b      	b.n	800aa22 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aa0a:	887b      	ldrh	r3, [r7, #2]
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	6879      	ldr	r1, [r7, #4]
 800aa10:	4806      	ldr	r0, [pc, #24]	@ (800aa2c <CDC_Transmit_FS+0x48>)
 800aa12:	f7fe fdd5 	bl	80095c0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aa16:	4805      	ldr	r0, [pc, #20]	@ (800aa2c <CDC_Transmit_FS+0x48>)
 800aa18:	f7fe fdfe 	bl	8009618 <USBD_CDC_TransmitPacket>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aa20:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3710      	adds	r7, #16
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}
 800aa2a:	bf00      	nop
 800aa2c:	2000046c 	.word	0x2000046c

0800aa30 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	4603      	mov	r3, r0
 800aa38:	6039      	str	r1, [r7, #0]
 800aa3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	2212      	movs	r2, #18
 800aa40:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800aa42:	4b03      	ldr	r3, [pc, #12]	@ (800aa50 <USBD_FS_DeviceDescriptor+0x20>)
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	370c      	adds	r7, #12
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bc80      	pop	{r7}
 800aa4c:	4770      	bx	lr
 800aa4e:	bf00      	nop
 800aa50:	20000164 	.word	0x20000164

0800aa54 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b083      	sub	sp, #12
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	6039      	str	r1, [r7, #0]
 800aa5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	2204      	movs	r2, #4
 800aa64:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aa66:	4b03      	ldr	r3, [pc, #12]	@ (800aa74 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	370c      	adds	r7, #12
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bc80      	pop	{r7}
 800aa70:	4770      	bx	lr
 800aa72:	bf00      	nop
 800aa74:	20000178 	.word	0x20000178

0800aa78 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	4603      	mov	r3, r0
 800aa80:	6039      	str	r1, [r7, #0]
 800aa82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aa84:	79fb      	ldrb	r3, [r7, #7]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d105      	bne.n	800aa96 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa8a:	683a      	ldr	r2, [r7, #0]
 800aa8c:	4907      	ldr	r1, [pc, #28]	@ (800aaac <USBD_FS_ProductStrDescriptor+0x34>)
 800aa8e:	4808      	ldr	r0, [pc, #32]	@ (800aab0 <USBD_FS_ProductStrDescriptor+0x38>)
 800aa90:	f7ff fe0d 	bl	800a6ae <USBD_GetString>
 800aa94:	e004      	b.n	800aaa0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa96:	683a      	ldr	r2, [r7, #0]
 800aa98:	4904      	ldr	r1, [pc, #16]	@ (800aaac <USBD_FS_ProductStrDescriptor+0x34>)
 800aa9a:	4805      	ldr	r0, [pc, #20]	@ (800aab0 <USBD_FS_ProductStrDescriptor+0x38>)
 800aa9c:	f7ff fe07 	bl	800a6ae <USBD_GetString>
  }
  return USBD_StrDesc;
 800aaa0:	4b02      	ldr	r3, [pc, #8]	@ (800aaac <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3708      	adds	r7, #8
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	20000f30 	.word	0x20000f30
 800aab0:	0800b51c 	.word	0x0800b51c

0800aab4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b082      	sub	sp, #8
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	4603      	mov	r3, r0
 800aabc:	6039      	str	r1, [r7, #0]
 800aabe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aac0:	683a      	ldr	r2, [r7, #0]
 800aac2:	4904      	ldr	r1, [pc, #16]	@ (800aad4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aac4:	4804      	ldr	r0, [pc, #16]	@ (800aad8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aac6:	f7ff fdf2 	bl	800a6ae <USBD_GetString>
  return USBD_StrDesc;
 800aaca:	4b02      	ldr	r3, [pc, #8]	@ (800aad4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3708      	adds	r7, #8
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}
 800aad4:	20000f30 	.word	0x20000f30
 800aad8:	0800b534 	.word	0x0800b534

0800aadc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	4603      	mov	r3, r0
 800aae4:	6039      	str	r1, [r7, #0]
 800aae6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	221a      	movs	r2, #26
 800aaec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800aaee:	f000 f843 	bl	800ab78 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800aaf2:	4b02      	ldr	r3, [pc, #8]	@ (800aafc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}
 800aafc:	2000017c 	.word	0x2000017c

0800ab00 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b082      	sub	sp, #8
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	4603      	mov	r3, r0
 800ab08:	6039      	str	r1, [r7, #0]
 800ab0a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ab0c:	79fb      	ldrb	r3, [r7, #7]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d105      	bne.n	800ab1e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab12:	683a      	ldr	r2, [r7, #0]
 800ab14:	4907      	ldr	r1, [pc, #28]	@ (800ab34 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab16:	4808      	ldr	r0, [pc, #32]	@ (800ab38 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab18:	f7ff fdc9 	bl	800a6ae <USBD_GetString>
 800ab1c:	e004      	b.n	800ab28 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab1e:	683a      	ldr	r2, [r7, #0]
 800ab20:	4904      	ldr	r1, [pc, #16]	@ (800ab34 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab22:	4805      	ldr	r0, [pc, #20]	@ (800ab38 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab24:	f7ff fdc3 	bl	800a6ae <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab28:	4b02      	ldr	r3, [pc, #8]	@ (800ab34 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3708      	adds	r7, #8
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	bf00      	nop
 800ab34:	20000f30 	.word	0x20000f30
 800ab38:	0800b548 	.word	0x0800b548

0800ab3c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	4603      	mov	r3, r0
 800ab44:	6039      	str	r1, [r7, #0]
 800ab46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab48:	79fb      	ldrb	r3, [r7, #7]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d105      	bne.n	800ab5a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab4e:	683a      	ldr	r2, [r7, #0]
 800ab50:	4907      	ldr	r1, [pc, #28]	@ (800ab70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab52:	4808      	ldr	r0, [pc, #32]	@ (800ab74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab54:	f7ff fdab 	bl	800a6ae <USBD_GetString>
 800ab58:	e004      	b.n	800ab64 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab5a:	683a      	ldr	r2, [r7, #0]
 800ab5c:	4904      	ldr	r1, [pc, #16]	@ (800ab70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab5e:	4805      	ldr	r0, [pc, #20]	@ (800ab74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab60:	f7ff fda5 	bl	800a6ae <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab64:	4b02      	ldr	r3, [pc, #8]	@ (800ab70 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3708      	adds	r7, #8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	20000f30 	.word	0x20000f30
 800ab74:	0800b554 	.word	0x0800b554

0800ab78 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 800ab7e:	68fa      	ldr	r2, [r7, #12]
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	4413      	add	r3, r2
 800ab84:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d009      	beq.n	800aba0 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ab8c:	2208      	movs	r2, #8
 800ab8e:	4906      	ldr	r1, [pc, #24]	@ (800aba8 <Get_SerialNum+0x30>)
 800ab90:	68f8      	ldr	r0, [r7, #12]
 800ab92:	f000 f80d 	bl	800abb0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ab96:	2204      	movs	r2, #4
 800ab98:	4904      	ldr	r1, [pc, #16]	@ (800abac <Get_SerialNum+0x34>)
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 f808 	bl	800abb0 <IntToUnicode>
  }
}
 800aba0:	bf00      	nop
 800aba2:	3710      	adds	r7, #16
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	2000017e 	.word	0x2000017e
 800abac:	2000018e 	.word	0x2000018e

0800abb0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b087      	sub	sp, #28
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	60f8      	str	r0, [r7, #12]
 800abb8:	60b9      	str	r1, [r7, #8]
 800abba:	4613      	mov	r3, r2
 800abbc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800abbe:	2300      	movs	r3, #0
 800abc0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800abc2:	2300      	movs	r3, #0
 800abc4:	75fb      	strb	r3, [r7, #23]
 800abc6:	e027      	b.n	800ac18 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	0f1b      	lsrs	r3, r3, #28
 800abcc:	2b09      	cmp	r3, #9
 800abce:	d80b      	bhi.n	800abe8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	0f1b      	lsrs	r3, r3, #28
 800abd4:	b2da      	uxtb	r2, r3
 800abd6:	7dfb      	ldrb	r3, [r7, #23]
 800abd8:	005b      	lsls	r3, r3, #1
 800abda:	4619      	mov	r1, r3
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	440b      	add	r3, r1
 800abe0:	3230      	adds	r2, #48	@ 0x30
 800abe2:	b2d2      	uxtb	r2, r2
 800abe4:	701a      	strb	r2, [r3, #0]
 800abe6:	e00a      	b.n	800abfe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	0f1b      	lsrs	r3, r3, #28
 800abec:	b2da      	uxtb	r2, r3
 800abee:	7dfb      	ldrb	r3, [r7, #23]
 800abf0:	005b      	lsls	r3, r3, #1
 800abf2:	4619      	mov	r1, r3
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	440b      	add	r3, r1
 800abf8:	3237      	adds	r2, #55	@ 0x37
 800abfa:	b2d2      	uxtb	r2, r2
 800abfc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	011b      	lsls	r3, r3, #4
 800ac02:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ac04:	7dfb      	ldrb	r3, [r7, #23]
 800ac06:	005b      	lsls	r3, r3, #1
 800ac08:	3301      	adds	r3, #1
 800ac0a:	68ba      	ldr	r2, [r7, #8]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	2200      	movs	r2, #0
 800ac10:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ac12:	7dfb      	ldrb	r3, [r7, #23]
 800ac14:	3301      	adds	r3, #1
 800ac16:	75fb      	strb	r3, [r7, #23]
 800ac18:	7dfa      	ldrb	r2, [r7, #23]
 800ac1a:	79fb      	ldrb	r3, [r7, #7]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d3d3      	bcc.n	800abc8 <IntToUnicode+0x18>
  }
}
 800ac20:	bf00      	nop
 800ac22:	bf00      	nop
 800ac24:	371c      	adds	r7, #28
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bc80      	pop	{r7}
 800ac2a:	4770      	bx	lr

0800ac2c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b08a      	sub	sp, #40	@ 0x28
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac34:	f107 0314 	add.w	r3, r7, #20
 800ac38:	2200      	movs	r2, #0
 800ac3a:	601a      	str	r2, [r3, #0]
 800ac3c:	605a      	str	r2, [r3, #4]
 800ac3e:	609a      	str	r2, [r3, #8]
 800ac40:	60da      	str	r2, [r3, #12]
 800ac42:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac4c:	d147      	bne.n	800acde <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac4e:	2300      	movs	r3, #0
 800ac50:	613b      	str	r3, [r7, #16]
 800ac52:	4b25      	ldr	r3, [pc, #148]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800ac54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac56:	4a24      	ldr	r2, [pc, #144]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800ac58:	f043 0301 	orr.w	r3, r3, #1
 800ac5c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac5e:	4b22      	ldr	r3, [pc, #136]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800ac60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac62:	f003 0301 	and.w	r3, r3, #1
 800ac66:	613b      	str	r3, [r7, #16]
 800ac68:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ac6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ac6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac70:	2300      	movs	r3, #0
 800ac72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac74:	2300      	movs	r3, #0
 800ac76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac78:	f107 0314 	add.w	r3, r7, #20
 800ac7c:	4619      	mov	r1, r3
 800ac7e:	481b      	ldr	r0, [pc, #108]	@ (800acec <HAL_PCD_MspInit+0xc0>)
 800ac80:	f7f8 fffa 	bl	8003c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ac84:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ac88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac8a:	2302      	movs	r3, #2
 800ac8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac92:	2303      	movs	r3, #3
 800ac94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ac96:	230a      	movs	r3, #10
 800ac98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac9a:	f107 0314 	add.w	r3, r7, #20
 800ac9e:	4619      	mov	r1, r3
 800aca0:	4812      	ldr	r0, [pc, #72]	@ (800acec <HAL_PCD_MspInit+0xc0>)
 800aca2:	f7f8 ffe9 	bl	8003c78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aca6:	4b10      	ldr	r3, [pc, #64]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800aca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acaa:	4a0f      	ldr	r2, [pc, #60]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800acac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acb0:	6353      	str	r3, [r2, #52]	@ 0x34
 800acb2:	2300      	movs	r3, #0
 800acb4:	60fb      	str	r3, [r7, #12]
 800acb6:	4b0c      	ldr	r3, [pc, #48]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800acb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acba:	4a0b      	ldr	r2, [pc, #44]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800acbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800acc0:	6453      	str	r3, [r2, #68]	@ 0x44
 800acc2:	4b09      	ldr	r3, [pc, #36]	@ (800ace8 <HAL_PCD_MspInit+0xbc>)
 800acc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800acca:	60fb      	str	r3, [r7, #12]
 800accc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800acce:	2200      	movs	r2, #0
 800acd0:	2100      	movs	r1, #0
 800acd2:	2043      	movs	r0, #67	@ 0x43
 800acd4:	f7f8 ff99 	bl	8003c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800acd8:	2043      	movs	r0, #67	@ 0x43
 800acda:	f7f8 ffb2 	bl	8003c42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800acde:	bf00      	nop
 800ace0:	3728      	adds	r7, #40	@ 0x28
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}
 800ace6:	bf00      	nop
 800ace8:	40023800 	.word	0x40023800
 800acec:	40020000 	.word	0x40020000

0800acf0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b082      	sub	sp, #8
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ad04:	4619      	mov	r1, r3
 800ad06:	4610      	mov	r0, r2
 800ad08:	f7fe fd6b 	bl	80097e2 <USBD_LL_SetupStage>
}
 800ad0c:	bf00      	nop
 800ad0e:	3708      	adds	r7, #8
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b082      	sub	sp, #8
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800ad26:	78fa      	ldrb	r2, [r7, #3]
 800ad28:	6879      	ldr	r1, [r7, #4]
 800ad2a:	4613      	mov	r3, r2
 800ad2c:	00db      	lsls	r3, r3, #3
 800ad2e:	4413      	add	r3, r2
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	440b      	add	r3, r1
 800ad34:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ad38:	681a      	ldr	r2, [r3, #0]
 800ad3a:	78fb      	ldrb	r3, [r7, #3]
 800ad3c:	4619      	mov	r1, r3
 800ad3e:	f7fe fd9d 	bl	800987c <USBD_LL_DataOutStage>
}
 800ad42:	bf00      	nop
 800ad44:	3708      	adds	r7, #8
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}

0800ad4a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b082      	sub	sp, #8
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	6078      	str	r0, [r7, #4]
 800ad52:	460b      	mov	r3, r1
 800ad54:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800ad5c:	78fa      	ldrb	r2, [r7, #3]
 800ad5e:	6879      	ldr	r1, [r7, #4]
 800ad60:	4613      	mov	r3, r2
 800ad62:	00db      	lsls	r3, r3, #3
 800ad64:	4413      	add	r3, r2
 800ad66:	009b      	lsls	r3, r3, #2
 800ad68:	440b      	add	r3, r1
 800ad6a:	3320      	adds	r3, #32
 800ad6c:	681a      	ldr	r2, [r3, #0]
 800ad6e:	78fb      	ldrb	r3, [r7, #3]
 800ad70:	4619      	mov	r1, r3
 800ad72:	f7fe fdf4 	bl	800995e <USBD_LL_DataInStage>
}
 800ad76:	bf00      	nop
 800ad78:	3708      	adds	r7, #8
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}

0800ad7e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad7e:	b580      	push	{r7, lr}
 800ad80:	b082      	sub	sp, #8
 800ad82:	af00      	add	r7, sp, #0
 800ad84:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7fe ff04 	bl	8009b9a <USBD_LL_SOF>
}
 800ad92:	bf00      	nop
 800ad94:	3708      	adds	r7, #8
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}

0800ad9a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b084      	sub	sp, #16
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ada2:	2301      	movs	r3, #1
 800ada4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	79db      	ldrb	r3, [r3, #7]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d102      	bne.n	800adb4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800adae:	2300      	movs	r3, #0
 800adb0:	73fb      	strb	r3, [r7, #15]
 800adb2:	e008      	b.n	800adc6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	79db      	ldrb	r3, [r3, #7]
 800adb8:	2b02      	cmp	r3, #2
 800adba:	d102      	bne.n	800adc2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800adbc:	2301      	movs	r3, #1
 800adbe:	73fb      	strb	r3, [r7, #15]
 800adc0:	e001      	b.n	800adc6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800adc2:	f7f7 f959 	bl	8002078 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800adcc:	7bfa      	ldrb	r2, [r7, #15]
 800adce:	4611      	mov	r1, r2
 800add0:	4618      	mov	r0, r3
 800add2:	f7fe feaa 	bl	8009b2a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800addc:	4618      	mov	r0, r3
 800adde:	f7fe fe63 	bl	8009aa8 <USBD_LL_Reset>
}
 800ade2:	bf00      	nop
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
	...

0800adec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b082      	sub	sp, #8
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800adfa:	4618      	mov	r0, r3
 800adfc:	f7fe fea4 	bl	8009b48 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	6812      	ldr	r2, [r2, #0]
 800ae0e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ae12:	f043 0301 	orr.w	r3, r3, #1
 800ae16:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	7adb      	ldrb	r3, [r3, #11]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d005      	beq.n	800ae2c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ae20:	4b04      	ldr	r3, [pc, #16]	@ (800ae34 <HAL_PCD_SuspendCallback+0x48>)
 800ae22:	691b      	ldr	r3, [r3, #16]
 800ae24:	4a03      	ldr	r2, [pc, #12]	@ (800ae34 <HAL_PCD_SuspendCallback+0x48>)
 800ae26:	f043 0306 	orr.w	r3, r3, #6
 800ae2a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ae2c:	bf00      	nop
 800ae2e:	3708      	adds	r7, #8
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	e000ed00 	.word	0xe000ed00

0800ae38 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800ae46:	4618      	mov	r0, r3
 800ae48:	f7fe fe92 	bl	8009b70 <USBD_LL_Resume>
}
 800ae4c:	bf00      	nop
 800ae4e:	3708      	adds	r7, #8
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b082      	sub	sp, #8
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800ae66:	78fa      	ldrb	r2, [r7, #3]
 800ae68:	4611      	mov	r1, r2
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f7fe febb 	bl	8009be6 <USBD_LL_IsoOUTIncomplete>
}
 800ae70:	bf00      	nop
 800ae72:	3708      	adds	r7, #8
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b082      	sub	sp, #8
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	460b      	mov	r3, r1
 800ae82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800ae8a:	78fa      	ldrb	r2, [r7, #3]
 800ae8c:	4611      	mov	r1, r2
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fe fe9d 	bl	8009bce <USBD_LL_IsoINIncomplete>
}
 800ae94:	bf00      	nop
 800ae96:	3708      	adds	r7, #8
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f7fe fea7 	bl	8009bfe <USBD_LL_DevConnected>
}
 800aeb0:	bf00      	nop
 800aeb2:	3708      	adds	r7, #8
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b082      	sub	sp, #8
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800aec6:	4618      	mov	r0, r3
 800aec8:	f7fe fea3 	bl	8009c12 <USBD_LL_DevDisconnected>
}
 800aecc:	bf00      	nop
 800aece:	3708      	adds	r7, #8
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	781b      	ldrb	r3, [r3, #0]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d139      	bne.n	800af58 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800aee4:	4a1f      	ldr	r2, [pc, #124]	@ (800af64 <USBD_LL_Init+0x90>)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	4a1d      	ldr	r2, [pc, #116]	@ (800af64 <USBD_LL_Init+0x90>)
 800aef0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aef4:	4b1b      	ldr	r3, [pc, #108]	@ (800af64 <USBD_LL_Init+0x90>)
 800aef6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800aefa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800aefc:	4b19      	ldr	r3, [pc, #100]	@ (800af64 <USBD_LL_Init+0x90>)
 800aefe:	2204      	movs	r2, #4
 800af00:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800af02:	4b18      	ldr	r3, [pc, #96]	@ (800af64 <USBD_LL_Init+0x90>)
 800af04:	2202      	movs	r2, #2
 800af06:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800af08:	4b16      	ldr	r3, [pc, #88]	@ (800af64 <USBD_LL_Init+0x90>)
 800af0a:	2200      	movs	r2, #0
 800af0c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800af0e:	4b15      	ldr	r3, [pc, #84]	@ (800af64 <USBD_LL_Init+0x90>)
 800af10:	2202      	movs	r2, #2
 800af12:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800af14:	4b13      	ldr	r3, [pc, #76]	@ (800af64 <USBD_LL_Init+0x90>)
 800af16:	2200      	movs	r2, #0
 800af18:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800af1a:	4b12      	ldr	r3, [pc, #72]	@ (800af64 <USBD_LL_Init+0x90>)
 800af1c:	2200      	movs	r2, #0
 800af1e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800af20:	4b10      	ldr	r3, [pc, #64]	@ (800af64 <USBD_LL_Init+0x90>)
 800af22:	2201      	movs	r2, #1
 800af24:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800af26:	4b0f      	ldr	r3, [pc, #60]	@ (800af64 <USBD_LL_Init+0x90>)
 800af28:	2200      	movs	r2, #0
 800af2a:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800af2c:	480d      	ldr	r0, [pc, #52]	@ (800af64 <USBD_LL_Init+0x90>)
 800af2e:	f7f9 f872 	bl	8004016 <HAL_PCD_Init>
 800af32:	4603      	mov	r3, r0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d001      	beq.n	800af3c <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800af38:	f7f7 f89e 	bl	8002078 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800af3c:	2180      	movs	r1, #128	@ 0x80
 800af3e:	4809      	ldr	r0, [pc, #36]	@ (800af64 <USBD_LL_Init+0x90>)
 800af40:	f7fa fa7a 	bl	8005438 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800af44:	2240      	movs	r2, #64	@ 0x40
 800af46:	2100      	movs	r1, #0
 800af48:	4806      	ldr	r0, [pc, #24]	@ (800af64 <USBD_LL_Init+0x90>)
 800af4a:	f7fa fa2f 	bl	80053ac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800af4e:	2280      	movs	r2, #128	@ 0x80
 800af50:	2101      	movs	r1, #1
 800af52:	4804      	ldr	r0, [pc, #16]	@ (800af64 <USBD_LL_Init+0x90>)
 800af54:	f7fa fa2a 	bl	80053ac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800af58:	2300      	movs	r3, #0
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3708      	adds	r7, #8
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}
 800af62:	bf00      	nop
 800af64:	20001130 	.word	0x20001130

0800af68 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af70:	2300      	movs	r3, #0
 800af72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af74:	2300      	movs	r3, #0
 800af76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800af7e:	4618      	mov	r0, r3
 800af80:	f7f9 f958 	bl	8004234 <HAL_PCD_Start>
 800af84:	4603      	mov	r3, r0
 800af86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af88:	7bfb      	ldrb	r3, [r7, #15]
 800af8a:	4618      	mov	r0, r3
 800af8c:	f000 f92e 	bl	800b1ec <USBD_Get_USB_Status>
 800af90:	4603      	mov	r3, r0
 800af92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af94:	7bbb      	ldrb	r3, [r7, #14]
}
 800af96:	4618      	mov	r0, r3
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800af9e:	b580      	push	{r7, lr}
 800afa0:	b084      	sub	sp, #16
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	6078      	str	r0, [r7, #4]
 800afa6:	4608      	mov	r0, r1
 800afa8:	4611      	mov	r1, r2
 800afaa:	461a      	mov	r2, r3
 800afac:	4603      	mov	r3, r0
 800afae:	70fb      	strb	r3, [r7, #3]
 800afb0:	460b      	mov	r3, r1
 800afb2:	70bb      	strb	r3, [r7, #2]
 800afb4:	4613      	mov	r3, r2
 800afb6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afb8:	2300      	movs	r3, #0
 800afba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afbc:	2300      	movs	r3, #0
 800afbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800afc6:	78bb      	ldrb	r3, [r7, #2]
 800afc8:	883a      	ldrh	r2, [r7, #0]
 800afca:	78f9      	ldrb	r1, [r7, #3]
 800afcc:	f7f9 fe0b 	bl	8004be6 <HAL_PCD_EP_Open>
 800afd0:	4603      	mov	r3, r0
 800afd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afd4:	7bfb      	ldrb	r3, [r7, #15]
 800afd6:	4618      	mov	r0, r3
 800afd8:	f000 f908 	bl	800b1ec <USBD_Get_USB_Status>
 800afdc:	4603      	mov	r3, r0
 800afde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afe0:	7bbb      	ldrb	r3, [r7, #14]
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3710      	adds	r7, #16
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}

0800afea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afea:	b580      	push	{r7, lr}
 800afec:	b084      	sub	sp, #16
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
 800aff2:	460b      	mov	r3, r1
 800aff4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aff6:	2300      	movs	r3, #0
 800aff8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800affa:	2300      	movs	r3, #0
 800affc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b004:	78fa      	ldrb	r2, [r7, #3]
 800b006:	4611      	mov	r1, r2
 800b008:	4618      	mov	r0, r3
 800b00a:	f7f9 fe54 	bl	8004cb6 <HAL_PCD_EP_Close>
 800b00e:	4603      	mov	r3, r0
 800b010:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b012:	7bfb      	ldrb	r3, [r7, #15]
 800b014:	4618      	mov	r0, r3
 800b016:	f000 f8e9 	bl	800b1ec <USBD_Get_USB_Status>
 800b01a:	4603      	mov	r3, r0
 800b01c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b01e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b020:	4618      	mov	r0, r3
 800b022:	3710      	adds	r7, #16
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	460b      	mov	r3, r1
 800b032:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b034:	2300      	movs	r3, #0
 800b036:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b038:	2300      	movs	r3, #0
 800b03a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b042:	78fa      	ldrb	r2, [r7, #3]
 800b044:	4611      	mov	r1, r2
 800b046:	4618      	mov	r0, r3
 800b048:	f7f9 ff0b 	bl	8004e62 <HAL_PCD_EP_SetStall>
 800b04c:	4603      	mov	r3, r0
 800b04e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b050:	7bfb      	ldrb	r3, [r7, #15]
 800b052:	4618      	mov	r0, r3
 800b054:	f000 f8ca 	bl	800b1ec <USBD_Get_USB_Status>
 800b058:	4603      	mov	r3, r0
 800b05a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b05c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b05e:	4618      	mov	r0, r3
 800b060:	3710      	adds	r7, #16
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}

0800b066 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b066:	b580      	push	{r7, lr}
 800b068:	b084      	sub	sp, #16
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
 800b06e:	460b      	mov	r3, r1
 800b070:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b072:	2300      	movs	r3, #0
 800b074:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b076:	2300      	movs	r3, #0
 800b078:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b080:	78fa      	ldrb	r2, [r7, #3]
 800b082:	4611      	mov	r1, r2
 800b084:	4618      	mov	r0, r3
 800b086:	f7f9 ff4f 	bl	8004f28 <HAL_PCD_EP_ClrStall>
 800b08a:	4603      	mov	r3, r0
 800b08c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b08e:	7bfb      	ldrb	r3, [r7, #15]
 800b090:	4618      	mov	r0, r3
 800b092:	f000 f8ab 	bl	800b1ec <USBD_Get_USB_Status>
 800b096:	4603      	mov	r3, r0
 800b098:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b09a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3710      	adds	r7, #16
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b085      	sub	sp, #20
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	460b      	mov	r3, r1
 800b0ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b0b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b0b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	da0b      	bge.n	800b0d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b0c0:	78fb      	ldrb	r3, [r7, #3]
 800b0c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0c6:	68f9      	ldr	r1, [r7, #12]
 800b0c8:	4613      	mov	r3, r2
 800b0ca:	00db      	lsls	r3, r3, #3
 800b0cc:	4413      	add	r3, r2
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	440b      	add	r3, r1
 800b0d2:	3316      	adds	r3, #22
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	e00b      	b.n	800b0f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b0d8:	78fb      	ldrb	r3, [r7, #3]
 800b0da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0de:	68f9      	ldr	r1, [r7, #12]
 800b0e0:	4613      	mov	r3, r2
 800b0e2:	00db      	lsls	r3, r3, #3
 800b0e4:	4413      	add	r3, r2
 800b0e6:	009b      	lsls	r3, r3, #2
 800b0e8:	440b      	add	r3, r1
 800b0ea:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b0ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3714      	adds	r7, #20
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bc80      	pop	{r7}
 800b0f8:	4770      	bx	lr

0800b0fa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b0fa:	b580      	push	{r7, lr}
 800b0fc:	b084      	sub	sp, #16
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	6078      	str	r0, [r7, #4]
 800b102:	460b      	mov	r3, r1
 800b104:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b106:	2300      	movs	r3, #0
 800b108:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b10a:	2300      	movs	r3, #0
 800b10c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b114:	78fa      	ldrb	r2, [r7, #3]
 800b116:	4611      	mov	r1, r2
 800b118:	4618      	mov	r0, r3
 800b11a:	f7f9 fd40 	bl	8004b9e <HAL_PCD_SetAddress>
 800b11e:	4603      	mov	r3, r0
 800b120:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b122:	7bfb      	ldrb	r3, [r7, #15]
 800b124:	4618      	mov	r0, r3
 800b126:	f000 f861 	bl	800b1ec <USBD_Get_USB_Status>
 800b12a:	4603      	mov	r3, r0
 800b12c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b12e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b130:	4618      	mov	r0, r3
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b086      	sub	sp, #24
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	607a      	str	r2, [r7, #4]
 800b142:	461a      	mov	r2, r3
 800b144:	460b      	mov	r3, r1
 800b146:	72fb      	strb	r3, [r7, #11]
 800b148:	4613      	mov	r3, r2
 800b14a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b14c:	2300      	movs	r3, #0
 800b14e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b150:	2300      	movs	r3, #0
 800b152:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b15a:	893b      	ldrh	r3, [r7, #8]
 800b15c:	7af9      	ldrb	r1, [r7, #11]
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	f7f9 fe45 	bl	8004dee <HAL_PCD_EP_Transmit>
 800b164:	4603      	mov	r3, r0
 800b166:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b168:	7dfb      	ldrb	r3, [r7, #23]
 800b16a:	4618      	mov	r0, r3
 800b16c:	f000 f83e 	bl	800b1ec <USBD_Get_USB_Status>
 800b170:	4603      	mov	r3, r0
 800b172:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b174:	7dbb      	ldrb	r3, [r7, #22]
}
 800b176:	4618      	mov	r0, r3
 800b178:	3718      	adds	r7, #24
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}

0800b17e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b17e:	b580      	push	{r7, lr}
 800b180:	b086      	sub	sp, #24
 800b182:	af00      	add	r7, sp, #0
 800b184:	60f8      	str	r0, [r7, #12]
 800b186:	607a      	str	r2, [r7, #4]
 800b188:	461a      	mov	r2, r3
 800b18a:	460b      	mov	r3, r1
 800b18c:	72fb      	strb	r3, [r7, #11]
 800b18e:	4613      	mov	r3, r2
 800b190:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b196:	2300      	movs	r3, #0
 800b198:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b1a0:	893b      	ldrh	r3, [r7, #8]
 800b1a2:	7af9      	ldrb	r1, [r7, #11]
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	f7f9 fdd0 	bl	8004d4a <HAL_PCD_EP_Receive>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1ae:	7dfb      	ldrb	r3, [r7, #23]
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f000 f81b 	bl	800b1ec <USBD_Get_USB_Status>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b1ba:	7dbb      	ldrb	r3, [r7, #22]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3718      	adds	r7, #24
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b082      	sub	sp, #8
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	460b      	mov	r3, r1
 800b1ce:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b1d6:	78fa      	ldrb	r2, [r7, #3]
 800b1d8:	4611      	mov	r1, r2
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f7f9 fdf0 	bl	8004dc0 <HAL_PCD_EP_GetRxCount>
 800b1e0:	4603      	mov	r3, r0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3708      	adds	r7, #8
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
	...

0800b1ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b085      	sub	sp, #20
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b1fa:	79fb      	ldrb	r3, [r7, #7]
 800b1fc:	2b03      	cmp	r3, #3
 800b1fe:	d817      	bhi.n	800b230 <USBD_Get_USB_Status+0x44>
 800b200:	a201      	add	r2, pc, #4	@ (adr r2, 800b208 <USBD_Get_USB_Status+0x1c>)
 800b202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b206:	bf00      	nop
 800b208:	0800b219 	.word	0x0800b219
 800b20c:	0800b21f 	.word	0x0800b21f
 800b210:	0800b225 	.word	0x0800b225
 800b214:	0800b22b 	.word	0x0800b22b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b218:	2300      	movs	r3, #0
 800b21a:	73fb      	strb	r3, [r7, #15]
    break;
 800b21c:	e00b      	b.n	800b236 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b21e:	2302      	movs	r3, #2
 800b220:	73fb      	strb	r3, [r7, #15]
    break;
 800b222:	e008      	b.n	800b236 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b224:	2301      	movs	r3, #1
 800b226:	73fb      	strb	r3, [r7, #15]
    break;
 800b228:	e005      	b.n	800b236 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b22a:	2302      	movs	r3, #2
 800b22c:	73fb      	strb	r3, [r7, #15]
    break;
 800b22e:	e002      	b.n	800b236 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b230:	2302      	movs	r3, #2
 800b232:	73fb      	strb	r3, [r7, #15]
    break;
 800b234:	bf00      	nop
  }
  return usb_status;
 800b236:	7bfb      	ldrb	r3, [r7, #15]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3714      	adds	r7, #20
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bc80      	pop	{r7}
 800b240:	4770      	bx	lr
 800b242:	bf00      	nop

0800b244 <malloc>:
 800b244:	4b02      	ldr	r3, [pc, #8]	@ (800b250 <malloc+0xc>)
 800b246:	4601      	mov	r1, r0
 800b248:	6818      	ldr	r0, [r3, #0]
 800b24a:	f000 b82d 	b.w	800b2a8 <_malloc_r>
 800b24e:	bf00      	nop
 800b250:	20000198 	.word	0x20000198

0800b254 <free>:
 800b254:	4b02      	ldr	r3, [pc, #8]	@ (800b260 <free+0xc>)
 800b256:	4601      	mov	r1, r0
 800b258:	6818      	ldr	r0, [r3, #0]
 800b25a:	f000 b8f5 	b.w	800b448 <_free_r>
 800b25e:	bf00      	nop
 800b260:	20000198 	.word	0x20000198

0800b264 <sbrk_aligned>:
 800b264:	b570      	push	{r4, r5, r6, lr}
 800b266:	4e0f      	ldr	r6, [pc, #60]	@ (800b2a4 <sbrk_aligned+0x40>)
 800b268:	460c      	mov	r4, r1
 800b26a:	6831      	ldr	r1, [r6, #0]
 800b26c:	4605      	mov	r5, r0
 800b26e:	b911      	cbnz	r1, 800b276 <sbrk_aligned+0x12>
 800b270:	f000 f8ae 	bl	800b3d0 <_sbrk_r>
 800b274:	6030      	str	r0, [r6, #0]
 800b276:	4621      	mov	r1, r4
 800b278:	4628      	mov	r0, r5
 800b27a:	f000 f8a9 	bl	800b3d0 <_sbrk_r>
 800b27e:	1c43      	adds	r3, r0, #1
 800b280:	d103      	bne.n	800b28a <sbrk_aligned+0x26>
 800b282:	f04f 34ff 	mov.w	r4, #4294967295
 800b286:	4620      	mov	r0, r4
 800b288:	bd70      	pop	{r4, r5, r6, pc}
 800b28a:	1cc4      	adds	r4, r0, #3
 800b28c:	f024 0403 	bic.w	r4, r4, #3
 800b290:	42a0      	cmp	r0, r4
 800b292:	d0f8      	beq.n	800b286 <sbrk_aligned+0x22>
 800b294:	1a21      	subs	r1, r4, r0
 800b296:	4628      	mov	r0, r5
 800b298:	f000 f89a 	bl	800b3d0 <_sbrk_r>
 800b29c:	3001      	adds	r0, #1
 800b29e:	d1f2      	bne.n	800b286 <sbrk_aligned+0x22>
 800b2a0:	e7ef      	b.n	800b282 <sbrk_aligned+0x1e>
 800b2a2:	bf00      	nop
 800b2a4:	2000160c 	.word	0x2000160c

0800b2a8 <_malloc_r>:
 800b2a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2ac:	1ccd      	adds	r5, r1, #3
 800b2ae:	f025 0503 	bic.w	r5, r5, #3
 800b2b2:	3508      	adds	r5, #8
 800b2b4:	2d0c      	cmp	r5, #12
 800b2b6:	bf38      	it	cc
 800b2b8:	250c      	movcc	r5, #12
 800b2ba:	2d00      	cmp	r5, #0
 800b2bc:	4606      	mov	r6, r0
 800b2be:	db01      	blt.n	800b2c4 <_malloc_r+0x1c>
 800b2c0:	42a9      	cmp	r1, r5
 800b2c2:	d904      	bls.n	800b2ce <_malloc_r+0x26>
 800b2c4:	230c      	movs	r3, #12
 800b2c6:	6033      	str	r3, [r6, #0]
 800b2c8:	2000      	movs	r0, #0
 800b2ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3a4 <_malloc_r+0xfc>
 800b2d2:	f000 f869 	bl	800b3a8 <__malloc_lock>
 800b2d6:	f8d8 3000 	ldr.w	r3, [r8]
 800b2da:	461c      	mov	r4, r3
 800b2dc:	bb44      	cbnz	r4, 800b330 <_malloc_r+0x88>
 800b2de:	4629      	mov	r1, r5
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	f7ff ffbf 	bl	800b264 <sbrk_aligned>
 800b2e6:	1c43      	adds	r3, r0, #1
 800b2e8:	4604      	mov	r4, r0
 800b2ea:	d158      	bne.n	800b39e <_malloc_r+0xf6>
 800b2ec:	f8d8 4000 	ldr.w	r4, [r8]
 800b2f0:	4627      	mov	r7, r4
 800b2f2:	2f00      	cmp	r7, #0
 800b2f4:	d143      	bne.n	800b37e <_malloc_r+0xd6>
 800b2f6:	2c00      	cmp	r4, #0
 800b2f8:	d04b      	beq.n	800b392 <_malloc_r+0xea>
 800b2fa:	6823      	ldr	r3, [r4, #0]
 800b2fc:	4639      	mov	r1, r7
 800b2fe:	4630      	mov	r0, r6
 800b300:	eb04 0903 	add.w	r9, r4, r3
 800b304:	f000 f864 	bl	800b3d0 <_sbrk_r>
 800b308:	4581      	cmp	r9, r0
 800b30a:	d142      	bne.n	800b392 <_malloc_r+0xea>
 800b30c:	6821      	ldr	r1, [r4, #0]
 800b30e:	4630      	mov	r0, r6
 800b310:	1a6d      	subs	r5, r5, r1
 800b312:	4629      	mov	r1, r5
 800b314:	f7ff ffa6 	bl	800b264 <sbrk_aligned>
 800b318:	3001      	adds	r0, #1
 800b31a:	d03a      	beq.n	800b392 <_malloc_r+0xea>
 800b31c:	6823      	ldr	r3, [r4, #0]
 800b31e:	442b      	add	r3, r5
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	f8d8 3000 	ldr.w	r3, [r8]
 800b326:	685a      	ldr	r2, [r3, #4]
 800b328:	bb62      	cbnz	r2, 800b384 <_malloc_r+0xdc>
 800b32a:	f8c8 7000 	str.w	r7, [r8]
 800b32e:	e00f      	b.n	800b350 <_malloc_r+0xa8>
 800b330:	6822      	ldr	r2, [r4, #0]
 800b332:	1b52      	subs	r2, r2, r5
 800b334:	d420      	bmi.n	800b378 <_malloc_r+0xd0>
 800b336:	2a0b      	cmp	r2, #11
 800b338:	d917      	bls.n	800b36a <_malloc_r+0xc2>
 800b33a:	1961      	adds	r1, r4, r5
 800b33c:	42a3      	cmp	r3, r4
 800b33e:	6025      	str	r5, [r4, #0]
 800b340:	bf18      	it	ne
 800b342:	6059      	strne	r1, [r3, #4]
 800b344:	6863      	ldr	r3, [r4, #4]
 800b346:	bf08      	it	eq
 800b348:	f8c8 1000 	streq.w	r1, [r8]
 800b34c:	5162      	str	r2, [r4, r5]
 800b34e:	604b      	str	r3, [r1, #4]
 800b350:	4630      	mov	r0, r6
 800b352:	f000 f82f 	bl	800b3b4 <__malloc_unlock>
 800b356:	f104 000b 	add.w	r0, r4, #11
 800b35a:	1d23      	adds	r3, r4, #4
 800b35c:	f020 0007 	bic.w	r0, r0, #7
 800b360:	1ac2      	subs	r2, r0, r3
 800b362:	bf1c      	itt	ne
 800b364:	1a1b      	subne	r3, r3, r0
 800b366:	50a3      	strne	r3, [r4, r2]
 800b368:	e7af      	b.n	800b2ca <_malloc_r+0x22>
 800b36a:	6862      	ldr	r2, [r4, #4]
 800b36c:	42a3      	cmp	r3, r4
 800b36e:	bf0c      	ite	eq
 800b370:	f8c8 2000 	streq.w	r2, [r8]
 800b374:	605a      	strne	r2, [r3, #4]
 800b376:	e7eb      	b.n	800b350 <_malloc_r+0xa8>
 800b378:	4623      	mov	r3, r4
 800b37a:	6864      	ldr	r4, [r4, #4]
 800b37c:	e7ae      	b.n	800b2dc <_malloc_r+0x34>
 800b37e:	463c      	mov	r4, r7
 800b380:	687f      	ldr	r7, [r7, #4]
 800b382:	e7b6      	b.n	800b2f2 <_malloc_r+0x4a>
 800b384:	461a      	mov	r2, r3
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	42a3      	cmp	r3, r4
 800b38a:	d1fb      	bne.n	800b384 <_malloc_r+0xdc>
 800b38c:	2300      	movs	r3, #0
 800b38e:	6053      	str	r3, [r2, #4]
 800b390:	e7de      	b.n	800b350 <_malloc_r+0xa8>
 800b392:	230c      	movs	r3, #12
 800b394:	4630      	mov	r0, r6
 800b396:	6033      	str	r3, [r6, #0]
 800b398:	f000 f80c 	bl	800b3b4 <__malloc_unlock>
 800b39c:	e794      	b.n	800b2c8 <_malloc_r+0x20>
 800b39e:	6005      	str	r5, [r0, #0]
 800b3a0:	e7d6      	b.n	800b350 <_malloc_r+0xa8>
 800b3a2:	bf00      	nop
 800b3a4:	20001610 	.word	0x20001610

0800b3a8 <__malloc_lock>:
 800b3a8:	4801      	ldr	r0, [pc, #4]	@ (800b3b0 <__malloc_lock+0x8>)
 800b3aa:	f000 b84b 	b.w	800b444 <__retarget_lock_acquire_recursive>
 800b3ae:	bf00      	nop
 800b3b0:	20001750 	.word	0x20001750

0800b3b4 <__malloc_unlock>:
 800b3b4:	4801      	ldr	r0, [pc, #4]	@ (800b3bc <__malloc_unlock+0x8>)
 800b3b6:	f000 b846 	b.w	800b446 <__retarget_lock_release_recursive>
 800b3ba:	bf00      	nop
 800b3bc:	20001750 	.word	0x20001750

0800b3c0 <memset>:
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	4402      	add	r2, r0
 800b3c4:	4293      	cmp	r3, r2
 800b3c6:	d100      	bne.n	800b3ca <memset+0xa>
 800b3c8:	4770      	bx	lr
 800b3ca:	f803 1b01 	strb.w	r1, [r3], #1
 800b3ce:	e7f9      	b.n	800b3c4 <memset+0x4>

0800b3d0 <_sbrk_r>:
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	4d05      	ldr	r5, [pc, #20]	@ (800b3ec <_sbrk_r+0x1c>)
 800b3d6:	4604      	mov	r4, r0
 800b3d8:	4608      	mov	r0, r1
 800b3da:	602b      	str	r3, [r5, #0]
 800b3dc:	f7f6 ff68 	bl	80022b0 <_sbrk>
 800b3e0:	1c43      	adds	r3, r0, #1
 800b3e2:	d102      	bne.n	800b3ea <_sbrk_r+0x1a>
 800b3e4:	682b      	ldr	r3, [r5, #0]
 800b3e6:	b103      	cbz	r3, 800b3ea <_sbrk_r+0x1a>
 800b3e8:	6023      	str	r3, [r4, #0]
 800b3ea:	bd38      	pop	{r3, r4, r5, pc}
 800b3ec:	2000174c 	.word	0x2000174c

0800b3f0 <__errno>:
 800b3f0:	4b01      	ldr	r3, [pc, #4]	@ (800b3f8 <__errno+0x8>)
 800b3f2:	6818      	ldr	r0, [r3, #0]
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop
 800b3f8:	20000198 	.word	0x20000198

0800b3fc <__libc_init_array>:
 800b3fc:	b570      	push	{r4, r5, r6, lr}
 800b3fe:	2600      	movs	r6, #0
 800b400:	4d0c      	ldr	r5, [pc, #48]	@ (800b434 <__libc_init_array+0x38>)
 800b402:	4c0d      	ldr	r4, [pc, #52]	@ (800b438 <__libc_init_array+0x3c>)
 800b404:	1b64      	subs	r4, r4, r5
 800b406:	10a4      	asrs	r4, r4, #2
 800b408:	42a6      	cmp	r6, r4
 800b40a:	d109      	bne.n	800b420 <__libc_init_array+0x24>
 800b40c:	f000 f864 	bl	800b4d8 <_init>
 800b410:	2600      	movs	r6, #0
 800b412:	4d0a      	ldr	r5, [pc, #40]	@ (800b43c <__libc_init_array+0x40>)
 800b414:	4c0a      	ldr	r4, [pc, #40]	@ (800b440 <__libc_init_array+0x44>)
 800b416:	1b64      	subs	r4, r4, r5
 800b418:	10a4      	asrs	r4, r4, #2
 800b41a:	42a6      	cmp	r6, r4
 800b41c:	d105      	bne.n	800b42a <__libc_init_array+0x2e>
 800b41e:	bd70      	pop	{r4, r5, r6, pc}
 800b420:	f855 3b04 	ldr.w	r3, [r5], #4
 800b424:	4798      	blx	r3
 800b426:	3601      	adds	r6, #1
 800b428:	e7ee      	b.n	800b408 <__libc_init_array+0xc>
 800b42a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b42e:	4798      	blx	r3
 800b430:	3601      	adds	r6, #1
 800b432:	e7f2      	b.n	800b41a <__libc_init_array+0x1e>
 800b434:	0800b97c 	.word	0x0800b97c
 800b438:	0800b97c 	.word	0x0800b97c
 800b43c:	0800b97c 	.word	0x0800b97c
 800b440:	0800b980 	.word	0x0800b980

0800b444 <__retarget_lock_acquire_recursive>:
 800b444:	4770      	bx	lr

0800b446 <__retarget_lock_release_recursive>:
 800b446:	4770      	bx	lr

0800b448 <_free_r>:
 800b448:	b538      	push	{r3, r4, r5, lr}
 800b44a:	4605      	mov	r5, r0
 800b44c:	2900      	cmp	r1, #0
 800b44e:	d040      	beq.n	800b4d2 <_free_r+0x8a>
 800b450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b454:	1f0c      	subs	r4, r1, #4
 800b456:	2b00      	cmp	r3, #0
 800b458:	bfb8      	it	lt
 800b45a:	18e4      	addlt	r4, r4, r3
 800b45c:	f7ff ffa4 	bl	800b3a8 <__malloc_lock>
 800b460:	4a1c      	ldr	r2, [pc, #112]	@ (800b4d4 <_free_r+0x8c>)
 800b462:	6813      	ldr	r3, [r2, #0]
 800b464:	b933      	cbnz	r3, 800b474 <_free_r+0x2c>
 800b466:	6063      	str	r3, [r4, #4]
 800b468:	6014      	str	r4, [r2, #0]
 800b46a:	4628      	mov	r0, r5
 800b46c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b470:	f7ff bfa0 	b.w	800b3b4 <__malloc_unlock>
 800b474:	42a3      	cmp	r3, r4
 800b476:	d908      	bls.n	800b48a <_free_r+0x42>
 800b478:	6820      	ldr	r0, [r4, #0]
 800b47a:	1821      	adds	r1, r4, r0
 800b47c:	428b      	cmp	r3, r1
 800b47e:	bf01      	itttt	eq
 800b480:	6819      	ldreq	r1, [r3, #0]
 800b482:	685b      	ldreq	r3, [r3, #4]
 800b484:	1809      	addeq	r1, r1, r0
 800b486:	6021      	streq	r1, [r4, #0]
 800b488:	e7ed      	b.n	800b466 <_free_r+0x1e>
 800b48a:	461a      	mov	r2, r3
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	b10b      	cbz	r3, 800b494 <_free_r+0x4c>
 800b490:	42a3      	cmp	r3, r4
 800b492:	d9fa      	bls.n	800b48a <_free_r+0x42>
 800b494:	6811      	ldr	r1, [r2, #0]
 800b496:	1850      	adds	r0, r2, r1
 800b498:	42a0      	cmp	r0, r4
 800b49a:	d10b      	bne.n	800b4b4 <_free_r+0x6c>
 800b49c:	6820      	ldr	r0, [r4, #0]
 800b49e:	4401      	add	r1, r0
 800b4a0:	1850      	adds	r0, r2, r1
 800b4a2:	4283      	cmp	r3, r0
 800b4a4:	6011      	str	r1, [r2, #0]
 800b4a6:	d1e0      	bne.n	800b46a <_free_r+0x22>
 800b4a8:	6818      	ldr	r0, [r3, #0]
 800b4aa:	685b      	ldr	r3, [r3, #4]
 800b4ac:	4408      	add	r0, r1
 800b4ae:	6010      	str	r0, [r2, #0]
 800b4b0:	6053      	str	r3, [r2, #4]
 800b4b2:	e7da      	b.n	800b46a <_free_r+0x22>
 800b4b4:	d902      	bls.n	800b4bc <_free_r+0x74>
 800b4b6:	230c      	movs	r3, #12
 800b4b8:	602b      	str	r3, [r5, #0]
 800b4ba:	e7d6      	b.n	800b46a <_free_r+0x22>
 800b4bc:	6820      	ldr	r0, [r4, #0]
 800b4be:	1821      	adds	r1, r4, r0
 800b4c0:	428b      	cmp	r3, r1
 800b4c2:	bf01      	itttt	eq
 800b4c4:	6819      	ldreq	r1, [r3, #0]
 800b4c6:	685b      	ldreq	r3, [r3, #4]
 800b4c8:	1809      	addeq	r1, r1, r0
 800b4ca:	6021      	streq	r1, [r4, #0]
 800b4cc:	6063      	str	r3, [r4, #4]
 800b4ce:	6054      	str	r4, [r2, #4]
 800b4d0:	e7cb      	b.n	800b46a <_free_r+0x22>
 800b4d2:	bd38      	pop	{r3, r4, r5, pc}
 800b4d4:	20001610 	.word	0x20001610

0800b4d8 <_init>:
 800b4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4da:	bf00      	nop
 800b4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4de:	bc08      	pop	{r3}
 800b4e0:	469e      	mov	lr, r3
 800b4e2:	4770      	bx	lr

0800b4e4 <_fini>:
 800b4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4e6:	bf00      	nop
 800b4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4ea:	bc08      	pop	{r3}
 800b4ec:	469e      	mov	lr, r3
 800b4ee:	4770      	bx	lr
