#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul  4 11:28:41 2020
# Process ID: 5264
# Current directory: C:/Users/catar/Desktop/git/md5-hardware/Md5Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18336 C:\Users\catar\Desktop\git\md5-hardware\Md5Demo\Md5Demo.xpr
# Log file: C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/vivado.log
# Journal file: C:/Users/catar/Desktop/git/md5-hardware/Md5Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/mb_design.bd}
create_peripheral xilinx.com user MD5HF 1.0 -dir C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:MD5HF:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:MD5HF:1.0]]]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:MD5HF:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:MD5HF:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:MD5HF:1.0]
set_property  ip_repo_paths  {C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/../ip_repo/MD5HF_1.0 C:/Users/catar/Desktop/git/md5-hardware/ip_repo/Md5HashFunction_1.0 C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/timer-soft-hard/project/part1/ip_repo C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/ReverseEndianessCop_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MD5HF:1.0 MD5HF_0
endgroup
delete_bd_objs [get_bd_intf_nets Md5HashFunction_0_M00_AXIS] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells Md5HashFunction_0]
connect_bd_net [get_bd_pins MD5HF_0/s00_axi_aclk] [get_bd_pins MD5HF_0/s00_axis_aclk]
undo
undo
delete_bd_objs [get_bd_intf_nets Md5HashFunction_0_M00_AXIS] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells Md5HashFunction_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins MD5HF_0/S00_AXIS]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/MD5HF_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins MD5HF_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins MD5HF_0/s00_axis_aclk]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
endgroup
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name MD5HF_v1_0_project -directory C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.tmp/MD5HF_v1_0_project c:/Users/catar/Desktop/git/md5-hardware/ip_repo/MD5HF_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/catar/Desktop/git/md5-hardware/ip_repo/MD5HF_1.0/src {C:/Users/catar/Desktop/git/md5-hardware/auxiliarFiles/md5.vhd C:/Users/catar/Desktop/git/md5-hardware/auxiliarFiles/register.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
save_bd_design
