#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Aug 16 16:17:00 2018
# Process ID: 3582
# Current directory: /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1
# Command line: vivado -log x300.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source x300.tcl
# Log file: /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/x300.vds
# Journal file: /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source x300.tcl -notrace
Command: synth_design -top x300 -part xc7k410tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3611 
WARNING: [Synth 8-2611] redeclaration of ansi port ce_clk is not allowed [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/rfnoc_ce_auto_inst_x310.v:19]
WARNING: [Synth 8-2611] redeclaration of ansi port ce_rst is not allowed [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/rfnoc_ce_auto_inst_x310.v:20]
WARNING: [Synth 8-2142] illegal initial value of input port ce_clk for module x300_core ignored [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:16]
WARNING: [Synth 8-2142] illegal initial value of input port ce_rst for module x300_core ignored [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:17]
WARNING: [Synth 8-976] mac_crit_err_latch has already been declared [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:402]
WARNING: [Synth 8-2654] second declaration of mac_crit_err_latch ignored [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:402]
INFO: [Synth 8-994] mac_crit_err_latch is declared here [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:348]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:415]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:416]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:417]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:418]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:419]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_regport_master with formal parameter declaration list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axil_regport_master.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in cam_priority_encoder with formal parameter declaration list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/map/cam_priority_encoder.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in cam_priority_encoder with formal parameter declaration list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/map/cam_priority_encoder.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_muxed_kv_map with formal parameter declaration list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/map/axis_muxed_kv_map.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_muxed_kv_map with formal parameter declaration list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/map/axis_muxed_kv_map.v:33]
WARNING: [Synth 8-2306] macro IDLE redefined [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_checker.v:7]
WARNING: [Synth 8-2306] macro IDLE redefined [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/defines.v:57]
WARNING: [Synth 8-2306] macro IDLE redefined [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_checker.v:6]
WARNING: [Synth 8-2306] macro IDLE redefined [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/defines.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port sid is not allowed [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/file_source.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1415.543 ; gain = 123.281 ; free physical = 1763 ; free virtual = 5049
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'x300' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:20]
	Parameter BUS_CLK_RATE bound to: 187500000 - type: integer 
	Parameter IOP2_MSG_WIDTH bound to: 64 - type: integer 
	Parameter DMA_STREAM_WIDTH bound to: 64 - type: integer 
	Parameter DMA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter NUM_TX_STREAMS bound to: 6 - type: integer 
	Parameter NUM_RX_STREAMS bound to: 6 - type: integer 
	Parameter TX_STREAM_START_IDX bound to: 6 - type: integer 
	Parameter RX_STREAM_START_IDX bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:1424]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19892]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (1#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19892]
INFO: [Synth 8-638] synthesizing module 'bus_clk_gen' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/bus_clk_gen_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_gen' (2#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/bus_clk_gen_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'pcie_clk_gen' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/pcie_clk_gen_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pcie_clk_gen' (4#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/pcie_clk_gen_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (5#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (6#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-638] synthesizing module 'por_gen' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/por_gen.v:10]
INFO: [Synth 8-256] done synthesizing module 'por_gen' (7#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/por_gen.v:10]
INFO: [Synth 8-638] synthesizing module 'radio_clk_gen' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/radio_clk_gen_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'radio_clk_gen' (8#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/radio_clk_gen_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'reset_sync' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/reset_sync.v:11]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 10 - type: integer 
	Parameter INITIAL_VAL bound to: 1 - type: integer 
	Parameter FALSE_PATH_TO_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_impl' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 10 - type: integer 
	Parameter INITIAL_VAL bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:19]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_impl' (9#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (10#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-256] done synthesizing module 'reset_sync' (11#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/reset_sync.v:11]
INFO: [Synth 8-638] synthesizing module 'pps_generator' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_generator.v:8]
	Parameter CLK_FREQ bound to: 10000000 - type: integer 
	Parameter DUTY_CYCLE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pps_generator' (12#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_generator.v:8]
INFO: [Synth 8-226] default block is never used [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:448]
INFO: [Synth 8-638] synthesizing module 'capture_ddrlvds' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:12]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter PATT_CHECKER bound to: TRUE - type: string 
	Parameter DATA_IDELAY_MODE bound to: DYNAMIC - type: string 
	Parameter DATA_IDELAY_VAL bound to: 16 - type: integer 
	Parameter DATA_IDELAY_FREF bound to: 200.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (13#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (14#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b0 
	Parameter FALSE_PATH_TO_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_impl__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_impl__parameterized0' (14#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized0' (14#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-638] synthesizing module 'cap_pattern_verifier' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:10]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter PATTERN bound to: RAMP - type: string 
	Parameter RAMP_START bound to: 0 - type: integer 
	Parameter RAMP_STOP bound to: 14'b11111111111111 
	Parameter RAMP_INCR bound to: 1 - type: integer 
	Parameter BARREL_INIT bound to: 1 - type: integer 
	Parameter HOLD_CYCLES bound to: 1 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_LOCKED bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:93]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:87]
INFO: [Synth 8-256] done synthesizing module 'cap_pattern_verifier' (15#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:10]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (16#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[1].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[1].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[2].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[2].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[3].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[3].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[4].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[4].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[5].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[5].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[6].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[6].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[7].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[7].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[8].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[8].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[9].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[9].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[10].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[10].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[11].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[11].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[12].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[12].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[13].data_delay_val_reg_reg[4:0]' into 'gen_lvds_pins[0].data_delay_val_reg_reg[4:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-4471] merging register 'gen_lvds_pins[13].data_delay_stb_reg_reg' into 'gen_lvds_pins[0].data_delay_stb_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[1].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[1].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[2].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[2].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[3].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[3].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[4].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[4].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[5].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[5].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[6].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[6].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[7].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[7].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[8].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[8].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[9].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[9].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[10].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[10].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[11].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[11].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[12].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[12].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[13].data_delay_val_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
WARNING: [Synth 8-6014] Unused sequential element gen_lvds_pins[13].data_delay_stb_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:84]
INFO: [Synth 8-256] done synthesizing module 'capture_ddrlvds' (17#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/capture_ddrlvds.v:12]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (18#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-638] synthesizing module 'gen_ddrlvds' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/gen_ddrlvds.v:3]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/gen_ddrlvds.v:44]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (19#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'gen_ddrlvds' (20#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/gen_ddrlvds.v:3]
INFO: [Synth 8-638] synthesizing module 'LvFpga_Chinch_Interface' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.v:18]
INFO: [Synth 8-638] synthesizing module 'x300_pcie_int' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_pcie_int.v:13]
	Parameter DMA_STREAM_WIDTH bound to: 64 - type: integer 
	Parameter NUM_TX_STREAMS bound to: 6 - type: integer 
	Parameter NUM_RX_STREAMS bound to: 6 - type: integer 
	Parameter REGPORT_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter REGPORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IOP2_MSG_WIDTH bound to: 64 - type: integer 
	Parameter BUS_CLK_RATE bound to: 187500000 - type: integer 
	Parameter REG_CLK_XING_FIFO_SIZE bound to: 5 - type: integer 
	Parameter DMA_CLK_XING_FIFO_SIZE bound to: 5 - type: integer 
	Parameter DMA_PKT_GATE_FIFO_SIZE bound to: 11 - type: integer 
	Parameter DMA_FRAME_SIZE_WIDTH bound to: 16 - type: integer 
	Parameter DMA_RX_DEST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_short_2clk' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/fifo_short_2clk_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_short_2clk' (21#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/fifo_short_2clk_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b1 
	Parameter FALSE_PATH_TO_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_impl__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_impl__parameterized1' (21#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized1' (21#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk' (22#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-638] synthesizing module 'pcie_lossy_samp_gate' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_lossy_samp_gate.v:9]
INFO: [Synth 8-256] done synthesizing module 'pcie_lossy_samp_gate' (23#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_lossy_samp_gate.v:9]
INFO: [Synth 8-638] synthesizing module 'data_swapper_64' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/data_swapper_64.v:8]
	Parameter SWAP_32B bound to: 3'b100 
	Parameter SWAP_16B bound to: 3'b010 
	Parameter SWAP_8B bound to: 3'b001 
INFO: [Synth 8-256] done synthesizing module 'data_swapper_64' (24#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/data_swapper_64.v:8]
INFO: [Synth 8-638] synthesizing module 'cvita_dechunker' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_dechunker.v:9]
	Parameter PAD_VALUE bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter ST_HEADER bound to: 2'b00 
	Parameter ST_DATA bound to: 2'b01 
	Parameter ST_PADDING bound to: 2'b10 
	Parameter ST_ERROR bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_dechunker.v:47]
INFO: [Synth 8-256] done synthesizing module 'cvita_dechunker' (25#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_dechunker.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_packet_gate' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
	Parameter ADDR_ZERO bound to: 11'b00000000000 
	Parameter ADDR_ONE bound to: 11'b00000000001 
	Parameter CNT_ZERO bound to: 12'b000000000000 
	Parameter CNT_ONE bound to: 12'b000000000001 
INFO: [Synth 8-638] synthesizing module 'ram_2port' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter RW_MODE bound to: NO-CHANGE - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port' (26#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-256] done synthesizing module 'axi_packet_gate' (27#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
INFO: [Synth 8-638] synthesizing module 'cvita_chunker' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_chunker.v:15]
	Parameter PAD_VALUE bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter HOLD_ERROR bound to: 1'b1 
	Parameter ST_HEADER bound to: 2'b00 
	Parameter ST_DATA bound to: 2'b01 
	Parameter ST_PADDING bound to: 2'b10 
	Parameter ST_ERROR bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_chunker.v:56]
INFO: [Synth 8-226] default block is never used [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_chunker.v:97]
INFO: [Synth 8-256] done synthesizing module 'cvita_chunker' (28#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_chunker.v:15]
INFO: [Synth 8-638] synthesizing module 'ioport2_msg_decode' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/ioport2_msg_codec.v:20]
INFO: [Synth 8-256] done synthesizing module 'ioport2_msg_decode' (29#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/ioport2_msg_codec.v:20]
WARNING: [Synth 8-350] instance 'pcie_out_msg_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 7 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_pcie_int.v:118]
INFO: [Synth 8-638] synthesizing module 'ioport2_msg_encode' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/ioport2_msg_codec.v:40]
INFO: [Synth 8-256] done synthesizing module 'ioport2_msg_encode' (30#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/ioport2_msg_codec.v:40]
WARNING: [Synth 8-350] instance 'pcie_in_msg_encoder' of module 'ioport2_msg_encode' requires 8 connections, but only 7 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_pcie_int.v:130]
INFO: [Synth 8-638] synthesizing module 'pcie_iop2_msg_arbiter' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_iop2_msg_arbiter.v:9]
	Parameter E0_ADDR bound to: 20'b01000000000000000000 
	Parameter E0_MASK bound to: 20'b11111111111000000000 
	Parameter E1_ADDR bound to: 20'b01000000001000000000 
	Parameter E1_MASK bound to: 20'b11111111111000000000 
	Parameter E2_ADDR bound to: 20'b01000000010000000000 
	Parameter E2_MASK bound to: 20'b11111111111000000000 
	Parameter E3_ADDR bound to: 20'b01100000000000000000 
	Parameter E3_MASK bound to: 20'b11100000000000000000 
	Parameter DEST_E0 bound to: 2'b00 
	Parameter DEST_E1 bound to: 2'b01 
	Parameter DEST_E2 bound to: 2'b10 
	Parameter DEST_E3 bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_mux4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BUFFER bound to: 0 - type: integer 
	Parameter MX_IDLE bound to: 4'b0000 
	Parameter MX_0 bound to: 4'b0001 
	Parameter MX_1 bound to: 4'b0010 
	Parameter MX_2 bound to: 4'b0100 
	Parameter MX_3 bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axi_mux4' (31#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
WARNING: [Synth 8-350] instance 'e0_rego_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 2 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_iop2_msg_arbiter.v:81]
WARNING: [Synth 8-350] instance 'e1_rego_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 2 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_iop2_msg_arbiter.v:82]
WARNING: [Synth 8-350] instance 'e2_rego_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 2 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_iop2_msg_arbiter.v:83]
WARNING: [Synth 8-350] instance 'e3_rego_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 2 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_iop2_msg_arbiter.v:84]
WARNING: [Synth 8-350] instance 'regi_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 3 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_iop2_msg_arbiter.v:115]
INFO: [Synth 8-638] synthesizing module 'axi_demux4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v:10]
	Parameter ACTIVE_CHAN bound to: 4'b1111 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BUFFER bound to: 0 - type: integer 
	Parameter DM_IDLE bound to: 4'b0000 
	Parameter DM_0 bound to: 4'b0001 
	Parameter DM_1 bound to: 4'b0010 
	Parameter DM_2 bound to: 4'b0100 
	Parameter DM_3 bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axi_demux4' (32#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v:10]
INFO: [Synth 8-256] done synthesizing module 'pcie_iop2_msg_arbiter' (33#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_iop2_msg_arbiter.v:9]
INFO: [Synth 8-638] synthesizing module 'pcie_basic_regs' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:9]
	Parameter SIGNATURE bound to: 1479749680 - type: integer 
	Parameter CLK_FREQ bound to: 187500000 - type: integer 
	Parameter PCIE_FPGA_SIG_VAL bound to: 1479749680 - type: integer 
	Parameter PCIE_FPGA_COUNTER_FREQ bound to: 187500000 - type: integer 
	Parameter PCIE_REG_ADDR_MASK bound to: 20'b00000000000111111111 
	Parameter PCIE_FPGA_SIG_REG_ADDR bound to: 20'b00000000000000000000 
	Parameter PCIE_FPGA_COUNTER_LO_REG_ADDR bound to: 20'b00000000000000000100 
	Parameter PCIE_FPGA_COUNTER_HI_REG_ADDR bound to: 20'b00000000000000001000 
	Parameter PCIE_FPGA_COUNTER_FREQ_ADDR bound to: 20'b00000000000000001100 
	Parameter PCIE_FPGA_SCRATCH0_ADDR bound to: 20'b00000000000000010000 
	Parameter PCIE_FPGA_SCRATCH1_ADDR bound to: 20'b00000000000000010100 
	Parameter PCIE_FPGA_MISC_STATUS_ADDR bound to: 20'b00000000000000100000 
	Parameter PCIE_FPGA_USR_SIG_REG_ADDR bound to: 20'b00000000000000110000 
WARNING: [Synth 8-350] instance 'regi_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 5 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:44]
WARNING: [Synth 8-350] instance 'rego_encoder' of module 'ioport2_msg_encode' requires 8 connections, but only 3 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
INFO: [Synth 8-256] done synthesizing module 'pcie_basic_regs' (34#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:9]
INFO: [Synth 8-638] synthesizing module 'pcie_dma_ctrl' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:23]
	Parameter NUM_STREAMS bound to: 6 - type: integer 
	Parameter FRAME_SIZE_W bound to: 16 - type: integer 
	Parameter REG_BASE_ADDR bound to: 20'b01000000001000000000 
	Parameter ENABLE_ROUTER bound to: 0 - type: integer 
	Parameter ROUTER_SID_W bound to: 8 - type: integer 
	Parameter ROUTER_DST_W bound to: 2 - type: integer 
	Parameter DMA_REG_GRP_W bound to: 4 - type: integer 
	Parameter DMA_CTRL_STATUS_REG bound to: 4'b0000 
	Parameter DMA_FSIZE_REG bound to: 4'b0100 
	Parameter DMA_SAMP_CNT_REG bound to: 4'b1000 
	Parameter DMA_PKT_CNT_REG bound to: 4'b1100 
	Parameter DEFAULT_FSIZE bound to: 32 - type: integer 
	Parameter DMA_CTRL_BUF_SIZE_8 bound to: 2'b00 
	Parameter DMA_CTRL_BUF_SIZE_16 bound to: 2'b01 
	Parameter DMA_CTRL_BUF_SIZE_32 bound to: 2'b10 
	Parameter DMA_CTRL_BUF_SIZE_64 bound to: 2'b11 
WARNING: [Synth 8-350] instance 'regi_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 5 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:74]
WARNING: [Synth 8-350] instance 'rego_encoder' of module 'ioport2_msg_encode' requires 8 connections, but only 3 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3848] Net rtr_dst in module/entity pcie_dma_ctrl does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:52]
INFO: [Synth 8-256] done synthesizing module 'pcie_dma_ctrl' (35#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'pcie_dma_ctrl__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:23]
	Parameter NUM_STREAMS bound to: 6 - type: integer 
	Parameter FRAME_SIZE_W bound to: 16 - type: integer 
	Parameter REG_BASE_ADDR bound to: 20'b01000000010000000000 
	Parameter ENABLE_ROUTER bound to: 1 - type: integer 
	Parameter ROUTER_SID_W bound to: 8 - type: integer 
	Parameter ROUTER_DST_W bound to: 3 - type: integer 
	Parameter DMA_REG_GRP_W bound to: 4 - type: integer 
	Parameter DMA_CTRL_STATUS_REG bound to: 4'b0000 
	Parameter DMA_FSIZE_REG bound to: 4'b0100 
	Parameter DMA_SAMP_CNT_REG bound to: 4'b1000 
	Parameter DMA_PKT_CNT_REG bound to: 4'b1100 
	Parameter DEFAULT_FSIZE bound to: 32 - type: integer 
	Parameter DMA_CTRL_BUF_SIZE_8 bound to: 2'b00 
	Parameter DMA_CTRL_BUF_SIZE_16 bound to: 2'b01 
	Parameter DMA_CTRL_BUF_SIZE_32 bound to: 2'b10 
	Parameter DMA_CTRL_BUF_SIZE_64 bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'pcie_pkt_route_specifier' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_pkt_route_specifier.v:9]
	Parameter BASE_ADDR bound to: 263424 - type: integer 
	Parameter ADDR_MASK bound to: 1048320 - type: integer 
	Parameter SID_WIDTH bound to: 8 - type: integer 
	Parameter DST_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'config_message_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 5 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_pkt_route_specifier.v:34]
INFO: [Synth 8-256] done synthesizing module 'pcie_pkt_route_specifier' (36#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_pkt_route_specifier.v:9]
WARNING: [Synth 8-350] instance 'regi_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 5 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:74]
WARNING: [Synth 8-350] instance 'rego_encoder' of module 'ioport2_msg_encode' requires 8 connections, but only 3 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
INFO: [Synth 8-256] done synthesizing module 'pcie_dma_ctrl__parameterized0' (36#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'axi_mux8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux8.v:10]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BUFFER bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mux8' (37#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux8.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_short' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
	Parameter WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (38#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_short' (39#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
INFO: [Synth 8-638] synthesizing module 'axi_demux8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux8.v:10]
	Parameter ACTIVE_CHAN bound to: 8'b00111111 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BUFFER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_demux4__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v:10]
	Parameter ACTIVE_CHAN bound to: 4'b0011 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BUFFER bound to: 0 - type: integer 
	Parameter DM_IDLE bound to: 4'b0000 
	Parameter DM_0 bound to: 4'b0001 
	Parameter DM_1 bound to: 4'b0010 
	Parameter DM_2 bound to: 4'b0100 
	Parameter DM_3 bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axi_demux4__parameterized0' (39#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_demux8' (40#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux8.v:10]
WARNING: [Synth 8-3848] Net debug in module/entity x300_pcie_int does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_pcie_int.v:94]
INFO: [Synth 8-256] done synthesizing module 'x300_pcie_int' (41#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_pcie_int.v:13]
INFO: [Synth 8-638] synthesizing module 'one_gige_phy_clk_gen' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy_clk_gen.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (42#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
INFO: [Synth 8-256] done synthesizing module 'one_gige_phy_clk_gen' (43#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy_clk_gen.v:5]
INFO: [Synth 8-638] synthesizing module 'ten_gige_phy_clk_gen' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy_clk_gen.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (44#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-256] done synthesizing module 'ten_gige_phy_clk_gen' (45#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy_clk_gen.v:5]
INFO: [Synth 8-638] synthesizing module 'x300_sfpp_io_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:15]
	Parameter PROTOCOL bound to: 1GbE - type: string 
	Parameter PORTNUM bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'one_gige_phy' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy.v:5]
INFO: [Synth 8-638] synthesizing module 'one_gig_eth_pcs_pma_support' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_support.v:64]
INFO: [Synth 8-638] synthesizing module 'one_gig_eth_pcs_pma' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/one_gig_eth_pcs_pma_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'one_gig_eth_pcs_pma' (46#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/one_gig_eth_pcs_pma_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'one_gig_eth_pcs_pma_clocking' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_clocking.v:63]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (47#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'one_gig_eth_pcs_pma_clocking' (48#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_clocking.v:63]
INFO: [Synth 8-638] synthesizing module 'one_gig_eth_pcs_pma_resets' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_resets.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_resets.v:71]
INFO: [Synth 8-256] done synthesizing module 'one_gig_eth_pcs_pma_resets' (49#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_resets.v:63]
INFO: [Synth 8-638] synthesizing module 'one_gig_eth_pcs_pma_gt_common' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_gt_common.v:71]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (50#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
INFO: [Synth 8-256] done synthesizing module 'one_gig_eth_pcs_pma_gt_common' (51#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_gt_common.v:71]
INFO: [Synth 8-256] done synthesizing module 'one_gig_eth_pcs_pma_support' (52#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/one_gig_eth_pcs_pma_ex/imports/one_gig_eth_pcs_pma_support.v:64]
WARNING: [Synth 8-350] instance 'core_support_i' of module 'one_gig_eth_pcs_pma_support' requires 33 connections, but only 32 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy.v:63]
INFO: [Synth 8-256] done synthesizing module 'one_gige_phy' (53#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/one_gig_eth_pcs_pma/one_gige_phy.v:5]
INFO: [Synth 8-638] synthesizing module 'simple_gemac_wrapper' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_wrapper.v:10]
	Parameter RX_FLOW_CTRL bound to: 0 - type: integer 
	Parameter PORTNUM bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'simple_gemac' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac.v:10]
	Parameter SGE_IFG bound to: 8'b00001100 
INFO: [Synth 8-638] synthesizing module 'simple_gemac_tx' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_tx.v:10]
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_PREAMBLE bound to: 1 - type: integer 
	Parameter TX_SOF_DEL bound to: 8 - type: integer 
	Parameter TX_FIRSTBYTE bound to: 9 - type: integer 
	Parameter TX_IN_FRAME bound to: 10 - type: integer 
	Parameter TX_IN_FRAME_2 bound to: 11 - type: integer 
	Parameter TX_PAD bound to: 12 - type: integer 
	Parameter TX_CRC_0 bound to: 16 - type: integer 
	Parameter TX_CRC_1 bound to: 17 - type: integer 
	Parameter TX_CRC_2 bound to: 18 - type: integer 
	Parameter TX_CRC_3 bound to: 19 - type: integer 
	Parameter TX_ERROR bound to: 32 - type: integer 
	Parameter TX_PAUSE bound to: 55 - type: integer 
	Parameter TX_PAUSE_SOF bound to: 62 - type: integer 
	Parameter TX_PAUSE_FIRST bound to: 63 - type: integer 
	Parameter TX_PAUSE_END bound to: 80 - type: integer 
	Parameter MIN_FRAME_LEN bound to: 68 - type: integer 
	Parameter MAX_FRAME_LEN bound to: 8192 - type: integer 
	Parameter SGE_FLOW_CTRL_ADDR bound to: 48'b000000011000000011000010000000000000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_tx.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_tx.v:156]
INFO: [Synth 8-638] synthesizing module 'crc' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/crc.v:10]
INFO: [Synth 8-256] done synthesizing module 'crc' (54#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/crc.v:10]
WARNING: [Synth 8-350] instance 'crc' of module 'crc' requires 7 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_tx.v:212]
INFO: [Synth 8-256] done synthesizing module 'simple_gemac_tx' (55#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_tx.v:10]
INFO: [Synth 8-638] synthesizing module 'simple_gemac_rx' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_rx.v:11]
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_PREAMBLE bound to: 1 - type: integer 
	Parameter RX_FRAME bound to: 2 - type: integer 
	Parameter RX_GOODFRAME bound to: 3 - type: integer 
	Parameter RX_DO_PAUSE bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_DROP bound to: 6 - type: integer 
	Parameter RX_PAUSE bound to: 16 - type: integer 
	Parameter RX_PAUSE_CHK88 bound to: 21 - type: integer 
	Parameter RX_PAUSE_CHK08 bound to: 22 - type: integer 
	Parameter RX_PAUSE_CHK00 bound to: 23 - type: integer 
	Parameter RX_PAUSE_CHK01 bound to: 24 - type: integer 
	Parameter RX_PAUSE_STORE_MSB bound to: 25 - type: integer 
	Parameter RX_PAUSE_STORE_LSB bound to: 26 - type: integer 
	Parameter RX_PAUSE_WAIT_CRC bound to: 27 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter MIN_PAUSE_LEN bound to: 71 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/delay_line.v:11]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (56#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (57#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/delay_line.v:11]
INFO: [Synth 8-638] synthesizing module 'address_filter' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/address_filter.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/address_filter.v:29]
INFO: [Synth 8-256] done synthesizing module 'address_filter' (58#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/address_filter.v:11]
INFO: [Synth 8-638] synthesizing module 'address_filter_promisc' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/address_filter_promisc.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/address_filter_promisc.v:28]
INFO: [Synth 8-256] done synthesizing module 'address_filter_promisc' (59#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/address_filter_promisc.v:11]
INFO: [Synth 8-256] done synthesizing module 'simple_gemac_rx' (60#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_rx.v:11]
INFO: [Synth 8-638] synthesizing module 'flow_ctrl_tx' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/flow_ctrl_tx.v:12]
INFO: [Synth 8-256] done synthesizing module 'flow_ctrl_tx' (61#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/flow_ctrl_tx.v:12]
INFO: [Synth 8-256] done synthesizing module 'simple_gemac' (62#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac.v:10]
INFO: [Synth 8-638] synthesizing module 'rxmac_to_ll8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/rxmac_to_ll8.v:10]
	Parameter XFER_IDLE bound to: 0 - type: integer 
	Parameter XFER_ACTIVE bound to: 1 - type: integer 
	Parameter XFER_ERROR bound to: 2 - type: integer 
	Parameter XFER_ERROR2 bound to: 3 - type: integer 
	Parameter XFER_OVERRUN bound to: 4 - type: integer 
	Parameter XFER_OVERRUN2 bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/rxmac_to_ll8.v:36]
INFO: [Synth 8-256] done synthesizing module 'rxmac_to_ll8' (63#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/rxmac_to_ll8.v:10]
INFO: [Synth 8-638] synthesizing module 'll8_to_axi64' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/ll8_to_axi64.v:14]
	Parameter START_BYTE bound to: 6 - type: integer 
	Parameter LABEL bound to: 8'b00000000 
	Parameter WAIT bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_short__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_short__parameterized0' (63#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/ll8_to_axi64.v:59]
INFO: [Synth 8-256] done synthesizing module 'll8_to_axi64' (64#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/ll8_to_axi64.v:14]
INFO: [Synth 8-638] synthesizing module 'axi64_8k_2clk_fifo' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/axi64_8k_2clk_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi64_8k_2clk_fifo' (65#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/axi64_8k_2clk_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi64_to_ll8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/axi64_to_ll8.v:8]
	Parameter START_BYTE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_packet_gate__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter ADDR_ZERO bound to: 10'b0000000000 
	Parameter ADDR_ONE bound to: 10'b0000000001 
	Parameter CNT_ZERO bound to: 11'b00000000000 
	Parameter CNT_ONE bound to: 11'b00000000001 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 69 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter RW_MODE bound to: NO-CHANGE - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized0' (65#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-256] done synthesizing module 'axi_packet_gate__parameterized0' (65#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
WARNING: [Synth 8-350] instance 'axi64_packet_gater' of module 'axi_packet_gate' requires 12 connections, but only 11 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/axi64_to_ll8.v:30]
INFO: [Synth 8-226] default block is never used [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/axi64_to_ll8.v:53]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_short__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_short__parameterized1' (65#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
INFO: [Synth 8-256] done synthesizing module 'axi64_to_ll8' (66#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/axi64_to_ll8.v:8]
INFO: [Synth 8-638] synthesizing module 'll8_to_txmac' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/ll8_to_txmac.v:10]
	Parameter XFER_IDLE bound to: 0 - type: integer 
	Parameter XFER_ACTIVE bound to: 1 - type: integer 
	Parameter XFER_WAIT1 bound to: 2 - type: integer 
	Parameter XFER_UNDERRUN bound to: 3 - type: integer 
	Parameter XFER_DROP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/ll8_to_txmac.v:27]
INFO: [Synth 8-256] done synthesizing module 'll8_to_txmac' (67#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/ll8_to_txmac.v:10]
INFO: [Synth 8-638] synthesizing module 'mdio' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/mdio.v:21]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter PREAMBLE1 bound to: 1 - type: integer 
	Parameter PREAMBLE2 bound to: 2 - type: integer 
	Parameter PREAMBLE3 bound to: 3 - type: integer 
	Parameter PREAMBLE4 bound to: 4 - type: integer 
	Parameter PREAMBLE5 bound to: 5 - type: integer 
	Parameter PREAMBLE6 bound to: 6 - type: integer 
	Parameter PREAMBLE7 bound to: 7 - type: integer 
	Parameter PREAMBLE8 bound to: 8 - type: integer 
	Parameter PREAMBLE9 bound to: 9 - type: integer 
	Parameter PREAMBLE10 bound to: 10 - type: integer 
	Parameter PREAMBLE11 bound to: 11 - type: integer 
	Parameter PREAMBLE12 bound to: 12 - type: integer 
	Parameter PREAMBLE13 bound to: 13 - type: integer 
	Parameter PREAMBLE14 bound to: 14 - type: integer 
	Parameter PREAMBLE15 bound to: 15 - type: integer 
	Parameter PREAMBLE16 bound to: 16 - type: integer 
	Parameter PREAMBLE17 bound to: 17 - type: integer 
	Parameter PREAMBLE18 bound to: 18 - type: integer 
	Parameter PREAMBLE19 bound to: 19 - type: integer 
	Parameter PREAMBLE20 bound to: 20 - type: integer 
	Parameter PREAMBLE21 bound to: 21 - type: integer 
	Parameter PREAMBLE22 bound to: 22 - type: integer 
	Parameter PREAMBLE23 bound to: 23 - type: integer 
	Parameter PREAMBLE24 bound to: 24 - type: integer 
	Parameter PREAMBLE25 bound to: 25 - type: integer 
	Parameter PREAMBLE26 bound to: 26 - type: integer 
	Parameter PREAMBLE27 bound to: 27 - type: integer 
	Parameter PREAMBLE28 bound to: 28 - type: integer 
	Parameter PREAMBLE29 bound to: 29 - type: integer 
	Parameter PREAMBLE30 bound to: 30 - type: integer 
	Parameter PREAMBLE31 bound to: 31 - type: integer 
	Parameter PREAMBLE32 bound to: 32 - type: integer 
	Parameter START1 bound to: 33 - type: integer 
	Parameter C22_START2 bound to: 34 - type: integer 
	Parameter C45_START2 bound to: 35 - type: integer 
	Parameter OP1 bound to: 36 - type: integer 
	Parameter OP2 bound to: 37 - type: integer 
	Parameter PRTAD1 bound to: 38 - type: integer 
	Parameter PRTAD2 bound to: 39 - type: integer 
	Parameter PRTAD3 bound to: 40 - type: integer 
	Parameter PRTAD4 bound to: 41 - type: integer 
	Parameter PRTAD5 bound to: 42 - type: integer 
	Parameter DEVAD1 bound to: 43 - type: integer 
	Parameter DEVAD2 bound to: 44 - type: integer 
	Parameter DEVAD3 bound to: 45 - type: integer 
	Parameter DEVAD4 bound to: 46 - type: integer 
	Parameter DEVAD5 bound to: 47 - type: integer 
	Parameter TA1 bound to: 48 - type: integer 
	Parameter TA2 bound to: 49 - type: integer 
	Parameter TA3 bound to: 50 - type: integer 
	Parameter READ1 bound to: 51 - type: integer 
	Parameter READ2 bound to: 52 - type: integer 
	Parameter READ3 bound to: 53 - type: integer 
	Parameter READ4 bound to: 54 - type: integer 
	Parameter READ5 bound to: 55 - type: integer 
	Parameter READ6 bound to: 56 - type: integer 
	Parameter READ7 bound to: 57 - type: integer 
	Parameter READ8 bound to: 58 - type: integer 
	Parameter READ9 bound to: 59 - type: integer 
	Parameter READ10 bound to: 60 - type: integer 
	Parameter READ11 bound to: 61 - type: integer 
	Parameter READ12 bound to: 62 - type: integer 
	Parameter READ13 bound to: 63 - type: integer 
	Parameter READ14 bound to: 64 - type: integer 
	Parameter READ15 bound to: 65 - type: integer 
	Parameter READ16 bound to: 66 - type: integer 
	Parameter WRITE1 bound to: 67 - type: integer 
	Parameter WRITE2 bound to: 68 - type: integer 
	Parameter WRITE3 bound to: 69 - type: integer 
	Parameter WRITE4 bound to: 70 - type: integer 
	Parameter WRITE5 bound to: 71 - type: integer 
	Parameter WRITE6 bound to: 72 - type: integer 
	Parameter WRITE7 bound to: 73 - type: integer 
	Parameter WRITE8 bound to: 74 - type: integer 
	Parameter WRITE9 bound to: 75 - type: integer 
	Parameter WRITE10 bound to: 76 - type: integer 
	Parameter WRITE11 bound to: 77 - type: integer 
	Parameter WRITE12 bound to: 78 - type: integer 
	Parameter WRITE13 bound to: 79 - type: integer 
	Parameter WRITE14 bound to: 80 - type: integer 
	Parameter WRITE15 bound to: 81 - type: integer 
	Parameter WRITE16 bound to: 82 - type: integer 
	Parameter C45_ADDR1 bound to: 83 - type: integer 
	Parameter C45_ADDR2 bound to: 84 - type: integer 
	Parameter C45_ADDR3 bound to: 85 - type: integer 
	Parameter C45_ADDR4 bound to: 86 - type: integer 
	Parameter C45_ADDR5 bound to: 87 - type: integer 
	Parameter C45_ADDR6 bound to: 88 - type: integer 
	Parameter C45_ADDR7 bound to: 89 - type: integer 
	Parameter C45_ADDR8 bound to: 90 - type: integer 
	Parameter C45_ADDR9 bound to: 91 - type: integer 
	Parameter C45_ADDR10 bound to: 92 - type: integer 
	Parameter C45_ADDR11 bound to: 93 - type: integer 
	Parameter C45_ADDR12 bound to: 94 - type: integer 
	Parameter C45_ADDR13 bound to: 95 - type: integer 
	Parameter C45_ADDR14 bound to: 96 - type: integer 
	Parameter C45_ADDR15 bound to: 97 - type: integer 
	Parameter C45_ADDR16 bound to: 98 - type: integer 
	Parameter PREIDLE bound to: 99 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/mdio.v:287]
INFO: [Synth 8-256] done synthesizing module 'mdio' (68#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/mdio.v:21]
INFO: [Synth 8-256] done synthesizing module 'simple_gemac_wrapper' (69#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/simple_gemac/simple_gemac_wrapper.v:10]
WARNING: [Synth 8-3848] Net wb_dat_o in module/entity x300_sfpp_io_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:56]
INFO: [Synth 8-256] done synthesizing module 'x300_sfpp_io_core' (70#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:15]
WARNING: [Synth 8-689] width (16) of port connection 'wb_adr_i' does not match port width (8) of module 'x300_sfpp_io_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:966]
INFO: [Synth 8-638] synthesizing module 'x300_sfpp_io_core__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:15]
	Parameter PROTOCOL bound to: 10GbE - type: string 
	Parameter PORTNUM bound to: 8'b00000001 
INFO: [Synth 8-638] synthesizing module 'ten_gige_phy' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy.v:5]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_gt_common' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_gt_common.v:58]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 66 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON__parameterized0' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON__parameterized0' (70#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_gt_common' (71#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ff_synchronizer_rst2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v:61]
	Parameter C_NUM_SYNC_REGS bound to: 4 - type: integer 
	Parameter C_RVAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v:72]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ff_synchronizer_rst2' (72#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ff_synchronizer_rst2__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v:61]
	Parameter C_NUM_SYNC_REGS bound to: 4 - type: integer 
	Parameter C_RVAL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ff_synchronizer_rst2__parameterized0' (72#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ten_gig_eth_pcs_pma_ex/imports/ten_gig_eth_pcs_pma_ff_synchronizer_rst2.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/ten_gig_eth_pcs_pma_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma' (73#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/ten_gig_eth_pcs_pma_stub.v:6]
WARNING: [Synth 8-350] instance 'ten_gig_eth_pcs_pma_i' of module 'ten_gig_eth_pcs_pma' requires 50 connections, but only 49 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy.v:197]
INFO: [Synth 8-256] done synthesizing module 'ten_gige_phy' (74#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/ip/ten_gig_eth_pcs_pma/ten_gige_phy.v:5]
INFO: [Synth 8-638] synthesizing module 'xge_mac_wrapper' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge_mac_wrapper.v:21]
	Parameter PORTNUM bound to: 8'b00000001 
	Parameter WISHBONE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xge_mac_wb' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/xge_mac_wb.v:39]
INFO: [Synth 8-638] synthesizing module 'xge_mac' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/xge_mac.v:39]
INFO: [Synth 8-638] synthesizing module 'rx_enqueue' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_enqueue.v:41]
	Parameter SM_IDLE bound to: 3'b000 
	Parameter SM_RX bound to: 3'b001 
INFO: [Synth 8-256] done synthesizing module 'rx_enqueue' (75#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_enqueue.v:41]
INFO: [Synth 8-638] synthesizing module 'rx_dequeue' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_dequeue.v:41]
INFO: [Synth 8-256] done synthesizing module 'rx_dequeue' (76#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_dequeue.v:41]
INFO: [Synth 8-638] synthesizing module 'rx_data_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_data_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'generic_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
	Parameter DWIDTH bound to: 72 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter SYNC_WRITE bound to: 1 - type: integer 
	Parameter SYNC_READ bound to: 1 - type: integer 
	Parameter REGISTER_READ bound to: 0 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 1 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 126 - type: integer 
	Parameter MEM_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_mem_xilinx_block' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_mem_xilinx_block.v:39]
	Parameter DWIDTH bound to: 72 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter SYNC_WRITE bound to: 1 - type: integer 
	Parameter SYNC_READ bound to: 1 - type: integer 
	Parameter REGISTER_READ bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_mem_xilinx_block' (77#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_mem_xilinx_block.v:39]
INFO: [Synth 8-638] synthesizing module 'generic_fifo_ctrl' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 1 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 126 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo_ctrl' (78#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo' (79#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
INFO: [Synth 8-256] done synthesizing module 'rx_data_fifo' (80#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_data_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'rx_hold_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_hold_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
	Parameter DWIDTH bound to: 72 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter SYNC_WRITE bound to: 1 - type: integer 
	Parameter SYNC_READ bound to: 1 - type: integer 
	Parameter REGISTER_READ bound to: 1 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 0 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 14 - type: integer 
	Parameter MEM_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_mem_xilinx_block__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_mem_xilinx_block.v:39]
	Parameter DWIDTH bound to: 72 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter SYNC_WRITE bound to: 1 - type: integer 
	Parameter SYNC_READ bound to: 1 - type: integer 
	Parameter REGISTER_READ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_mem_xilinx_block__parameterized0' (80#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_mem_xilinx_block.v:39]
INFO: [Synth 8-638] synthesizing module 'generic_fifo_ctrl__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 0 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo_ctrl__parameterized0' (80#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized0' (80#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
INFO: [Synth 8-256] done synthesizing module 'rx_hold_fifo' (81#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_hold_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'tx_enqueue' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_enqueue.v:41]
INFO: [Synth 8-256] done synthesizing module 'tx_enqueue' (82#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_enqueue.v:41]
INFO: [Synth 8-638] synthesizing module 'tx_dequeue' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_dequeue.v:41]
	Parameter SM_IDLE bound to: 3'b000 
	Parameter SM_PREAMBLE bound to: 3'b001 
	Parameter SM_TX bound to: 3'b010 
	Parameter SM_EOP bound to: 3'b011 
	Parameter SM_TERM bound to: 3'b100 
	Parameter SM_TERM_FAIL bound to: 3'b101 
	Parameter SM_IFG bound to: 3'b110 
	Parameter SM_PAD_EQ bound to: 1'b0 
	Parameter SM_PAD_PAD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_dequeue.v:719]
WARNING: [Synth 8-6014] Unused sequential element ifg_8b2_add_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_dequeue.v:232]
WARNING: [Synth 8-5788] Register crc32_d64_reg in module tx_dequeue is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_dequeue.v:882]
WARNING: [Synth 8-5788] Register crc32_d8_reg in module tx_dequeue is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_dequeue.v:891]
WARNING: [Synth 8-5788] Register crc32_tx_reg in module tx_dequeue is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_dequeue.v:924]
INFO: [Synth 8-256] done synthesizing module 'tx_dequeue' (83#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_dequeue.v:41]
INFO: [Synth 8-638] synthesizing module 'tx_data_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_data_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
	Parameter DWIDTH bound to: 72 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter SYNC_WRITE bound to: 1 - type: integer 
	Parameter SYNC_READ bound to: 1 - type: integer 
	Parameter REGISTER_READ bound to: 1 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 1 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 12 - type: integer 
	Parameter MEM_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_mem_xilinx_block__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_mem_xilinx_block.v:39]
	Parameter DWIDTH bound to: 72 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter SYNC_WRITE bound to: 1 - type: integer 
	Parameter SYNC_READ bound to: 1 - type: integer 
	Parameter REGISTER_READ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_mem_xilinx_block__parameterized1' (83#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_mem_xilinx_block.v:39]
INFO: [Synth 8-638] synthesizing module 'generic_fifo_ctrl__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 1 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo_ctrl__parameterized1' (83#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized1' (83#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
INFO: [Synth 8-256] done synthesizing module 'tx_data_fifo' (84#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_data_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'tx_hold_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_hold_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
	Parameter DWIDTH bound to: 72 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter SYNC_WRITE bound to: 1 - type: integer 
	Parameter SYNC_READ bound to: 1 - type: integer 
	Parameter REGISTER_READ bound to: 1 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 0 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 4 - type: integer 
	Parameter MEM_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo_ctrl__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter EARLY_READ bound to: 1 - type: integer 
	Parameter CLOCK_CROSSING bound to: 0 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo_ctrl__parameterized2' (84#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo_ctrl.v:39]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized2' (84#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/generic_fifo.v:40]
INFO: [Synth 8-256] done synthesizing module 'tx_hold_fifo' (85#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/tx_hold_fifo.v:41]
INFO: [Synth 8-638] synthesizing module 'fault_sm' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/fault_sm.v:41]
	Parameter SM_INIT bound to: 2'b00 
	Parameter SM_COUNT bound to: 2'b01 
	Parameter SM_FAULT bound to: 2'b10 
	Parameter SM_NEW_FAULT bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'fault_sm' (86#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/fault_sm.v:41]
INFO: [Synth 8-638] synthesizing module 'sync_clk_xgmii_tx' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/sync_clk_xgmii_tx.v:41]
INFO: [Synth 8-638] synthesizing module 'meta_sync' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync.v:39]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter EDGE_DETECT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_sync_single' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync_single.v:39]
	Parameter EDGE_DETECT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'meta_sync_single' (87#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync_single.v:39]
INFO: [Synth 8-256] done synthesizing module 'meta_sync' (88#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync.v:39]
INFO: [Synth 8-256] done synthesizing module 'sync_clk_xgmii_tx' (89#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/sync_clk_xgmii_tx.v:41]
INFO: [Synth 8-256] done synthesizing module 'xge_mac' (90#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/xge_mac.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_clk_wb' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/sync_clk_wb.v:41]
INFO: [Synth 8-638] synthesizing module 'meta_sync__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync.v:39]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter EDGE_DETECT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_sync_single__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync_single.v:39]
	Parameter EDGE_DETECT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'meta_sync_single__parameterized0' (90#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync_single.v:39]
INFO: [Synth 8-256] done synthesizing module 'meta_sync__parameterized0' (90#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync.v:39]
INFO: [Synth 8-638] synthesizing module 'meta_sync__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync.v:39]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter EDGE_DETECT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'meta_sync__parameterized1' (90#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/meta_sync.v:39]
INFO: [Synth 8-256] done synthesizing module 'sync_clk_wb' (91#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/sync_clk_wb.v:41]
INFO: [Synth 8-638] synthesizing module 'wishbone_if' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/wishbone_if.v:40]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter PREAMBLE1 bound to: 1 - type: integer 
	Parameter PREAMBLE2 bound to: 2 - type: integer 
	Parameter PREAMBLE3 bound to: 3 - type: integer 
	Parameter PREAMBLE4 bound to: 4 - type: integer 
	Parameter PREAMBLE5 bound to: 5 - type: integer 
	Parameter PREAMBLE6 bound to: 6 - type: integer 
	Parameter PREAMBLE7 bound to: 7 - type: integer 
	Parameter PREAMBLE8 bound to: 8 - type: integer 
	Parameter PREAMBLE9 bound to: 9 - type: integer 
	Parameter PREAMBLE10 bound to: 10 - type: integer 
	Parameter PREAMBLE11 bound to: 11 - type: integer 
	Parameter PREAMBLE12 bound to: 12 - type: integer 
	Parameter PREAMBLE13 bound to: 13 - type: integer 
	Parameter PREAMBLE14 bound to: 14 - type: integer 
	Parameter PREAMBLE15 bound to: 15 - type: integer 
	Parameter PREAMBLE16 bound to: 16 - type: integer 
	Parameter PREAMBLE17 bound to: 17 - type: integer 
	Parameter PREAMBLE18 bound to: 18 - type: integer 
	Parameter PREAMBLE19 bound to: 19 - type: integer 
	Parameter PREAMBLE20 bound to: 20 - type: integer 
	Parameter PREAMBLE21 bound to: 21 - type: integer 
	Parameter PREAMBLE22 bound to: 22 - type: integer 
	Parameter PREAMBLE23 bound to: 23 - type: integer 
	Parameter PREAMBLE24 bound to: 24 - type: integer 
	Parameter PREAMBLE25 bound to: 25 - type: integer 
	Parameter PREAMBLE26 bound to: 26 - type: integer 
	Parameter PREAMBLE27 bound to: 27 - type: integer 
	Parameter PREAMBLE28 bound to: 28 - type: integer 
	Parameter PREAMBLE29 bound to: 29 - type: integer 
	Parameter PREAMBLE30 bound to: 30 - type: integer 
	Parameter PREAMBLE31 bound to: 31 - type: integer 
	Parameter PREAMBLE32 bound to: 32 - type: integer 
	Parameter START1 bound to: 33 - type: integer 
	Parameter C22_START2 bound to: 34 - type: integer 
	Parameter C45_START2 bound to: 35 - type: integer 
	Parameter OP1 bound to: 36 - type: integer 
	Parameter OP2 bound to: 37 - type: integer 
	Parameter PRTAD1 bound to: 38 - type: integer 
	Parameter PRTAD2 bound to: 39 - type: integer 
	Parameter PRTAD3 bound to: 40 - type: integer 
	Parameter PRTAD4 bound to: 41 - type: integer 
	Parameter PRTAD5 bound to: 42 - type: integer 
	Parameter DEVAD1 bound to: 43 - type: integer 
	Parameter DEVAD2 bound to: 44 - type: integer 
	Parameter DEVAD3 bound to: 45 - type: integer 
	Parameter DEVAD4 bound to: 46 - type: integer 
	Parameter DEVAD5 bound to: 47 - type: integer 
	Parameter TA1 bound to: 48 - type: integer 
	Parameter TA2 bound to: 49 - type: integer 
	Parameter TA3 bound to: 50 - type: integer 
	Parameter READ1 bound to: 51 - type: integer 
	Parameter READ2 bound to: 52 - type: integer 
	Parameter READ3 bound to: 53 - type: integer 
	Parameter READ4 bound to: 54 - type: integer 
	Parameter READ5 bound to: 55 - type: integer 
	Parameter READ6 bound to: 56 - type: integer 
	Parameter READ7 bound to: 57 - type: integer 
	Parameter READ8 bound to: 58 - type: integer 
	Parameter READ9 bound to: 59 - type: integer 
	Parameter READ10 bound to: 60 - type: integer 
	Parameter READ11 bound to: 61 - type: integer 
	Parameter READ12 bound to: 62 - type: integer 
	Parameter READ13 bound to: 63 - type: integer 
	Parameter READ14 bound to: 64 - type: integer 
	Parameter READ15 bound to: 65 - type: integer 
	Parameter READ16 bound to: 66 - type: integer 
	Parameter WRITE1 bound to: 67 - type: integer 
	Parameter WRITE2 bound to: 68 - type: integer 
	Parameter WRITE3 bound to: 69 - type: integer 
	Parameter WRITE4 bound to: 70 - type: integer 
	Parameter WRITE5 bound to: 71 - type: integer 
	Parameter WRITE6 bound to: 72 - type: integer 
	Parameter WRITE7 bound to: 73 - type: integer 
	Parameter WRITE8 bound to: 74 - type: integer 
	Parameter WRITE9 bound to: 75 - type: integer 
	Parameter WRITE10 bound to: 76 - type: integer 
	Parameter WRITE11 bound to: 77 - type: integer 
	Parameter WRITE12 bound to: 78 - type: integer 
	Parameter WRITE13 bound to: 79 - type: integer 
	Parameter WRITE14 bound to: 80 - type: integer 
	Parameter WRITE15 bound to: 81 - type: integer 
	Parameter WRITE16 bound to: 82 - type: integer 
	Parameter C45_ADDR1 bound to: 83 - type: integer 
	Parameter C45_ADDR2 bound to: 84 - type: integer 
	Parameter C45_ADDR3 bound to: 85 - type: integer 
	Parameter C45_ADDR4 bound to: 86 - type: integer 
	Parameter C45_ADDR5 bound to: 87 - type: integer 
	Parameter C45_ADDR6 bound to: 88 - type: integer 
	Parameter C45_ADDR7 bound to: 89 - type: integer 
	Parameter C45_ADDR8 bound to: 90 - type: integer 
	Parameter C45_ADDR9 bound to: 91 - type: integer 
	Parameter C45_ADDR10 bound to: 92 - type: integer 
	Parameter C45_ADDR11 bound to: 93 - type: integer 
	Parameter C45_ADDR12 bound to: 94 - type: integer 
	Parameter C45_ADDR13 bound to: 95 - type: integer 
	Parameter C45_ADDR14 bound to: 96 - type: integer 
	Parameter C45_ADDR15 bound to: 97 - type: integer 
	Parameter C45_ADDR16 bound to: 98 - type: integer 
	Parameter PREIDLE bound to: 99 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/wishbone_if.v:465]
INFO: [Synth 8-256] done synthesizing module 'wishbone_if' (92#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/wishbone_if.v:40]
INFO: [Synth 8-256] done synthesizing module 'xge_mac_wb' (93#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/xge_mac_wb.v:39]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 3 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b0 
	Parameter FALSE_PATH_TO_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_impl__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 3 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_impl__parameterized2' (93#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized2' (93#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 3 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b1 
	Parameter FALSE_PATH_TO_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_impl__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 3 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_impl__parameterized3' (93#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized3' (93#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-638] synthesizing module 'xge_handshake' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge_handshake.v:15]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RX bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'state_reg' into 'pkt_rx_ren_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge_handshake.v:33]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge_handshake.v:33]
INFO: [Synth 8-256] done synthesizing module 'xge_handshake' (94#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge_handshake.v:15]
INFO: [Synth 8-638] synthesizing module 'xge64_to_axi64' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge64_to_axi64.v:26]
	Parameter LABEL bound to: 8'b00000001 
	Parameter EMPTY bound to: 0 - type: integer 
	Parameter IN_USE bound to: 1 - type: integer 
	Parameter FLUSHING3 bound to: 2 - type: integer 
	Parameter FLUSHING4 bound to: 3 - type: integer 
	Parameter FLUSHING5 bound to: 4 - type: integer 
	Parameter FLUSHING6 bound to: 5 - type: integer 
	Parameter FLUSHING7 bound to: 6 - type: integer 
	Parameter FLUSHING8 bound to: 7 - type: integer 
	Parameter ERROR1 bound to: 8 - type: integer 
	Parameter EOF1 bound to: 3'b001 
	Parameter EOF2 bound to: 3'b010 
	Parameter EOF3 bound to: 3'b011 
	Parameter EOF4 bound to: 3'b100 
	Parameter EOF5 bound to: 3'b101 
	Parameter EOF6 bound to: 3'b110 
	Parameter EOF7 bound to: 3'b111 
	Parameter EOF8 bound to: 3'b000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge64_to_axi64.v:82]
INFO: [Synth 8-256] done synthesizing module 'xge64_to_axi64' (95#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge64_to_axi64.v:26]
INFO: [Synth 8-638] synthesizing module 'axi64_4k_2clk_fifo' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/axi64_4k_2clk_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi64_4k_2clk_fifo' (96#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/axi64_4k_2clk_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi64_to_xge64' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/axi64_to_xge64.v:16]
	Parameter STORE_FIRST bound to: 0 - type: integer 
	Parameter FORWARD_FULL bound to: 1 - type: integer 
	Parameter RELEASE_LAST bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/axi64_to_xge64.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi64_to_xge64' (97#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/axi64_to_xge64.v:16]
INFO: [Synth 8-638] synthesizing module 'axi_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 69 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 69 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 69 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized1' (97#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram' (98#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo' (99#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_count_packets_in_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/axi_count_packets_in_fifo.v:14]
	Parameter WAIT_SOF bound to: 0 - type: integer 
	Parameter WAIT_EOF bound to: 1 - type: integer 
	Parameter WAIT_FULL bound to: 0 - type: integer 
	Parameter DELAY_TO_EOF bound to: 1 - type: integer 
	Parameter WAIT_SPACE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/axi_count_packets_in_fifo.v:116]
INFO: [Synth 8-256] done synthesizing module 'axi_count_packets_in_fifo' (100#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/axi_count_packets_in_fifo.v:14]
WARNING: [Synth 8-3848] Net wb_int_o in module/entity xge_mac_wrapper does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge_mac_wrapper.v:70]
INFO: [Synth 8-256] done synthesizing module 'xge_mac_wrapper' (101#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/xge_mac_wrapper.v:21]
WARNING: [Synth 8-350] instance 'xge_mac_wrapper_i' of module 'xge_mac_wrapper' requires 41 connections, but only 31 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:111]
INFO: [Synth 8-256] done synthesizing module 'x300_sfpp_io_core__parameterized0' (101#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_sfpp_io_core.v:15]
WARNING: [Synth 8-689] width (16) of port connection 'wb_adr_i' does not match port width (8) of module 'x300_sfpp_io_core__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:1039]
INFO: [Synth 8-638] synthesizing module 'ddr3_32bit' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/ddr3_32bit_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr3_32bit' (102#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/ddr3_32bit_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (30) of module 'ddr3_32bit' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:1181]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (30) of module 'ddr3_32bit' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:1204]
WARNING: [Synth 8-350] instance 'u_ddr3_32bit' of module 'ddr3_32bit' requires 73 connections, but only 71 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:1143]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 8000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.tempmon_state' should be on the sensitivity list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.sample_en' should be on the sensitivity list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.xadc_drdy_r' should be on the sensitivity list [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:242]
INFO: [Synth 8-638] synthesizing module 'XADC' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52527]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (103#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52527]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (104#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'gpio_atr_io' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr_io.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr_io.v:20]
INFO: [Synth 8-256] done synthesizing module 'gpio_atr_io' (105#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr_io.v:9]
INFO: [Synth 8-638] synthesizing module 'gpio_atr_io__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr_io.v:9]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpio_atr_io__parameterized0' (105#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr_io.v:9]
INFO: [Synth 8-638] synthesizing module 'x300_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:8]
	Parameter BUS_CLK_RATE bound to: 187500000 - type: integer 
	Parameter NUM_IO_CE bound to: 3 - type: integer 
	Parameter NUM_RADIO_CORES bound to: 2 - type: integer 
	Parameter USE_REPLAY bound to: 0 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter RADIO_INPUT_BUFF_SIZE bound to: 8'b00001100 
	Parameter RADIO_OUTPUT_BUFF_SIZE bound to: 8'b00001011 
INFO: [Synth 8-638] synthesizing module 'noc_block_axi_dma_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_axi_dma_fifo.v:8]
	Parameter NOC_ID bound to: 64'b1111000111110000110100000000000000000000000000000000000000000000 
	Parameter STR_SINK_FIFOSIZE bound to: 14 - type: integer 
	Parameter MTU bound to: 10 - type: integer 
	Parameter NUM_FIFOS bound to: 2 - type: integer 
	Parameter BUS_CLK_RATE bound to: 187500000 - type: integer 
	Parameter DEFAULT_FIFO_BASE bound to: 60'b000010000000000000000000000000000000000000000000000000000000 
	Parameter DEFAULT_FIFO_SIZE bound to: 60'b000001111111111111111111111111000001111111111111111111111111 
	Parameter DEFAULT_BURST_TIMEOUT bound to: 24'b000100011000000100011000 
	Parameter EXTENDED_DRAM_BIST bound to: 1 - type: integer 
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter SR_USER_REG_BASE bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cvita_hdr_modify' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_modify.v:9]
INFO: [Synth 8-256] done synthesizing module 'cvita_hdr_modify' (106#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_modify.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_dma_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:14]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter DEFAULT_BASE bound to: 30'b000000000000000000000000000000 
	Parameter DEFAULT_MASK bound to: 30'b111110000000000000000000000000 
	Parameter DEFAULT_TIMEOUT bound to: 12'b000100011000 
	Parameter BUS_CLK_RATE bound to: 187500000 - type: integer 
	Parameter SR_BASE bound to: 128 - type: integer 
	Parameter EXT_BIST bound to: 1 - type: integer 
	Parameter MAX_PKT_LEN bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 30 - type: integer 
	Parameter RB_FIFO_STATUS bound to: 3'b000 
	Parameter RB_BIST_STATUS bound to: 3'b001 
	Parameter RB_BIST_XFER_CNT bound to: 3'b010 
	Parameter RB_BIST_CYC_CNT bound to: 3'b011 
	Parameter RB_BUS_CLK_RATE bound to: 3'b100 
	Parameter INPUT_IDLE bound to: 3'b000 
	Parameter INPUT1 bound to: 3'b001 
	Parameter INPUT2 bound to: 3'b010 
	Parameter INPUT3 bound to: 3'b011 
	Parameter INPUT4 bound to: 3'b100 
	Parameter INPUT5 bound to: 3'b101 
	Parameter INPUT6 bound to: 3'b110 
	Parameter OUTPUT_IDLE bound to: 3'b000 
	Parameter OUTPUT1 bound to: 3'b001 
	Parameter OUTPUT2 bound to: 3'b010 
	Parameter OUTPUT3 bound to: 3'b011 
	Parameter OUTPUT4 bound to: 3'b100 
	Parameter OUTPUT5 bound to: 3'b101 
	Parameter OUTPUT6 bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'setting_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 128 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter at_reset bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg' (107#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 129 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 4481 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized0' (107#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 130 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 30 - type: integer 
	Parameter at_reset bound to: 30'b000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized1' (107#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 131 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 30 - type: integer 
	Parameter at_reset bound to: 30'b111110000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized2' (107#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'axi_mux4__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
	Parameter PRIO bound to: 1 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BUFFER bound to: 1 - type: integer 
	Parameter MX_IDLE bound to: 4'b0000 
	Parameter MX_0 bound to: 4'b0001 
	Parameter MX_1 bound to: 4'b0010 
	Parameter MX_2 bound to: 4'b0100 
	Parameter MX_3 bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
	Parameter WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop2' (108#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
INFO: [Synth 8-256] done synthesizing module 'axi_mux4__parameterized0' (108#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_chdr_test_pattern' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v:12]
	Parameter SR_BASE bound to: 132 - type: integer 
	Parameter DELAY_MODE bound to: DYNAMIC - type: string 
	Parameter SID_MODE bound to: DYNAMIC - type: string 
	Parameter STATIC_SID bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 1 - type: integer 
	Parameter ERR_SUCCESS bound to: 0 - type: integer 
	Parameter ERR_DATA_MISMATCH bound to: 1 - type: integer 
	Parameter ERR_SIZE_MISMATCH_TOO_LONG bound to: 2 - type: integer 
	Parameter ERR_SIZE_MISMATCH_TOO_SHORT bound to: 3 - type: integer 
	Parameter ERR_TIMEOUT_LOG2 bound to: 10 - type: integer 
	Parameter TEST_PATT_ZERO_ONE bound to: 2'b00 
	Parameter TEST_PATT_CHECKERBOARD bound to: 2'b01 
	Parameter TEST_PATT_COUNT bound to: 2'b10 
	Parameter TEST_PATT_COUNT_INV bound to: 2'b11 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_START bound to: 3'b001 
	Parameter TX_ACTIVE bound to: 3'b010 
	Parameter TX_GAP bound to: 3'b011 
	Parameter TX_DONE bound to: 3'b100 
	Parameter TX_WAIT bound to: 3'b101 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_ACTIVE bound to: 3'b001 
	Parameter RX_FAIL bound to: 3'b010 
	Parameter RX_DONE bound to: 3'b011 
	Parameter RX_WAIT bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 134 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter at_reset bound to: 24'b000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized3' (108#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 135 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized4' (108#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 132 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 6 - type: integer 
	Parameter at_reset bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized5' (108#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 133 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized6' (108#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-226] default block is never used [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v:235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v:381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v:401]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v:351]
INFO: [Synth 8-256] done synthesizing module 'axi_chdr_test_pattern' (109#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v:12]
INFO: [Synth 8-638] synthesizing module 'axi_packet_gate__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter ADDR_ZERO bound to: 10'b0000000000 
	Parameter ADDR_ONE bound to: 10'b0000000001 
	Parameter CNT_ZERO bound to: 11'b00000000000 
	Parameter CNT_ONE bound to: 11'b00000000001 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter RW_MODE bound to: NO-CHANGE - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized2' (109#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-256] done synthesizing module 'axi_packet_gate__parameterized1' (109#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
WARNING: [Synth 8-350] instance 'input_pipe_i0' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:402]
INFO: [Synth 8-638] synthesizing module 'axi_embed_tlast' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_embed_tlast.v:22]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ADD_CHECKSUM bound to: 0 - type: integer 
	Parameter PASS bound to: 0 - type: integer 
	Parameter ZERO bound to: 1 - type: integer 
	Parameter ONE bound to: 2 - type: integer 
	Parameter ESCAPE bound to: 3 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LAST bound to: 1 - type: integer 
	Parameter ESC bound to: 2 - type: integer 
	Parameter FINISH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_embed_tlast' (110#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_embed_tlast.v:22]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop2__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop2__parameterized0' (110#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
WARNING: [Synth 8-350] instance 'input_pipe_i1' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:432]
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized3' (110#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized0' (110#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized0' (110#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
WARNING: [Synth 8-350] instance 'output_pipe_i0' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:522]
WARNING: [Synth 8-350] instance 'output_pipe_i1' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:540]
WARNING: [Synth 8-350] instance 'output_pipe_i2' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:556]
INFO: [Synth 8-638] synthesizing module 'axi_extract_tlast' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_extract_tlast.v:22]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter VALIDATE_CHECKSUM bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter EXTRACT1 bound to: 1 - type: integer 
	Parameter EXTRACT2 bound to: 2 - type: integer 
	Parameter EXTRACT3 bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element checksum_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_extract_tlast.v:56]
WARNING: [Synth 8-6014] Unused sequential element old_checksum_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_extract_tlast.v:57]
INFO: [Synth 8-256] done synthesizing module 'axi_extract_tlast' (111#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_extract_tlast.v:22]
WARNING: [Synth 8-350] instance 'output_pipe_i3' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:589]
INFO: [Synth 8-638] synthesizing module 'axi_dma_master' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_master.v:12]
	Parameter AW_IDLE bound to: 0 - type: integer 
	Parameter WAIT_AWREADY bound to: 1 - type: integer 
	Parameter WAIT_BVALID bound to: 2 - type: integer 
	Parameter AW_ERROR bound to: 3 - type: integer 
	Parameter DW_IDLE bound to: 0 - type: integer 
	Parameter DW_RUN bound to: 1 - type: integer 
	Parameter DW_LAST bound to: 2 - type: integer 
	Parameter AR_IDLE bound to: 0 - type: integer 
	Parameter WAIT_ARREADY bound to: 1 - type: integer 
	Parameter WAIT_READ_DONE bound to: 2 - type: integer 
	Parameter AR_ERROR bound to: 3 - type: integer 
	Parameter DR_IDLE bound to: 0 - type: integer 
	Parameter DR_RUN bound to: 1 - type: integer 
	Parameter DR_WAIT_ERROR bound to: 2 - type: integer 
	Parameter DR_ERROR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_master' (112#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_master.v:12]
WARNING: [Synth 8-3848] Net debug in module/entity axi_dma_fifo does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_fifo' (113#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:14]
INFO: [Synth 8-638] synthesizing module 'axi_dma_fifo__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:14]
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter DEFAULT_BASE bound to: 30'b000010000000000000000000000000 
	Parameter DEFAULT_MASK bound to: 30'b111110000000000000000000000000 
	Parameter DEFAULT_TIMEOUT bound to: 12'b000100011000 
	Parameter BUS_CLK_RATE bound to: 187500000 - type: integer 
	Parameter SR_BASE bound to: 128 - type: integer 
	Parameter EXT_BIST bound to: 1 - type: integer 
	Parameter MAX_PKT_LEN bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 30 - type: integer 
	Parameter RB_FIFO_STATUS bound to: 3'b000 
	Parameter RB_BIST_STATUS bound to: 3'b001 
	Parameter RB_BIST_XFER_CNT bound to: 3'b010 
	Parameter RB_BIST_CYC_CNT bound to: 3'b011 
	Parameter RB_BUS_CLK_RATE bound to: 3'b100 
	Parameter INPUT_IDLE bound to: 3'b000 
	Parameter INPUT1 bound to: 3'b001 
	Parameter INPUT2 bound to: 3'b010 
	Parameter INPUT3 bound to: 3'b011 
	Parameter INPUT4 bound to: 3'b100 
	Parameter INPUT5 bound to: 3'b101 
	Parameter INPUT6 bound to: 3'b110 
	Parameter OUTPUT_IDLE bound to: 3'b000 
	Parameter OUTPUT1 bound to: 3'b001 
	Parameter OUTPUT2 bound to: 3'b010 
	Parameter OUTPUT3 bound to: 3'b011 
	Parameter OUTPUT4 bound to: 3'b100 
	Parameter OUTPUT5 bound to: 3'b101 
	Parameter OUTPUT6 bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized7' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 130 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 30 - type: integer 
	Parameter at_reset bound to: 30'b000010000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized7' (113#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'input_pipe_i0' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:402]
WARNING: [Synth 8-350] instance 'input_pipe_i1' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:432]
WARNING: [Synth 8-350] instance 'output_pipe_i0' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:522]
WARNING: [Synth 8-350] instance 'output_pipe_i1' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:540]
WARNING: [Synth 8-350] instance 'output_pipe_i2' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:556]
WARNING: [Synth 8-350] instance 'output_pipe_i3' of module 'axi_fifo_flop2' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:589]
WARNING: [Synth 8-3848] Net debug in module/entity axi_dma_fifo__parameterized0 does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_fifo__parameterized0' (113#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v:14]
INFO: [Synth 8-638] synthesizing module 'noc_shell' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
	Parameter NOC_ID bound to: 64'b1111000111110000110100000000000000000000000000000000000000000000 
	Parameter INPUT_PORTS bound to: 2 - type: integer 
	Parameter OUTPUT_PORTS bound to: 2 - type: integer 
	Parameter USE_TIMED_CMDS bound to: 0 - type: integer 
	Parameter STR_SINK_FIFOSIZE bound to: 16'b0000111000001110 
	Parameter MTU bound to: 16'b0000101000001010 
	Parameter USE_GATE_MASK bound to: 2'b00 
	Parameter BLOCK_PORTS bound to: 2 - type: integer 
	Parameter CMD_FIFO_SIZE bound to: 16'b0000010100000101 
	Parameter RESP_FIFO_SIZE bound to: 0 - type: integer 
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_FLOW_CTRL_WINDOW_SIZE bound to: 8'b00000010 
	Parameter SR_FLOW_CTRL_WINDOW_EN bound to: 8'b00000011 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter SR_SRC_SID bound to: 8'b00000101 
	Parameter SR_NEXT_DST_SID bound to: 8'b00000110 
	Parameter SR_RESP_IN_DST_SID bound to: 8'b00000111 
	Parameter SR_RESP_OUT_DST_SID bound to: 8'b00001000 
	Parameter SR_RB_ADDR_USER bound to: 8'b01111100 
	Parameter SR_CLEAR_RX_FC bound to: 8'b01111101 
	Parameter SR_CLEAR_TX_FC bound to: 8'b01111110 
	Parameter SR_RB_ADDR bound to: 8'b01111111 
	Parameter SR_USER_REG_BASE bound to: 8'b10000000 
	Parameter RB_NOC_ID bound to: 8'b00000000 
	Parameter RB_GLOBAL_PARAMS bound to: 8'b00000001 
	Parameter RB_FIFOSIZE bound to: 8'b00000010 
	Parameter RB_MTU bound to: 8'b00000011 
	Parameter RB_BLOCK_PORT_SIDS bound to: 8'b00000100 
	Parameter RB_USER_RB_DATA bound to: 8'b00000101 
	Parameter RB_NOC_SHELL_COMPAT_NUM bound to: 8'b00000110 
	Parameter RB_AWIDTH bound to: 3 - type: integer 
	Parameter NOC_SHELL_MAJOR_COMPAT_NUM bound to: 2 - type: integer 
	Parameter NOC_SHELL_MINOR_COMPAT_NUM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b01111101 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized8' (113#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized9' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000111 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized9' (113#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'pulse_synchronizer' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/pulse_synchronizer.v:13]
	Parameter MODE bound to: PULSE - type: string 
	Parameter STAGES bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 0 - type: integer 
	Parameter FALSE_PATH_TO_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_impl__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_impl__parameterized4' (113#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:8]
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized4' (113#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-256] done synthesizing module 'pulse_synchronizer' (114#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/pulse_synchronizer.v:13]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized10' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b01111110 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized10' (114#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized11' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000110 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized11' (114#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized12' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00001000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized12' (114#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'cmd_pkt_proc' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:45]
	Parameter SR_AWIDTH bound to: 8 - type: integer 
	Parameter SR_DWIDTH bound to: 32 - type: integer 
	Parameter RB_AWIDTH bound to: 3 - type: integer 
	Parameter RB_USER_AWIDTH bound to: 8 - type: integer 
	Parameter RB_DWIDTH bound to: 64 - type: integer 
	Parameter USE_TIME bound to: 0 - type: integer 
	Parameter SR_RB_ADDR bound to: 8'b01111111 
	Parameter SR_RB_ADDR_USER bound to: 8'b01111100 
	Parameter FIFO_SIZE bound to: 8'b00000101 
	Parameter S_CMD_HEAD bound to: 4'b0000 
	Parameter S_CMD_TIME bound to: 4'b0001 
	Parameter S_CMD_DATA bound to: 4'b0010 
	Parameter S_SET_WAIT bound to: 4'b0011 
	Parameter S_READBACK bound to: 4'b0100 
	Parameter S_RESP_HEAD bound to: 4'b0101 
	Parameter S_RESP_TIME bound to: 4'b0110 
	Parameter S_RESP_DATA bound to: 4'b0111 
	Parameter S_DROP bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00000101 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized1' (114#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-638] synthesizing module 'cvita_hdr_parser' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:9]
	Parameter REGISTER bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element first_time_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:45]
WARNING: [Synth 8-6014] Unused sequential element hdr_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:48]
WARNING: [Synth 8-6014] Unused sequential element vita_time_reg_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:49]
INFO: [Synth 8-256] done synthesizing module 'cvita_hdr_parser' (115#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:9]
WARNING: [Synth 8-350] instance 'cvita_hdr_parser' of module 'cvita_hdr_parser' requires 22 connections, but only 21 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:89]
INFO: [Synth 8-638] synthesizing module 'time_compare' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/time_compare.v:15]
INFO: [Synth 8-256] done synthesizing module 'time_compare' (116#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/time_compare.v:15]
INFO: [Synth 8-638] synthesizing module 'cvita_hdr_encoder' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v:9]
INFO: [Synth 8-256] done synthesizing module 'cvita_hdr_encoder' (117#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v:9]
WARNING: [Synth 8-6014] Unused sequential element is_long_cmd_pkt_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:205]
WARNING: [Synth 8-6014] Unused sequential element resp_time_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:235]
INFO: [Synth 8-256] done synthesizing module 'cmd_pkt_proc' (118#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:45]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 40 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized0' (118#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized13' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000101 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized13' (118#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'noc_output_port' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v:9]
	Parameter SR_FLOW_CTRL_WINDOW_SIZE bound to: 8'b00000010 
	Parameter SR_FLOW_CTRL_WINDOW_EN bound to: 8'b00000011 
	Parameter PORT_NUM bound to: 0 - type: integer 
	Parameter MTU bound to: 8'b00001010 
	Parameter USE_GATE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'source_flow_control' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/source_flow_control.v:14]
	Parameter SR_FLOW_CTRL_WINDOW_SIZE bound to: 8'b00000010 
	Parameter SR_FLOW_CTRL_WINDOW_EN bound to: 8'b00000011 
	Parameter SFC_HEAD bound to: 2'b00 
	Parameter SFC_TIME bound to: 2'b01 
	Parameter SFC_BODY bound to: 2'b10 
	Parameter SFC_DUMP bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized14' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000010 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized14' (118#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized15' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000011 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized15' (118#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'source_flow_control' (119#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/source_flow_control.v:14]
INFO: [Synth 8-256] done synthesizing module 'noc_output_port' (120#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v:9]
INFO: [Synth 8-638] synthesizing module 'noc_output_port__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v:9]
	Parameter SR_FLOW_CTRL_WINDOW_SIZE bound to: 8'b00000010 
	Parameter SR_FLOW_CTRL_WINDOW_EN bound to: 8'b00000011 
	Parameter PORT_NUM bound to: 1 - type: integer 
	Parameter MTU bound to: 8'b00001010 
	Parameter USE_GATE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'noc_output_port__parameterized0' (120#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_mux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 0 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 0 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mux' (121#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v:9]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 0 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_demux' (122#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v:9]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:310]
INFO: [Synth 8-638] synthesizing module 'noc_input_port' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter STR_SINK_FIFOSIZE bound to: 8'b00001110 
INFO: [Synth 8-638] synthesizing module 'chdr_fifo_large' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
	Parameter SIZE bound to: 8'b00001110 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter SIZE_THRESHOLD bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001110 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001110 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 16384 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 8'b00001110 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized4' (122#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized1' (122#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized2' (122#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'chdr_fifo_large' (123#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
INFO: [Synth 8-638] synthesizing module 'noc_responder' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_responder.v:9]
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter USE_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'flow_control_responder' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v:9]
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter USE_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized16' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized16' (123#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized17' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000001 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized17' (123#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'cvita_hdr_parser__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:9]
	Parameter REGISTER bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element first_time_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:45]
INFO: [Synth 8-256] done synthesizing module 'cvita_hdr_parser__parameterized0' (123#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v:9]
WARNING: [Synth 8-350] instance 'cvita_hdr_parser' of module 'cvita_hdr_parser' requires 22 connections, but only 21 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v:41]
INFO: [Synth 8-638] synthesizing module 'chdr_framer' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v:13]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter USE_SEQ_NUM bound to: 0 - type: integer 
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_HEAD bound to: 1 - type: integer 
	Parameter ST_TIME bound to: 2 - type: integer 
	Parameter ST_BODY bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop2__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop2__parameterized1' (123#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized3' (123#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v:93]
INFO: [Synth 8-256] done synthesizing module 'chdr_framer' (124#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v:13]
INFO: [Synth 8-256] done synthesizing module 'flow_control_responder' (125#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v:9]
INFO: [Synth 8-638] synthesizing module 'packet_error_responder' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v:9]
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter USE_TIME bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized18' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000100 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter at_reset bound to: 4'b0101 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized18' (125#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'cvita_hdr_parser' of module 'cvita_hdr_parser' requires 22 connections, but only 21 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v:38]
INFO: [Synth 8-256] done synthesizing module 'packet_error_responder' (126#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v:9]
INFO: [Synth 8-256] done synthesizing module 'noc_responder' (127#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_responder.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_mux__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 0 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mux__parameterized0' (127#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
INFO: [Synth 8-256] done synthesizing module 'noc_input_port' (128#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:368]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized1' (128#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-638] synthesizing module 'axi_mux4__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BUFFER bound to: 1 - type: integer 
	Parameter MX_IDLE bound to: 4'b0000 
	Parameter MX_0 bound to: 4'b0001 
	Parameter MX_1 bound to: 4'b0010 
	Parameter MX_2 bound to: 4'b0100 
	Parameter MX_3 bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axi_mux4__parameterized1' (128#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:158]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 0 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized2' (128#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-256] done synthesizing module 'noc_shell' (129#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
WARNING: [Synth 8-350] instance 'noc_shell' of module 'noc_shell' requires 43 connections, but only 42 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_axi_dma_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'noc_block_axi_dma_fifo' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_axi_dma_fifo.v:8]
INFO: [Synth 8-638] synthesizing module 'x300_db_fe_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_db_fe_core.v:8]
	Parameter USE_SPI_CLK bound to: 0 - type: integer 
	Parameter SR_DB_FE_BASE bound to: 8'b10100000 
	Parameter RB_DB_FE_BASE bound to: 8'b00010000 
	Parameter SR_TX_FE_BASE bound to: 8'b11100000 
	Parameter SR_RX_FE_BASE bound to: 8'b11101000 
INFO: [Synth 8-638] synthesizing module 'db_control' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/db_control.v:8]
	Parameter USE_SPI_CLK bound to: 0 - type: integer 
	Parameter SR_BASE bound to: 8'b10100000 
	Parameter RB_BASE bound to: 8'b00010000 
	Parameter SR_MISC_OUTS bound to: 8'b10100000 
	Parameter SR_SPI bound to: 8'b10101000 
	Parameter SR_LEDS bound to: 8'b10110000 
	Parameter SR_FP_GPIO bound to: 8'b10111000 
	Parameter SR_DB_GPIO bound to: 8'b11000000 
	Parameter RB_MISC_IO bound to: 8'b00010000 
	Parameter RB_SPI bound to: 8'b00010001 
	Parameter RB_LEDS bound to: 8'b00010010 
	Parameter RB_DB_GPIO bound to: 8'b00010011 
	Parameter RB_FP_GPIO bound to: 8'b00010100 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized19' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10100000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized19' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'gpio_atr' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v:9]
	Parameter BASE bound to: 8'b10110000 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter FAB_CTRL_EN bound to: 0 - type: integer 
	Parameter DEFAULT_DDR bound to: -1 - type: integer 
	Parameter DEFAULT_IDLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized20' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 176 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized20' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized21' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 177 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized21' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized22' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 178 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized22' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized23' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 179 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized23' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized24' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 180 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized24' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized25' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 181 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized25' (130#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'gpio_atr' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v:9]
INFO: [Synth 8-638] synthesizing module 'gpio_atr__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v:9]
	Parameter BASE bound to: 8'b10111000 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter FAB_CTRL_EN bound to: 1 - type: integer 
	Parameter DEFAULT_DDR bound to: -1 - type: integer 
	Parameter DEFAULT_IDLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized26' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 190 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized26' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized27' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 184 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized27' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized28' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 185 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized28' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized29' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 186 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized29' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized30' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 187 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized30' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized31' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 188 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized31' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized32' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 189 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized32' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'gpio_atr__parameterized0' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v:9]
INFO: [Synth 8-638] synthesizing module 'gpio_atr__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v:9]
	Parameter BASE bound to: 8'b11000000 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter FAB_CTRL_EN bound to: 1 - type: integer 
	Parameter DEFAULT_DDR bound to: -1 - type: integer 
	Parameter DEFAULT_IDLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized33' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 198 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized33' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized34' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 192 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized34' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized35' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 193 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized35' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized36' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 194 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized36' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized37' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 195 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized37' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized38' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 196 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized38' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized39' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 197 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized39' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'gpio_atr__parameterized1' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v:9]
INFO: [Synth 8-638] synthesizing module 'simple_spi_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_spi_core.v:35]
	Parameter BASE bound to: 8'b10101000 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CLK_IDLE bound to: 0 - type: integer 
	Parameter SEN_IDLE bound to: 8'b11111111 
	Parameter WAIT_TRIG bound to: 0 - type: integer 
	Parameter PRE_IDLE bound to: 1 - type: integer 
	Parameter CLK_REG bound to: 2 - type: integer 
	Parameter CLK_INV bound to: 3 - type: integer 
	Parameter POST_IDLE bound to: 4 - type: integer 
	Parameter IDLE_SEN bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized40' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 168 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized40' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized41' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 169 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized41' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized42' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 170 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized42' (131#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'simple_spi_core' (132#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_spi_core.v:35]
INFO: [Synth 8-256] done synthesizing module 'db_control' (133#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/db_control.v:8]
INFO: [Synth 8-638] synthesizing module 'tx_frontend_gen3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_frontend_gen3.v:8]
	Parameter SR_OFFSET_I bound to: 224 - type: integer 
	Parameter SR_OFFSET_Q bound to: 225 - type: integer 
	Parameter SR_MAG_CORRECTION bound to: 226 - type: integer 
	Parameter SR_PHASE_CORRECTION bound to: 227 - type: integer 
	Parameter SR_MUX bound to: 228 - type: integer 
	Parameter BYPASS_DC_OFFSET_CORR bound to: 0 - type: integer 
	Parameter BYPASS_IQ_COMP bound to: 0 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [/opt/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 18 - type: integer 
	Parameter WIDTH_B bound to: 18 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 0 - type: integer 
	Parameter BREG_IN bound to: 0 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 0 - type: integer 
	Parameter A1REG_IN bound to: 0 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 0 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E1' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3428]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E1' (134#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3428]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (135#1) [/opt/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-638] synthesizing module 'add2_and_clip_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:8]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add2_and_clip' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v:8]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clip' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v:14]
	Parameter bits_in bound to: 25 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clip' (136#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v:14]
INFO: [Synth 8-256] done synthesizing module 'add2_and_clip' (137#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v:8]
INFO: [Synth 8-256] done synthesizing module 'add2_and_clip_reg' (138#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:8]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized43' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 224 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized43' (138#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized44' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 225 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized44' (138#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized45' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 226 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized45' (138#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized46' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 227 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized46' (138#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized47' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 228 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized47' (138#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'round_sd' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v:8]
	Parameter WIDTH_IN bound to: 24 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter DISABLE_SD bound to: 0 - type: integer 
	Parameter ERR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_extend' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
	Parameter bits_in bound to: 9 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (139#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
INFO: [Synth 8-638] synthesizing module 'round' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round.v:15]
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 16 - type: integer 
	Parameter round_to_zero bound to: 0 - type: integer 
	Parameter round_to_nearest bound to: 1 - type: integer 
	Parameter trunc bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'round' (140#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round.v:15]
INFO: [Synth 8-256] done synthesizing module 'round_sd' (141#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v:8]
INFO: [Synth 8-256] done synthesizing module 'tx_frontend_gen3' (142#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_frontend_gen3.v:8]
INFO: [Synth 8-638] synthesizing module 'rx_frontend_gen3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_frontend_gen3.v:8]
	Parameter SR_MAG_CORRECTION bound to: 232 - type: integer 
	Parameter SR_PHASE_CORRECTION bound to: 233 - type: integer 
	Parameter SR_OFFSET_I bound to: 234 - type: integer 
	Parameter SR_OFFSET_Q bound to: 235 - type: integer 
	Parameter SR_IQ_MAPPING bound to: 236 - type: integer 
	Parameter SR_HET_PHASE_INCR bound to: 237 - type: integer 
	Parameter BYPASS_DC_OFFSET_CORR bound to: 0 - type: integer 
	Parameter BYPASS_IQ_COMP bound to: 0 - type: integer 
	Parameter BYPASS_REALMODE_DSP bound to: 0 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_dcoffset' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_dcoffset.v:8]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter ADDR bound to: 234 - type: integer 
	Parameter alpha_shift bound to: 20 - type: integer 
	Parameter int_width bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'round_sd__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v:8]
	Parameter WIDTH_IN bound to: 44 - type: integer 
	Parameter WIDTH_OUT bound to: 24 - type: integer 
	Parameter DISABLE_SD bound to: 0 - type: integer 
	Parameter ERR_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_extend__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
	Parameter bits_in bound to: 21 - type: integer 
	Parameter bits_out bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_extend__parameterized0' (142#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
INFO: [Synth 8-638] synthesizing module 'add2_and_clip_reg__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:8]
	Parameter WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add2_and_clip__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v:8]
	Parameter WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clip__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v:14]
	Parameter bits_in bound to: 45 - type: integer 
	Parameter bits_out bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clip__parameterized0' (142#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v:14]
INFO: [Synth 8-256] done synthesizing module 'add2_and_clip__parameterized0' (142#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v:8]
INFO: [Synth 8-256] done synthesizing module 'add2_and_clip_reg__parameterized0' (142#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:8]
INFO: [Synth 8-638] synthesizing module 'round__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round.v:15]
	Parameter bits_in bound to: 44 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
	Parameter round_to_zero bound to: 0 - type: integer 
	Parameter round_to_nearest bound to: 1 - type: integer 
	Parameter trunc bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'round__parameterized0' (142#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round.v:15]
INFO: [Synth 8-256] done synthesizing module 'round_sd__parameterized0' (142#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v:8]
INFO: [Synth 8-256] done synthesizing module 'rx_dcoffset' (143#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_dcoffset.v:8]
INFO: [Synth 8-638] synthesizing module 'rx_dcoffset__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_dcoffset.v:8]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter ADDR bound to: 235 - type: integer 
	Parameter alpha_shift bound to: 20 - type: integer 
	Parameter int_width bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_dcoffset__parameterized0' (143#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_dcoffset.v:8]
INFO: [Synth 8-638] synthesizing module 'sign_extend__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_extend__parameterized1' (143#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
INFO: [Synth 8-638] synthesizing module 'cordic' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:8]
	Parameter bitwidth bound to: 25 - type: integer 
	Parameter stages bound to: 19 - type: integer 
	Parameter zwidth bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module '_cordic_stage' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized0' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized1' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized2' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized3' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized4' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized5' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized6' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized7' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized7' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized8' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized9' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized9' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized10' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized10' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized11' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized11' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized12' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized12' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized13' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized13' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized14' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized14' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized15' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized15' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized16' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized16' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized17' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized17' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-638] synthesizing module '_cordic_stage__parameterized18' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
	Parameter bitwidth bound to: 27 - type: integer 
	Parameter zwidth bound to: 23 - type: integer 
	Parameter shift bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_cordic_stage__parameterized18' (144#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:120]
INFO: [Synth 8-256] done synthesizing module 'cordic' (145#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:8]
INFO: [Synth 8-638] synthesizing module 'clip_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip_reg.v:14]
	Parameter bits_in bound to: 25 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
	Parameter STROBED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'clip_reg' (146#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip_reg.v:14]
WARNING: [Synth 8-350] instance 'clip_cordic_i' of module 'clip_reg' requires 6 connections, but only 5 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_frontend_gen3.v:197]
WARNING: [Synth 8-350] instance 'clip_cordic_q' of module 'clip_reg' requires 6 connections, but only 5 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_frontend_gen3.v:200]
INFO: [Synth 8-638] synthesizing module 'hbdec1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/coregen_dsp/hbdec1.v:36]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized48' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 232 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized48' (146#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized49' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 233 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized49' (146#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized50' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 236 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized50' (146#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized51' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 237 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized51' (146#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'rx_frontend_gen3' (147#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_frontend_gen3.v:8]
INFO: [Synth 8-256] done synthesizing module 'x300_db_fe_core' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_db_fe_core.v:8]
WARNING: [Synth 8-689] width (65) of port connection 'rb_data' does not match port width (64) of module 'x300_db_fe_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:740]
WARNING: [Synth 8-689] width (65) of port connection 'rb_data' does not match port width (64) of module 'x300_db_fe_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:740]
WARNING: [Synth 8-689] width (65) of port connection 'rb_data' does not match port width (64) of module 'x300_db_fe_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:740]
WARNING: [Synth 8-689] width (65) of port connection 'rb_data' does not match port width (64) of module 'x300_db_fe_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:740]
INFO: [Synth 8-638] synthesizing module 'noc_block_Latencytest' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/rfnoc/fpga-src/noc_block_Latencytest.v:23]
	Parameter NOC_ID bound to: 64'b0101010101010101010101010101010101100110011001100110011001100110 
	Parameter STR_SINK_FIFOSIZE bound to: 11 - type: integer 
	Parameter SR_USER_REG_BASE bound to: 128 - type: integer 
	Parameter SR_TEST_REG_0 bound to: 128 - type: integer 
	Parameter SR_TEST_REG_1 bound to: 8'b10000001 
INFO: [Synth 8-638] synthesizing module 'noc_shell__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
	Parameter NOC_ID bound to: 64'b0101010101010101010101010101010101100110011001100110011001100110 
	Parameter INPUT_PORTS bound to: 1 - type: integer 
	Parameter OUTPUT_PORTS bound to: 1 - type: integer 
	Parameter USE_TIMED_CMDS bound to: 0 - type: integer 
	Parameter STR_SINK_FIFOSIZE bound to: 11 - type: integer 
	Parameter MTU bound to: 8'b00001010 
	Parameter USE_GATE_MASK bound to: 1'b0 
	Parameter BLOCK_PORTS bound to: 1 - type: integer 
	Parameter CMD_FIFO_SIZE bound to: 8'b00000101 
	Parameter RESP_FIFO_SIZE bound to: 0 - type: integer 
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_FLOW_CTRL_WINDOW_SIZE bound to: 8'b00000010 
	Parameter SR_FLOW_CTRL_WINDOW_EN bound to: 8'b00000011 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter SR_SRC_SID bound to: 8'b00000101 
	Parameter SR_NEXT_DST_SID bound to: 8'b00000110 
	Parameter SR_RESP_IN_DST_SID bound to: 8'b00000111 
	Parameter SR_RESP_OUT_DST_SID bound to: 8'b00001000 
	Parameter SR_RB_ADDR_USER bound to: 8'b01111100 
	Parameter SR_CLEAR_RX_FC bound to: 8'b01111101 
	Parameter SR_CLEAR_TX_FC bound to: 8'b01111110 
	Parameter SR_RB_ADDR bound to: 8'b01111111 
	Parameter SR_USER_REG_BASE bound to: 8'b10000000 
	Parameter RB_NOC_ID bound to: 8'b00000000 
	Parameter RB_GLOBAL_PARAMS bound to: 8'b00000001 
	Parameter RB_FIFOSIZE bound to: 8'b00000010 
	Parameter RB_MTU bound to: 8'b00000011 
	Parameter RB_BLOCK_PORT_SIDS bound to: 8'b00000100 
	Parameter RB_USER_RB_DATA bound to: 8'b00000101 
	Parameter RB_NOC_SHELL_COMPAT_NUM bound to: 8'b00000110 
	Parameter RB_AWIDTH bound to: 3 - type: integer 
	Parameter NOC_SHELL_MAJOR_COMPAT_NUM bound to: 2 - type: integer 
	Parameter NOC_SHELL_MINOR_COMPAT_NUM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'noc_input_port__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter STR_SINK_FIFOSIZE bound to: 8'b00001011 
INFO: [Synth 8-638] synthesizing module 'chdr_fifo_large__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
	Parameter SIZE bound to: 8'b00001011 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter SIZE_THRESHOLD bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001011 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001011 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 8'b00001011 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized5' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized2' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized4' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'chdr_fifo_large__parameterized0' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
INFO: [Synth 8-256] done synthesizing module 'noc_input_port__parameterized0' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_demux__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v:9]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 0 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_demux__parameterized0' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v:9]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (2) of module 'axi_demux__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:158]
INFO: [Synth 8-638] synthesizing module 'axi_mux__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 0 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 0 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mux__parameterized1' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 0 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized3' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-256] done synthesizing module 'noc_shell__parameterized0' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v:31]
	Parameter MTU bound to: 10 - type: integer 
	Parameter SR_AXI_CONFIG_BASE bound to: 129 - type: integer 
	Parameter NUM_AXI_CONFIG_BUS bound to: 1 - type: integer 
	Parameter CONFIG_BUS_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter SIMPLE_MODE bound to: 0 - type: integer 
	Parameter USE_SEQ_NUM bound to: 0 - type: integer 
	Parameter RESIZE_INPUT_PACKET bound to: 0 - type: integer 
	Parameter RESIZE_OUTPUT_PACKET bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop2__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop2__parameterized2' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized5' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-638] synthesizing module 'chdr_deframer_2clk' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer_2clk.v:16]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ST_HEAD bound to: 2'b00 
	Parameter ST_TIME bound to: 2'b01 
	Parameter ST_BODY bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer_2clk.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 2 - type: integer 
	Parameter INT_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized4' (148#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_4k_2clk' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/fifo_4k_2clk_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_4k_2clk' (149#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/fifo_4k_2clk_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized5' (149#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-256] done synthesizing module 'chdr_deframer_2clk' (150#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer_2clk.v:16]
INFO: [Synth 8-638] synthesizing module 'chdr_framer_2clk' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:16]
	Parameter SIZE bound to: 10 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter USE_SEQ_NUM bound to: 0 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_HEAD bound to: 2'b01 
	Parameter ST_TIME bound to: 2'b10 
	Parameter ST_BODY bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:26]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:27]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:28]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:31]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:32]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:33]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:37]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:38]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized6' (150#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized3' (150#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized6' (150#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'body_fifo_i'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:94]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hdr_fifo_i'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:88]
INFO: [Synth 8-256] done synthesizing module 'chdr_framer_2clk' (151#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:16]
WARNING: [Synth 8-6014] Unused sequential element sof_in_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v:75]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (152#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v:31]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized52' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 128 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized52' (152#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized53' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10000001 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized53' (152#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'shiftRegiste_4' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/rfnoc/fpga-src/noc_block_Latencytest.v:233]
	Parameter PACKET_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegiste_4' (153#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/rfnoc/fpga-src/noc_block_Latencytest.v:233]
INFO: [Synth 8-256] done synthesizing module 'noc_block_Latencytest' (154#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/rfnoc/fpga-src/noc_block_Latencytest.v:23]
WARNING: [Synth 8-350] instance 'inst_Latencytest' of module 'noc_block_Latencytest' requires 14 connections, but only 13 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/rfnoc_ce_auto_inst_x310.v:22]
INFO: [Synth 8-638] synthesizing module 'noc_block_ddc' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_ddc.v:8]
	Parameter NOC_ID bound to: 64'b1101110111000000000000000000000000000000000000000000000000000000 
	Parameter STR_SINK_FIFOSIZE bound to: 11 - type: integer 
	Parameter MTU bound to: 10 - type: integer 
	Parameter NUM_CHAINS bound to: 2 - type: integer 
	Parameter COMPAT_NUM_MAJOR bound to: 2 - type: integer 
	Parameter COMPAT_NUM_MINOR bound to: 0 - type: integer 
	Parameter NUM_HB bound to: 3 - type: integer 
	Parameter CIC_MAX_DECIM bound to: 255 - type: integer 
	Parameter SR_N_ADDR bound to: 128 - type: integer 
	Parameter SR_M_ADDR bound to: 129 - type: integer 
	Parameter SR_CONFIG_ADDR bound to: 130 - type: integer 
	Parameter SR_FREQ_ADDR bound to: 132 - type: integer 
	Parameter SR_SCALE_IQ_ADDR bound to: 133 - type: integer 
	Parameter SR_DECIM_ADDR bound to: 134 - type: integer 
	Parameter SR_MUX_ADDR bound to: 135 - type: integer 
	Parameter SR_COEFFS_ADDR bound to: 136 - type: integer 
	Parameter RB_COMPAT_NUM bound to: 0 - type: integer 
	Parameter RB_NUM_HB bound to: 1 - type: integer 
	Parameter RB_CIC_MAX_DECIM bound to: 2 - type: integer 
	Parameter COMPAT_NUM bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter MAX_N bound to: 2040 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_tag_time' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_tag_time.v:17]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter HEADER_WIDTH bound to: 128 - type: integer 
	Parameter SR_AWIDTH bound to: 8 - type: integer 
	Parameter SR_DWIDTH bound to: 32 - type: integer 
	Parameter SR_TWIDTH bound to: 64 - type: integer 
	Parameter NUM_TAGS bound to: 1 - type: integer 
	Parameter SR_TAG_ADDRS bound to: 132 - type: integer 
	Parameter CMD_FIFO_SIZE bound to: 5 - type: integer 
	Parameter MAX_TICK_RATE bound to: 65535 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cvita_hdr_decoder' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v:9]
INFO: [Synth 8-256] done synthesizing module 'cvita_hdr_decoder' (155#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized6' (155#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 161 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop' (156#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
WARNING: [Synth 8-350] instance 'axi_fifo_flop' of module 'axi_fifo_flop' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_tag_time.v:133]
INFO: [Synth 8-256] done synthesizing module 'axi_tag_time' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_tag_time.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_rate_change' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_rate_change.v:39]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter MAX_N bound to: 2040 - type: integer 
	Parameter MAX_M bound to: 1 - type: integer 
	Parameter MAXIMIZE_OUTPUT_PKT_LEN bound to: 1 - type: integer 
	Parameter SR_N_ADDR bound to: 128 - type: integer 
	Parameter SR_M_ADDR bound to: 129 - type: integer 
	Parameter SR_CONFIG_ADDR bound to: 130 - type: integer 
	Parameter RECV_INIT bound to: 0 - type: integer 
	Parameter RECV bound to: 1 - type: integer 
	Parameter RECV_WAIT_FOR_SEND_DONE bound to: 2 - type: integer 
	Parameter SEND_INIT bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter VT_INIT bound to: 0 - type: integer 
	Parameter VT_INCREMENT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized54' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 128 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 11 - type: integer 
	Parameter at_reset bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized54' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized55' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 129 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter at_reset bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized55' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized56' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 130 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter at_reset bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized56' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized7' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop__parameterized0' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized7' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 162 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop__parameterized1' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
INFO: [Synth 8-638] synthesizing module 'axi_drop_partial_packet' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_drop_partial_packet.v:10]
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 2040 - type: integer 
	Parameter HOLD_LAST_WORD bound to: 1 - type: integer 
	Parameter SR_PKT_SIZE_ADDR bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop2__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
	Parameter WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop2__parameterized3' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
INFO: [Synth 8-638] synthesizing module 'axi_packet_gate__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
	Parameter WIDTH bound to: 35 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
	Parameter ADDR_ZERO bound to: 11'b00000000000 
	Parameter ADDR_ONE bound to: 11'b00000000001 
	Parameter CNT_ZERO bound to: 12'b000000000000 
	Parameter CNT_ONE bound to: 12'b000000000001 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized7' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 36 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter RW_MODE bound to: NO-CHANGE - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized7' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-256] done synthesizing module 'axi_packet_gate__parameterized2' (157#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
INFO: [Synth 8-256] done synthesizing module 'axi_drop_partial_packet' (158#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_drop_partial_packet.v:10]
INFO: [Synth 8-226] default block is never used [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_rate_change.v:384]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop__parameterized2' (158#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
WARNING: [Synth 8-6014] Unused sequential element counter_header_fifo_full_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_rate_change.v:462]
WARNING: [Synth 8-6014] Unused sequential element counter_header_fifo_empty_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_rate_change.v:464]
INFO: [Synth 8-256] done synthesizing module 'axi_rate_change' (159#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_rate_change.v:39]
INFO: [Synth 8-638] synthesizing module 'ddc' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ddc.v:10]
	Parameter SR_FREQ_ADDR bound to: 132 - type: integer 
	Parameter SR_SCALE_IQ_ADDR bound to: 133 - type: integer 
	Parameter SR_DECIM_ADDR bound to: 134 - type: integer 
	Parameter SR_MUX_ADDR bound to: 135 - type: integer 
	Parameter SR_COEFFS_ADDR bound to: 136 - type: integer 
	Parameter PRELOAD_HBS bound to: 1 - type: integer 
	Parameter NUM_HB bound to: 3 - type: integer 
	Parameter CIC_MAX_DECIM bound to: 255 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter cwidth bound to: 25 - type: integer 
	Parameter zwidth bound to: 24 - type: integer 
	Parameter HB1_SCALE bound to: 18 - type: integer 
	Parameter HB2_SCALE bound to: 18 - type: integer 
	Parameter HB3_SCALE bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hbdec2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/coregen_dsp/hbdec2.v:36]
INFO: [Synth 8-638] synthesizing module 'hbdec3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/coregen_dsp/hbdec3.v:36]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized57' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 132 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized57' (159#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'axi_setting_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_setting_reg.v:19]
	Parameter ADDR bound to: 132 - type: integer 
	Parameter USE_ADDR_LAST bound to: 0 - type: integer 
	Parameter ADDR_LAST bound to: 133 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter USE_FIFO bound to: 1 - type: integer 
	Parameter FIFO_SIZE bound to: 5 - type: integer 
	Parameter DATA_AT_RESET bound to: 0 - type: integer 
	Parameter VALID_AT_RESET bound to: 0 - type: integer 
	Parameter LAST_AT_RESET bound to: 0 - type: integer 
	Parameter STROBE_LAST bound to: 0 - type: integer 
	Parameter REPEATS bound to: 0 - type: integer 
	Parameter MSB_ALIGN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_short__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_short__parameterized2' (159#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized8' (159#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
WARNING: [Synth 8-6014] Unused sequential element init_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_setting_reg.v:51]
INFO: [Synth 8-256] done synthesizing module 'axi_setting_reg' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_setting_reg.v:19]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized58' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 133 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized58' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized59' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 134 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter at_reset bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized59' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized60' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 135 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized60' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized61' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 136 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized61' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'axi_sync' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_sync.v:14]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH_VEC bound to: 64'b0000000000000000000000000001100000000000000000000000000000100000 
	Parameter FIFO_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized9' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop__parameterized3' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized9' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized10' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 25 - type: integer 
	Parameter SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop__parameterized4' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized10' (160#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'axi_sync' (161#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_sync.v:14]
INFO: [Synth 8-638] synthesizing module 'sign_extend__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
	Parameter bits_in bound to: 16 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_extend__parameterized2' (161#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
INFO: [Synth 8-638] synthesizing module 'dds_freq_tune' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/dds_freq_tune.v:8]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter PHASE_WIDTH bound to: 24 - type: integer 
	Parameter SIN_COS_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 24 - type: integer 
	Parameter INIT bound to: 3'b000 
	Parameter VALID bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter HOLD_VALID bound to: 3'b011 
	Parameter RESET_DDS bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/dds_freq_tune.v:88]
INFO: [Synth 8-638] synthesizing module 'dds_sin_cos_lut_only' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/dds_sin_cos_lut_only_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dds_sin_cos_lut_only' (162#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/dds_sin_cos_lut_only_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_sync__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_sync.v:14]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH_VEC bound to: 64'b0000000000000000000000000010000000000000000000000000000000110000 
	Parameter FIFO_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized11' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 49 - type: integer 
	Parameter SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop__parameterized5' (162#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized11' (162#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'axi_sync__parameterized0' (162#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_sync.v:14]
INFO: [Synth 8-638] synthesizing module 'complex_multiplier_dds' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/complex_multiplier_dds_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier_dds' (163#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/complex_multiplier_dds_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dds_freq_tune' (164#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/dds_freq_tune.v:8]
WARNING: [Synth 8-350] instance 'dds_freq_tune_inst' of module 'dds_freq_tune' requires 26 connections, but only 17 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ddc.v:250]
INFO: [Synth 8-638] synthesizing module 'cic_decimate' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cic_decimate.v:8]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter MAX_RATE bound to: 255 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sign_extend__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
	Parameter bits_in bound to: 24 - type: integer 
	Parameter bits_out bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_extend__parameterized3' (164#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v:16]
INFO: [Synth 8-256] done synthesizing module 'cic_decimate' (165#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cic_decimate.v:8]
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 25 - type: integer 
	Parameter WIDTH_B bound to: 18 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 0 - type: integer 
	Parameter BREG_IN bound to: 0 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 0 - type: integer 
	Parameter A1REG_IN bound to: 0 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 0 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO__parameterized0' (165#1) [/opt/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-638] synthesizing module 'clip_reg__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip_reg.v:14]
	Parameter bits_in bound to: 29 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
	Parameter STROBED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clip__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v:14]
	Parameter bits_in bound to: 29 - type: integer 
	Parameter bits_out bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clip__parameterized1' (165#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v:14]
INFO: [Synth 8-256] done synthesizing module 'clip_reg__parameterized0' (165#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip_reg.v:14]
INFO: [Synth 8-638] synthesizing module 'round_sd__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v:8]
	Parameter WIDTH_IN bound to: 24 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter DISABLE_SD bound to: 1 - type: integer 
	Parameter ERR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'round_sd__parameterized1' (165#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v:8]
INFO: [Synth 8-638] synthesizing module 'strobed_to_axi' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/strobed_to_axi.v:8]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized12' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 33 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized8' (165#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized4' (165#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized12' (165#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'strobed_to_axi' (166#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/axi/strobed_to_axi.v:8]
INFO: [Synth 8-256] done synthesizing module 'ddc' (167#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ddc.v:10]
INFO: [Synth 8-638] synthesizing module 'noc_shell__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
	Parameter NOC_ID bound to: 64'b1101110111000000000000000000000000000000000000000000000000000000 
	Parameter INPUT_PORTS bound to: 2 - type: integer 
	Parameter OUTPUT_PORTS bound to: 2 - type: integer 
	Parameter USE_TIMED_CMDS bound to: 0 - type: integer 
	Parameter STR_SINK_FIFOSIZE bound to: 16'b0000101100001011 
	Parameter MTU bound to: 16'b0000101000001010 
	Parameter USE_GATE_MASK bound to: 2'b00 
	Parameter BLOCK_PORTS bound to: 2 - type: integer 
	Parameter CMD_FIFO_SIZE bound to: 16'b0000010100000101 
	Parameter RESP_FIFO_SIZE bound to: 0 - type: integer 
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_FLOW_CTRL_WINDOW_SIZE bound to: 8'b00000010 
	Parameter SR_FLOW_CTRL_WINDOW_EN bound to: 8'b00000011 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter SR_SRC_SID bound to: 8'b00000101 
	Parameter SR_NEXT_DST_SID bound to: 8'b00000110 
	Parameter SR_RESP_IN_DST_SID bound to: 8'b00000111 
	Parameter SR_RESP_OUT_DST_SID bound to: 8'b00001000 
	Parameter SR_RB_ADDR_USER bound to: 8'b01111100 
	Parameter SR_CLEAR_RX_FC bound to: 8'b01111101 
	Parameter SR_CLEAR_TX_FC bound to: 8'b01111110 
	Parameter SR_RB_ADDR bound to: 8'b01111111 
	Parameter SR_USER_REG_BASE bound to: 8'b10000000 
	Parameter RB_NOC_ID bound to: 8'b00000000 
	Parameter RB_GLOBAL_PARAMS bound to: 8'b00000001 
	Parameter RB_FIFOSIZE bound to: 8'b00000010 
	Parameter RB_MTU bound to: 8'b00000011 
	Parameter RB_BLOCK_PORT_SIDS bound to: 8'b00000100 
	Parameter RB_USER_RB_DATA bound to: 8'b00000101 
	Parameter RB_NOC_SHELL_COMPAT_NUM bound to: 8'b00000110 
	Parameter RB_AWIDTH bound to: 3 - type: integer 
	Parameter NOC_SHELL_MAJOR_COMPAT_NUM bound to: 2 - type: integer 
	Parameter NOC_SHELL_MINOR_COMPAT_NUM bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:310]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:368]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:158]
INFO: [Synth 8-256] done synthesizing module 'noc_shell__parameterized1' (167#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
INFO: [Synth 8-256] done synthesizing module 'noc_block_ddc' (168#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_ddc.v:8]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 0 - type: integer 
	Parameter FALSE_PATH_TO_IN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized5' (168#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-638] synthesizing module 'pps_synchronizer' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_synchronizer.v:8]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INITIAL_VAL bound to: 1'b0 
	Parameter FALSE_PATH_TO_IN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized6' (168#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v:8]
INFO: [Synth 8-256] done synthesizing module 'pps_synchronizer' (169#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_synchronizer.v:8]
INFO: [Synth 8-638] synthesizing module 'bus_int' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:8]
	Parameter NUM_CE bound to: 5 - type: integer 
	Parameter SR_AWIDTH bound to: 8 - type: integer 
	Parameter RB_AWIDTH bound to: 8 - type: integer 
	Parameter SR_LEDS bound to: 8'b00000000 
	Parameter SR_SW_RST bound to: 8'b00000001 
	Parameter SR_CLOCK_CTRL bound to: 8'b00000010 
	Parameter SR_XB_LOCAL bound to: 8'b00000011 
	Parameter SR_SFPP_CTRL0 bound to: 8'b00001000 
	Parameter SR_SFPP_CTRL1 bound to: 8'b00001001 
	Parameter SR_SPI bound to: 8'b00100000 
	Parameter SR_ETHINT0 bound to: 8'b00101000 
	Parameter SR_ETHINT1 bound to: 8'b00111000 
	Parameter SR_RB_ADDR_XBAR bound to: 8'b10000000 
	Parameter RB_COUNTER bound to: 8'b00000000 
	Parameter RB_SPI_RDY bound to: 8'b00000001 
	Parameter RB_SPI_DATA bound to: 8'b00000010 
	Parameter RB_CLK_STATUS bound to: 8'b00000011 
	Parameter RB_ETH_TYPE0 bound to: 8'b00000100 
	Parameter RB_ETH_TYPE1 bound to: 8'b00000101 
	Parameter RB_COMPAT_NUM bound to: 8'b00000110 
	Parameter RB_NUM_CE bound to: 8'b00000111 
	Parameter RB_SFPP_STATUS0 bound to: 8'b00001000 
	Parameter RB_SFPP_STATUS1 bound to: 8'b00001001 
	Parameter RB_GIT_HASH bound to: 8'b00001010 
	Parameter RB_XADC_VALS bound to: 8'b00001011 
	Parameter RB_CROSSBAR bound to: 8'b10000000 
	Parameter COMPAT_MAJOR bound to: 16'b0000000000100011 
	Parameter COMPAT_MINOR bound to: 16'b0000000000000000 
	Parameter XBAR_FIXED_PORTS bound to: 3 - type: integer 
	Parameter XBAR_NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'soft_ctrl' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/soft_ctrl.v:8]
	Parameter SB_ADDRW bound to: 8 - type: integer 
	Parameter RB_ADDRW bound to: 8 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 16 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_1master' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/wb_1master.v:40]
	Parameter decode_w bound to: 8 - type: integer 
	Parameter s0_addr bound to: 8'b00000000 
	Parameter s0_mask bound to: 8'b10000000 
	Parameter s1_addr bound to: 8'b10000000 
	Parameter s1_mask bound to: 8'b11100000 
	Parameter s2_addr bound to: 8'b10100000 
	Parameter s2_mask bound to: 8'b11110000 
	Parameter s3_addr bound to: 8'b10110000 
	Parameter s3_mask bound to: 8'b11110000 
	Parameter s4_addr bound to: 8'b11000000 
	Parameter s4_mask bound to: 8'b11110000 
	Parameter s5_addr bound to: 8'b11010000 
	Parameter s5_mask bound to: 8'b11110000 
	Parameter s6_addr bound to: 8'b11110110 
	Parameter s6_mask bound to: 8'b11111111 
	Parameter s7_addr bound to: 8'b11110111 
	Parameter s7_mask bound to: 8'b11111111 
	Parameter s8_addr bound to: 8'b11111000 
	Parameter s8_mask bound to: 8'b11111111 
	Parameter s9_addr bound to: 8'b11111001 
	Parameter s9_mask bound to: 8'b11111111 
	Parameter sa_addr bound to: 8'b11111010 
	Parameter sa_mask bound to: 8'b11111111 
	Parameter sb_addr bound to: 8'b11111011 
	Parameter sb_mask bound to: 8'b11111111 
	Parameter sc_addr bound to: 8'b11111100 
	Parameter sc_mask bound to: 8'b11111111 
	Parameter sd_addr bound to: 8'b11111101 
	Parameter sd_mask bound to: 8'b11111111 
	Parameter se_addr bound to: 8'b11111110 
	Parameter se_mask bound to: 8'b11111111 
	Parameter sf_addr bound to: 8'b11111111 
	Parameter sf_mask bound to: 8'b11111111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 16 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_1master' (170#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/wb_1master.v:40]
INFO: [Synth 8-638] synthesizing module 'zpu_wb_top' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/zpu_wb_top.vhd:44]
	Parameter dat_w bound to: 32 - type: integer 
	Parameter adr_w bound to: 16 - type: integer 
	Parameter sel_w bound to: 4 - type: integer 
	Parameter simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'zpu_system' declared at '/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_system.vhd:45' bound to instance 'zpu_system0' of component 'zpu_system' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/zpu_wb_top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'zpu_system' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_system.vhd:62]
	Parameter simulate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'zpu_core' declared at '/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:18' bound to instance 'my_zpu_core' of component 'zpu_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_system.vhd:75]
INFO: [Synth 8-638] synthesizing module 'zpu_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element tMultResult_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element nextPC_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element trace_sp_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element trace_topOfStack_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element trace_topOfStackB_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element begin_inst_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element tOpcode_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element tNextState_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:289]
WARNING: [Synth 8-6014] Unused sequential element tDecodedOpcode_reg[0] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element tDecodedOpcode_reg[1] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element tDecodedOpcode_reg[2] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element tDecodedOpcode_reg[3] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element spOffset_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element tSpOffset_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'zpu_core' (171#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:34]
INFO: [Synth 8-3491] module 'zpu_wb_bridge' declared at '/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_wb_bridge.vhd:45' bound to instance 'my_zpu_wb_bridge' of component 'zpu_wb_bridge' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_system.vhd:91]
INFO: [Synth 8-638] synthesizing module 'zpu_wb_bridge' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_wb_bridge.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'zpu_wb_bridge' (172#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_wb_bridge.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'zpu_system' (173#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/wishbone/zpu_system.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'zpu_wb_top' (174#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/zpu_wb_top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'zpu_bootram' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/zpu_bootram.v:9]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_ADDR bound to: 16'b0111111111111100 
	Parameter SR_LDR_ADDR_REG bound to: 4'b0000 
	Parameter SR_LDR_DATA_REG bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'bootram' [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/bootram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bootram' (175#1) [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/realtime/bootram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'settings_bus' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_bus.v:12]
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter SWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'settings_bus' (176#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_bus.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/zpu_bootram.v:108]
INFO: [Synth 8-256] done synthesizing module 'zpu_bootram' (177#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/zpu_bootram.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized7' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 69 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized7' (177#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-638] synthesizing module 'axi_stream_to_wb' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/axi_stream_to_wb.v:24]
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter UWIDTH bound to: 4 - type: integer 
	Parameter CTRL_ADDR bound to: 13'b1111111111100 
	Parameter RX_STATE_READY bound to: 0 - type: integer 
	Parameter RX_STATE_WRITE bound to: 1 - type: integer 
	Parameter RX_STATE_RELEASE bound to: 2 - type: integer 
	Parameter TX_STATE_READY bound to: 0 - type: integer 
	Parameter TX_STATE_WRITE bound to: 1 - type: integer 
	Parameter TX_STATE_RELEASE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_stream_to_wb' (178#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/axi_stream_to_wb.v:24]
INFO: [Synth 8-638] synthesizing module 'settings_readback' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_readback.v:15]
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter RB_ADDRW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'settings_readback' (179#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_readback.v:15]
INFO: [Synth 8-638] synthesizing module 'settings_bus__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_bus.v:12]
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter SWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'settings_bus__parameterized0' (179#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_bus.v:12]
INFO: [Synth 8-638] synthesizing module 'simple_uart' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart.v:10]
	Parameter CLKDIV_DEFAULT bound to: 16'b0000000000000000 
	Parameter SUART_CLKDIV bound to: 0 - type: integer 
	Parameter SUART_TXLEVEL bound to: 1 - type: integer 
	Parameter SUART_RXLEVEL bound to: 2 - type: integer 
	Parameter SUART_TXCHAR bound to: 3 - type: integer 
	Parameter SUART_RXCHAR bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart.v:47]
INFO: [Synth 8-638] synthesizing module 'simple_uart_tx' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart_tx.v:10]
	Parameter SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized13' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop__parameterized6' (179#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized13' (179#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
WARNING: [Synth 8-689] width (6) of port connection 'space' does not match port width (16) of module 'axi_fifo__parameterized13' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart_tx.v:30]
INFO: [Synth 8-256] done synthesizing module 'simple_uart_tx' (180#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart_tx.v:10]
WARNING: [Synth 8-689] width (16) of port connection 'fifo_level' does not match port width (6) of module 'simple_uart_tx' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart.v:56]
INFO: [Synth 8-638] synthesizing module 'simple_uart_rx' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart_rx.v:11]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized14' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized9' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized9' (180#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized5' (180#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized14' (180#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'simple_uart_rx' (181#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart_rx.v:11]
INFO: [Synth 8-256] done synthesizing module 'simple_uart' (182#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/simple_uart.v:10]
INFO: [Synth 8-638] synthesizing module 'pcie_wb_reg_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:9]
	Parameter WB_ADDRW bound to: 16 - type: integer 
	Parameter WB_DATAW bound to: 32 - type: integer 
	Parameter PCIE_REGPORT_ADDR_MASK bound to: 20'b00001111111111111111 
	Parameter PCIE_REGPORT_DATA_ADDR bound to: 20'b01110000000000000000 
	Parameter PCIE_REGPORT_READ_ADDR bound to: 20'b01100000000000000000 
	Parameter PCIE_REGPORT_STATUS_ADDR bound to: 20'b01100000000000000000 
INFO: [Synth 8-638] synthesizing module 'pcie_axi_wb_conv' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_axi_wb_conv.v:9]
	Parameter WB_ADDRW bound to: 16 - type: integer 
	Parameter WB_DATAW bound to: 32 - type: integer 
	Parameter SB_ADDRW bound to: 4 - type: integer 
	Parameter SB_DATAW bound to: 32 - type: integer 
	Parameter MONITOR_TIMEOUTW bound to: 20 - type: integer 
	Parameter SR_PCIE_DATA_REG bound to: 4'b0000 
	Parameter SR_PCIE_CTRL_REG bound to: 4'b0001 
	Parameter RB_PCIE_DATA_REG bound to: 4'b0000 
	Parameter RB_PCIE_CTRL_REG bound to: 4'b0001 
	Parameter RB_PCIE_RESP_DATA_REG bound to: 4'b0010 
	Parameter RB_PCIE_STATUS_REG bound to: 4'b0011 
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (8) of module 'settings_bus' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_axi_wb_conv.v:59]
INFO: [Synth 8-638] synthesizing module 'settings_readback__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_readback.v:15]
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter RB_ADDRW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'settings_readback__parameterized0' (182#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/settings_readback.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized62' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 4'b0000 
	Parameter awidth bound to: 4 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized62' (182#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'set_pcie_out_data_reg' of module 'setting_reg' requires 7 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_axi_wb_conv.v:76]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized63' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 4'b0001 
	Parameter awidth bound to: 4 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized63' (182#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_short__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_short__parameterized3' (182#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
WARNING: [Synth 8-350] instance 'axi_out_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 4 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_axi_wb_conv.v:113]
WARNING: [Synth 8-350] instance 'axi_in_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_axi_wb_conv.v:134]
INFO: [Synth 8-256] done synthesizing module 'pcie_axi_wb_conv' (183#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_axi_wb_conv.v:9]
WARNING: [Synth 8-350] instance 'axi_wb_translator' of module 'pcie_axi_wb_conv' requires 18 connections, but only 17 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:46]
WARNING: [Synth 8-350] instance 'pcie_in_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 7 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:65]
WARNING: [Synth 8-350] instance 'wb_out_decoder' of module 'ioport2_msg_encode' requires 8 connections, but only 7 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:71]
WARNING: [Synth 8-350] instance 'wb_in_decoder' of module 'ioport2_msg_decode' requires 8 connections, but only 3 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:97]
WARNING: [Synth 8-350] instance 'auto_response_encoder' of module 'ioport2_msg_encode' requires 8 connections, but only 3 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:103]
WARNING: [Synth 8-3848] Net debug in module/entity pcie_wb_reg_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:31]
INFO: [Synth 8-256] done synthesizing module 'pcie_wb_reg_core' (184#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_wb_reg_core.v:9]
WARNING: [Synth 8-689] width (128) of port connection 'debug' does not match port width (32) of module 'pcie_wb_reg_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/soft_ctrl.v:398]
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_top.v:79]
	Parameter ARST_LVL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v:133]
	Parameter idle bound to: 17'b00000000000000000 
	Parameter start_a bound to: 17'b00000000000000001 
	Parameter start_b bound to: 17'b00000000000000010 
	Parameter start_c bound to: 17'b00000000000000100 
	Parameter start_d bound to: 17'b00000000000001000 
	Parameter start_e bound to: 17'b00000000000010000 
	Parameter stop_a bound to: 17'b00000000000100000 
	Parameter stop_b bound to: 17'b00000000001000000 
	Parameter stop_c bound to: 17'b00000000010000000 
	Parameter stop_d bound to: 17'b00000000100000000 
	Parameter rd_a bound to: 17'b00000001000000000 
	Parameter rd_b bound to: 17'b00000010000000000 
	Parameter rd_c bound to: 17'b00000100000000000 
	Parameter rd_d bound to: 17'b00001000000000000 
	Parameter wr_a bound to: 17'b00010000000000000 
	Parameter wr_b bound to: 17'b00100000000000000 
	Parameter wr_c bound to: 17'b01000000000000000 
	Parameter wr_d bound to: 17'b10000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v:360]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v:360]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v:364]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v:364]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (185#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v:133]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (186#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (187#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/wishbone/i2c_master_top.v:79]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (188#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
WARNING: [Synth 8-3848] Net debug1 in module/entity soft_ctrl does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/soft_ctrl.v:90]
WARNING: [Synth 8-3848] Net reset in module/entity soft_ctrl does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/soft_ctrl.v:266]
WARNING: [Synth 8-3848] Net sa_dat_i in module/entity soft_ctrl does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/soft_ctrl.v:125]
INFO: [Synth 8-256] done synthesizing module 'soft_ctrl' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/soft_ctrl.v:8]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized64' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized64' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'set_leds' of module 'setting_reg' requires 7 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:242]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized65' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000001 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized65' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'set_sw_rst' of module 'setting_reg' requires 7 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:254]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized66' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000010 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 7'b1000000 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized66' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'set_clk_ctrl' of module 'setting_reg' requires 7 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:261]
INFO: [Synth 8-638] synthesizing module 'simple_spi_core__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_spi_core.v:35]
	Parameter BASE bound to: 8'b00100000 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CLK_IDLE bound to: 0 - type: integer 
	Parameter SEN_IDLE bound to: 1'b1 
	Parameter WAIT_TRIG bound to: 0 - type: integer 
	Parameter PRE_IDLE bound to: 1 - type: integer 
	Parameter CLK_REG bound to: 2 - type: integer 
	Parameter CLK_INV bound to: 3 - type: integer 
	Parameter POST_IDLE bound to: 4 - type: integer 
	Parameter IDLE_SEN bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized67' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 32 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized67' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized68' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 33 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized68' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized69' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 34 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized69' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'simple_spi_core__parameterized0' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_spi_core.v:35]
WARNING: [Synth 8-350] instance 'misc_spi' of module 'simple_spi_core' requires 13 connections, but only 12 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:266]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized70' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00001000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter at_reset bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized70' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'set_sfpp0_ctrl' of module 'setting_reg' requires 7 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:395]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized71' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00001001 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter at_reset bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized71' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-350] instance 'set_sfpp1_ctrl' of module 'setting_reg' requires 7 connections, but only 6 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:406]
INFO: [Synth 8-638] synthesizing module 'eth_interface' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:9]
	Parameter BASE bound to: 8'b00101000 
	Parameter XO_FIFOSIZE bound to: 10 - type: integer 
	Parameter ZPU_FIFOSIZE bound to: 10 - type: integer 
	Parameter VITA_FIFOSIZE bound to: 10 - type: integer 
	Parameter ETHOUT_FIFOSIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_packet_gate__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter SIZE bound to: 11 - type: integer 
	Parameter ADDR_ZERO bound to: 11'b00000000000 
	Parameter ADDR_ONE bound to: 11'b00000000001 
	Parameter CNT_ZERO bound to: 12'b000000000000 
	Parameter CNT_ONE bound to: 12'b000000000001 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized10' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 69 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter RW_MODE bound to: NO-CHANGE - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized10' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-256] done synthesizing module 'axi_packet_gate__parameterized3' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:22]
INFO: [Synth 8-638] synthesizing module 'eth_dispatch' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:44]
	Parameter BASE bound to: 48 - type: integer 
	Parameter WAIT_PACKET bound to: 0 - type: integer 
	Parameter READ_HEADER bound to: 1 - type: integer 
	Parameter FORWARD_ZPU bound to: 2 - type: integer 
	Parameter FORWARD_ZPU_AND_XO bound to: 3 - type: integer 
	Parameter FORWARD_XO bound to: 4 - type: integer 
	Parameter FORWARD_RADIO_CORE bound to: 5 - type: integer 
	Parameter DROP_PACKET bound to: 6 - type: integer 
	Parameter CLASSIFY_PACKET bound to: 7 - type: integer 
	Parameter HEADER_RAM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:100]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized72' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 48 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized72' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized73' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 49 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized73' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized74' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 50 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized74' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized75' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 51 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized75' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized76' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 52 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized76' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized77' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 53 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized77' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:354]
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized15' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized15' (189#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-638] synthesizing module 'fix_short_packet' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/fix_short_packet.v:7]
	Parameter ST_CHDR bound to: 2'b00 
	Parameter ST_PACKET bound to: 2'b01 
	Parameter ST_DUMP bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/fix_short_packet.v:30]
INFO: [Synth 8-256] done synthesizing module 'fix_short_packet' (190#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/fix_short_packet.v:7]
WARNING: [Synth 8-6014] Unused sequential element is_ipv4_dst_addr_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:345]
WARNING: [Synth 8-3848] Net debug_flags in module/entity eth_dispatch does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:79]
WARNING: [Synth 8-3848] Net debug in module/entity eth_dispatch does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:80]
INFO: [Synth 8-256] done synthesizing module 'eth_dispatch' (191#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:44]
WARNING: [Synth 8-350] instance 'zpu_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:92]
WARNING: [Synth 8-350] instance 'vitaout_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:112]
INFO: [Synth 8-638] synthesizing module 'chdr_eth_framer' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v:22]
	Parameter BASE bound to: 8'b00101000 
	Parameter SR_AWIDTH bound to: 8 - type: integer 
	Parameter VEF_IDLE bound to: 3'b000 
	Parameter VEF_PAYLOAD bound to: 3'b111 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized78' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00101000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized78' (191#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized79' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 41 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized79' (191#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized80' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 42 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized80' (191#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized81' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 43 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized81' (191#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized82' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 44 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized82' (191#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized11' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized11' (191#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-638] synthesizing module 'ip_hdr_checksum' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v:8]
INFO: [Synth 8-256] done synthesizing module 'ip_hdr_checksum' (192#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v:8]
WARNING: [Synth 8-3848] Net debug in module/entity chdr_eth_framer does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v:28]
INFO: [Synth 8-256] done synthesizing module 'chdr_eth_framer' (193#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v:22]
WARNING: [Synth 8-350] instance 'xo_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:124]
INFO: [Synth 8-638] synthesizing module 'axi_mux4__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter BUFFER bound to: 0 - type: integer 
	Parameter MX_IDLE bound to: 4'b0000 
	Parameter MX_0 bound to: 4'b0001 
	Parameter MX_1 bound to: 4'b0010 
	Parameter MX_2 bound to: 4'b0100 
	Parameter MX_3 bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axi_mux4__parameterized2' (193#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v:10]
WARNING: [Synth 8-350] instance 'ethout_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:137]
WARNING: [Synth 8-3848] Net debug in module/entity eth_interface does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:30]
INFO: [Synth 8-256] done synthesizing module 'eth_interface' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:9]
INFO: [Synth 8-638] synthesizing module 'eth_interface__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:9]
	Parameter BASE bound to: 8'b00111000 
	Parameter XO_FIFOSIZE bound to: 10 - type: integer 
	Parameter ZPU_FIFOSIZE bound to: 10 - type: integer 
	Parameter VITA_FIFOSIZE bound to: 10 - type: integer 
	Parameter ETHOUT_FIFOSIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eth_dispatch__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:44]
	Parameter BASE bound to: 64 - type: integer 
	Parameter WAIT_PACKET bound to: 0 - type: integer 
	Parameter READ_HEADER bound to: 1 - type: integer 
	Parameter FORWARD_ZPU bound to: 2 - type: integer 
	Parameter FORWARD_ZPU_AND_XO bound to: 3 - type: integer 
	Parameter FORWARD_XO bound to: 4 - type: integer 
	Parameter FORWARD_RADIO_CORE bound to: 5 - type: integer 
	Parameter DROP_PACKET bound to: 6 - type: integer 
	Parameter CLASSIFY_PACKET bound to: 7 - type: integer 
	Parameter HEADER_RAM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized83' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 64 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized83' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized84' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 65 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized84' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized85' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 66 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized85' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized86' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 67 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized86' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized87' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 68 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized87' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized88' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 69 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized88' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:354]
WARNING: [Synth 8-6014] Unused sequential element is_ipv4_dst_addr_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:345]
WARNING: [Synth 8-3848] Net debug_flags in module/entity eth_dispatch__parameterized0 does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:79]
WARNING: [Synth 8-3848] Net debug in module/entity eth_dispatch__parameterized0 does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:80]
INFO: [Synth 8-256] done synthesizing module 'eth_dispatch__parameterized0' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v:44]
WARNING: [Synth 8-350] instance 'zpu_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:92]
WARNING: [Synth 8-350] instance 'vitaout_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:112]
INFO: [Synth 8-638] synthesizing module 'chdr_eth_framer__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v:22]
	Parameter BASE bound to: 8'b00111000 
	Parameter SR_AWIDTH bound to: 8 - type: integer 
	Parameter VEF_IDLE bound to: 3'b000 
	Parameter VEF_PAYLOAD bound to: 3'b111 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized89' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00111000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized89' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized90' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 57 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized90' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized91' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 58 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized91' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized92' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 59 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized92' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized93' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 60 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized93' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
WARNING: [Synth 8-3848] Net debug in module/entity chdr_eth_framer__parameterized0 does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v:28]
INFO: [Synth 8-256] done synthesizing module 'chdr_eth_framer__parameterized0' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v:22]
WARNING: [Synth 8-350] instance 'xo_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:124]
WARNING: [Synth 8-350] instance 'ethout_fifo' of module 'axi_fifo' requires 11 connections, but only 9 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:137]
WARNING: [Synth 8-3848] Net debug in module/entity eth_interface__parameterized0 does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:30]
INFO: [Synth 8-256] done synthesizing module 'eth_interface__parameterized0' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_demux4__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v:10]
	Parameter ACTIVE_CHAN bound to: 4'b0011 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter BUFFER bound to: 0 - type: integer 
	Parameter DM_IDLE bound to: 4'b0000 
	Parameter DM_0 bound to: 4'b0001 
	Parameter DM_1 bound to: 4'b0010 
	Parameter DM_2 bound to: 4'b0100 
	Parameter DM_3 bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axi_demux4__parameterized1' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v:10]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized94' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b00000011 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized94' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized95' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10000000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 6 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized95' (194#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar.v:14]
	Parameter BASE bound to: 0 - type: integer 
	Parameter FIFO_WIDTH bound to: 64 - type: integer 
	Parameter DST_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 8 - type: integer 
	Parameter NUM_OUTPUTS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_slave_mux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_slave_mux.v:22]
	Parameter FIFO_WIDTH bound to: 64 - type: integer 
	Parameter DST_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 8 - type: integer 
	Parameter CHECK_THIS_INPUT bound to: 0 - type: integer 
	Parameter WAIT_LAST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_slave_mux' (195#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_slave_mux.v:22]
INFO: [Synth 8-638] synthesizing module 'axi_forwarding_cam' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v:28]
	Parameter BASE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter NUM_OUTPUTS bound to: 8 - type: integer 
	Parameter WAIT_SOF bound to: 0 - type: integer 
	Parameter WAIT_EOF bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter FORWARD bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v:187]
INFO: [Synth 8-256] done synthesizing module 'axi_forwarding_cam' (196#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v:28]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar' (197#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar.v:14]
WARNING: [Synth 8-689] width (9) of port connection 'set_addr' does not match port width (16) of module 'axi_crossbar' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:520]
WARNING: [Synth 8-3848] Net debug0 in module/entity bus_int does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:69]
WARNING: [Synth 8-3848] Net debug1 in module/entity bus_int does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:70]
INFO: [Synth 8-256] done synthesizing module 'bus_int' (198#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/bus_int.v:8]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_wrapper' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/axi_intercon_2x64_128_bd_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/hdl/axi_intercon_2x64_128_bd.v:13]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_m00_rs_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_m00_rs_0/synth/axi_intercon_2x64_128_bd_m00_rs_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 260 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 260 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (199#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 289 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (199#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (199#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 260 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (199#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 260 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 260 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (200#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 260 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 260 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (201#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (202#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_m00_rs_0' (203#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_m00_rs_0/synth/axi_intercon_2x64_128_bd_m00_rs_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_s00_rs_0_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s00_rs_0_0/synth/axi_intercon_2x64_128_bd_s00_rs_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (203#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (203#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (203#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (203#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (203#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_s00_rs_0_0' (204#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s00_rs_0_0/synth/axi_intercon_2x64_128_bd_s00_rs_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_s00_rs_1_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s00_rs_1_0/synth/axi_intercon_2x64_128_bd_s00_rs_1_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_s00_rs_1_0' (205#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s00_rs_1_0/synth/axi_intercon_2x64_128_bd_s00_rs_1_0.v:58]
WARNING: [Synth 8-350] instance 's00_rs_1' of module 'axi_intercon_2x64_128_bd_s00_rs_1_0' requires 72 connections, but only 70 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/hdl/axi_intercon_2x64_128_bd.v:923]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_s00_width_conv_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s00_width_conv_0/synth/axi_intercon_2x64_128_bd_s00_width_conv_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b1 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8667]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_SI_BYTES bound to: 8 - type: integer 
	Parameter P_MI_BYTES bound to: 32 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 3 - type: integer 
	Parameter P_MI_SIZE bound to: 5 - type: integer 
	Parameter P_RATIO bound to: 4 - type: integer 
	Parameter P_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_AWFIFO_TRESHOLD bound to: 6 - type: integer 
	Parameter P_M_WBUFFER_WIDTH bound to: 288 - type: integer 
	Parameter P_M_WBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_WBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_M_WBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_WBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WRITING bound to: 2'b01 
	Parameter S_AWFULL bound to: 2'b11 
	Parameter M_IDLE bound to: 3'b000 
	Parameter M_ISSUE1 bound to: 3'b001 
	Parameter M_WRITING1 bound to: 3'b011 
	Parameter M_AW_STALL bound to: 3'b010 
	Parameter M_AW_DONE1 bound to: 3'b110 
	Parameter M_ISSUE2 bound to: 3'b111 
	Parameter M_WRITING2 bound to: 3'b101 
	Parameter M_AW_DONE2 bound to: 3'b100 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_AWFIFO_WIDTH bound to: 66 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (206#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (207#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (212#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9035]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9067]
INFO: [Synth 8-226] default block is never used [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9865]
WARNING: [Synth 8-350] instance 'w_buffer' of module 'blk_mem_gen_v8_4_1' requires 63 connections, but only 59 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10152]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (234#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 's_aw_reg' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10660]
WARNING: [Synth 8-6014] Unused sequential element aw_pop_extend_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9999]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo' (235#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8667]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (236#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' (237#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11248]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_SI_BYTES bound to: 8 - type: integer 
	Parameter P_MI_BYTES bound to: 32 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 3 - type: integer 
	Parameter P_MI_SIZE bound to: 5 - type: integer 
	Parameter P_RATIO bound to: 4 - type: integer 
	Parameter P_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_BUF_LIMIT bound to: 7 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_M_RBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_RBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_S_RBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter P_S_RBUFFER_DEPTH_LOG bound to: 11 - type: integer 
	Parameter P_M_RBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_RBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_S_RBUFFER_WORDS bound to: 256 - type: integer 
	Parameter P_S_RBUFFER_WORDS_LOG bound to: 8 - type: integer 
	Parameter P_M_RBUFFER_BYTES bound to: 2048 - type: integer 
	Parameter P_M_RBUFFER_BYTES_LOG bound to: 11 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NUM_RAMB bound to: 8 - type: integer 
	Parameter P_S_RAMB_WIDTH bound to: 8 - type: integer 
	Parameter P_S_RAMB_PWIDTH bound to: 9 - type: integer 
	Parameter P_S_CMD_WIDTH bound to: 30 - type: integer 
	Parameter P_M_CMD_WIDTH bound to: 22 - type: integer 
	Parameter P_ARFIFO_WIDTH bound to: 61 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:48854]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (238#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:48854]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11752]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11912]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11961]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12158]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11673]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (240#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo' (241#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11248]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' (241#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (241#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' (241#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' (241#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' (242#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top' (243#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_s00_width_conv_0' (244#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s00_width_conv_0/synth/axi_intercon_2x64_128_bd_s00_width_conv_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_s01_rs_0_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s01_rs_0_0/synth/axi_intercon_2x64_128_bd_s01_rs_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_s01_rs_0_0' (245#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s01_rs_0_0/synth/axi_intercon_2x64_128_bd_s01_rs_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_s01_rs_1_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s01_rs_1_0/synth/axi_intercon_2x64_128_bd_s01_rs_1_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_s01_rs_1_0' (246#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s01_rs_1_0/synth/axi_intercon_2x64_128_bd_s01_rs_1_0.v:58]
WARNING: [Synth 8-350] instance 's01_rs_1' of module 'axi_intercon_2x64_128_bd_s01_rs_1_0' requires 72 connections, but only 70 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/hdl/axi_intercon_2x64_128_bd.v:1154]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_s01_width_conv_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s01_width_conv_0/synth/axi_intercon_2x64_128_bd_s01_width_conv_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_s01_width_conv_0' (247#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_s01_width_conv_0/synth/axi_intercon_2x64_128_bd_s01_width_conv_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_intercon_2x64_128_bd_xbar_0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_xbar_0/synth/axi_intercon_2x64_128_bd_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100100000000000000000000000000011001 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000001111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 259 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 259 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000001111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 261 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000001111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (248#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (249#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000100000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (249#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (250#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' (251#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' (252#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 261 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (253#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor' (254#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000001111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (254#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' (254#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (255#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_router' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' (255#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' (256#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_router' (257#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 259 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000001111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 261 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized1' (257#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000001111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized2' (257#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized0' (257#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' (257#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0' (257#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 290 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (257#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 260 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 260 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 289 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 260 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 260 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 260 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 260 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' (258#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (259#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (259#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (259#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' (260#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar' (261#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (262#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_xbar_0' (263#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ip/axi_intercon_2x64_128_bd_xbar_0/synth/axi_intercon_2x64_128_bd_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'axi_intercon_2x64_128_bd_xbar_0' requires 78 connections, but only 76 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/hdl/axi_intercon_2x64_128_bd.v:1304]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd' (264#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/hdl/axi_intercon_2x64_128_bd.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_intercon_2x64_128_bd_wrapper' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/axi_intercon_2x64_128_bd_wrapper.v:12]
WARNING: [Synth 8-350] instance 'axi_intercon_2x64_128_bd_i' of module 'axi_intercon_2x64_128_bd_wrapper' requires 123 connections, but only 117 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:369]
INFO: [Synth 8-638] synthesizing module 'noc_block_radio_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:9]
	Parameter NOC_ID bound to: 64'b0001001010101101000100000000000000000000000000000000000000000001 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter STR_SINK_FIFOSIZE bound to: 16'b0000010100001100 
	Parameter COMPAT_NUM_MAJOR bound to: 1 - type: integer 
	Parameter COMPAT_NUM_MINOR bound to: 0 - type: integer 
	Parameter MTU bound to: 8'b00001011 
	Parameter SR_TIME_HI bound to: 8'b10000000 
	Parameter SR_TIME_LO bound to: 8'b10000001 
	Parameter SR_TIME_CTRL bound to: 8'b10000010 
	Parameter SR_CLEAR_CMDS bound to: 8'b10000011 
	Parameter SR_LOOPBACK bound to: 8'b10000100 
	Parameter SR_TEST bound to: 8'b10000101 
	Parameter SR_CODEC_IDLE bound to: 8'b10000110 
	Parameter SR_TX_CTRL_ERROR_POLICY bound to: 8'b10010000 
	Parameter SR_RX_CTRL_COMMAND bound to: 8'b10011000 
	Parameter SR_RX_CTRL_TIME_HI bound to: 8'b10011001 
	Parameter SR_RX_CTRL_TIME_LO bound to: 8'b10011010 
	Parameter SR_RX_CTRL_HALT bound to: 8'b10011011 
	Parameter SR_RX_CTRL_MAXLEN bound to: 8'b10011100 
	Parameter SR_RX_CTRL_CLEAR_CMDS bound to: 8'b10011101 
	Parameter SR_RX_CTRL_OUTPUT_FORMAT bound to: 8'b10011110 
	Parameter RB_VITA_TIME bound to: 8'b00000000 
	Parameter RB_VITA_LASTPPS bound to: 8'b00000001 
	Parameter RB_TEST bound to: 8'b00000010 
	Parameter RB_TXRX bound to: 8'b00000011 
	Parameter RB_RADIO_NUM bound to: 8'b00000100 
	Parameter RB_COMPAT_NUM bound to: 8'b00000101 
	Parameter SR_DB_FE_BASE bound to: 8'b10100000 
	Parameter RB_DB_FE_BASE bound to: 8'b00010000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:33]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:61]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:109]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:110]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:111]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:112]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:146]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:146]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:154]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:154]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v:31]
	Parameter MTU bound to: 8'b00001011 
	Parameter SR_AXI_CONFIG_BASE bound to: 129 - type: integer 
	Parameter NUM_AXI_CONFIG_BUS bound to: 1 - type: integer 
	Parameter CONFIG_BUS_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter SIMPLE_MODE bound to: 0 - type: integer 
	Parameter USE_SEQ_NUM bound to: 1 - type: integer 
	Parameter RESIZE_INPUT_PACKET bound to: 0 - type: integer 
	Parameter RESIZE_OUTPUT_PACKET bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'chdr_framer_2clk__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:16]
	Parameter SIZE bound to: 8'b00001011 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter USE_SEQ_NUM bound to: 1 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_HEAD bound to: 2'b01 
	Parameter ST_TIME bound to: 2'b10 
	Parameter ST_BODY bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_2clk__parameterized8' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001011 
	Parameter PIPELINE bound to: NONE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BASE_WIDTH bound to: 72 - type: integer 
	Parameter SRL_THRESHOLD bound to: 5 - type: integer 
	Parameter RAM_THRESHOLD bound to: 9 - type: integer 
	Parameter NUM_FIFOS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_2clk__parameterized8' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk.v:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'body_fifo_i'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:94]
WARNING: [Synth 8-6014] Unused sequential element seqnum_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:130]
INFO: [Synth 8-256] done synthesizing module 'chdr_framer_2clk__parameterized0' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v:16]
WARNING: [Synth 8-6014] Unused sequential element sof_in_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v:75]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper__parameterized0' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v:31]
INFO: [Synth 8-638] synthesizing module 'radio_datapath_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_datapath_core.v:13]
	Parameter RADIO_NUM bound to: 0 - type: integer 
	Parameter SR_TIME_HI bound to: 8'b10000000 
	Parameter SR_TIME_LO bound to: 8'b10000001 
	Parameter SR_TIME_CTRL bound to: 8'b10000010 
	Parameter SR_CLEAR_CMDS bound to: 8'b10000011 
	Parameter SR_LOOPBACK bound to: 8'b10000100 
	Parameter SR_TEST bound to: 8'b10000101 
	Parameter SR_CODEC_IDLE bound to: 8'b10000110 
	Parameter SR_TX_CTRL_ERROR_POLICY bound to: 8'b10010000 
	Parameter SR_RX_CTRL_COMMAND bound to: 8'b10011000 
	Parameter SR_RX_CTRL_TIME_HI bound to: 8'b10011001 
	Parameter SR_RX_CTRL_TIME_LO bound to: 8'b10011010 
	Parameter SR_RX_CTRL_HALT bound to: 8'b10011011 
	Parameter SR_RX_CTRL_MAXLEN bound to: 8'b10011100 
	Parameter SR_RX_CTRL_CLEAR_CMDS bound to: 8'b10011101 
	Parameter SR_RX_CTRL_OUTPUT_FORMAT bound to: 8'b10011110 
	Parameter RB_VITA_TIME bound to: 8'b00000000 
	Parameter RB_VITA_LASTPPS bound to: 8'b00000001 
	Parameter RB_TEST bound to: 8'b00000010 
	Parameter RB_TXRX bound to: 8'b00000011 
	Parameter RB_RADIO_NUM bound to: 8'b00000100 
	Parameter RB_COMPAT_NUM bound to: 8'b00000101 
	Parameter SR_DB_FE_BASE bound to: 8'b10100000 
	Parameter RB_DB_FE_BASE bound to: 8'b00010000 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized96' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10000100 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized96' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized97' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10000101 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized97' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized98' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10000110 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized98' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'tx_control_gen3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_control_gen3.v:10]
	Parameter SR_ERROR_POLICY bound to: 8'b10010000 
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_SAMP bound to: 1 - type: integer 
	Parameter ST_ERROR_WAIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized99' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10010000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter at_reset bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized99' (265#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'tx_control_gen3' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_control_gen3.v:10]
INFO: [Synth 8-638] synthesizing module 'rx_control_gen3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_control_gen3.v:14]
	Parameter SR_RX_CTRL_COMMAND bound to: 8'b10011000 
	Parameter SR_RX_CTRL_TIME_HI bound to: 8'b10011001 
	Parameter SR_RX_CTRL_TIME_LO bound to: 8'b10011010 
	Parameter SR_RX_CTRL_HALT bound to: 8'b10011011 
	Parameter SR_RX_CTRL_MAXLEN bound to: 8'b10011100 
	Parameter SR_RX_CTRL_CLEAR_CMDS bound to: 8'b10011101 
	Parameter SR_RX_CTRL_OUTPUT_FORMAT bound to: 8'b10011110 
	Parameter IBS_IDLE bound to: 0 - type: integer 
	Parameter IBS_RUNNING bound to: 1 - type: integer 
	Parameter IBS_ERR_WAIT_FOR_READY bound to: 2 - type: integer 
	Parameter IBS_ERR_SEND_PKT bound to: 3 - type: integer 
	Parameter ERR_OVERRUN bound to: 8 - type: integer 
	Parameter ERR_BROKENCHAIN bound to: 4 - type: integer 
	Parameter ERR_LATECMD bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized100' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10011000 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized100' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized101' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10011001 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized101' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized102' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10011010 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized102' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized103' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10011011 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized103' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized104' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10011100 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized104' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized105' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10011101 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized105' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized106' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10011110 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter at_reset bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized106' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_short__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
	Parameter WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_short__parameterized4' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:16]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop2__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
	Parameter WIDTH bound to: 161 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop2__parameterized4' (266#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
INFO: [Synth 8-256] done synthesizing module 'rx_control_gen3' (267#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_control_gen3.v:14]
INFO: [Synth 8-638] synthesizing module 'axi_packet_mux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_packet_mux.v:9]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter MUX_PRE_FIFO_SIZE bound to: 0 - type: integer 
	Parameter MUX_POST_FIFO_SIZE bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_mux__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 192 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 0 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 0 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mux__parameterized2' (267#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_packet_mux' (268#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_packet_mux.v:9]
INFO: [Synth 8-256] done synthesizing module 'radio_datapath_core' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_datapath_core.v:13]
INFO: [Synth 8-638] synthesizing module 'radio_datapath_core__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_datapath_core.v:13]
	Parameter RADIO_NUM bound to: 1 - type: integer 
	Parameter SR_TIME_HI bound to: 8'b10000000 
	Parameter SR_TIME_LO bound to: 8'b10000001 
	Parameter SR_TIME_CTRL bound to: 8'b10000010 
	Parameter SR_CLEAR_CMDS bound to: 8'b10000011 
	Parameter SR_LOOPBACK bound to: 8'b10000100 
	Parameter SR_TEST bound to: 8'b10000101 
	Parameter SR_CODEC_IDLE bound to: 8'b10000110 
	Parameter SR_TX_CTRL_ERROR_POLICY bound to: 8'b10010000 
	Parameter SR_RX_CTRL_COMMAND bound to: 8'b10011000 
	Parameter SR_RX_CTRL_TIME_HI bound to: 8'b10011001 
	Parameter SR_RX_CTRL_TIME_LO bound to: 8'b10011010 
	Parameter SR_RX_CTRL_HALT bound to: 8'b10011011 
	Parameter SR_RX_CTRL_MAXLEN bound to: 8'b10011100 
	Parameter SR_RX_CTRL_CLEAR_CMDS bound to: 8'b10011101 
	Parameter SR_RX_CTRL_OUTPUT_FORMAT bound to: 8'b10011110 
	Parameter RB_VITA_TIME bound to: 8'b00000000 
	Parameter RB_VITA_LASTPPS bound to: 8'b00000001 
	Parameter RB_TEST bound to: 8'b00000010 
	Parameter RB_TXRX bound to: 8'b00000011 
	Parameter RB_RADIO_NUM bound to: 8'b00000100 
	Parameter RB_COMPAT_NUM bound to: 8'b00000101 
	Parameter SR_DB_FE_BASE bound to: 8'b10100000 
	Parameter RB_DB_FE_BASE bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'radio_datapath_core__parameterized0' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_datapath_core.v:13]
INFO: [Synth 8-638] synthesizing module 'noc_shell__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
	Parameter NOC_ID bound to: 64'b0001001010101101000100000000000000000000000000000000000000000001 
	Parameter INPUT_PORTS bound to: 2 - type: integer 
	Parameter OUTPUT_PORTS bound to: 2 - type: integer 
	Parameter USE_TIMED_CMDS bound to: 1 - type: integer 
	Parameter STR_SINK_FIFOSIZE bound to: 16'b0000010100001100 
	Parameter MTU bound to: 16'b0000101000001010 
	Parameter USE_GATE_MASK bound to: 2'b00 
	Parameter BLOCK_PORTS bound to: 2 - type: integer 
	Parameter CMD_FIFO_SIZE bound to: 16'b0000100000001000 
	Parameter RESP_FIFO_SIZE bound to: 5 - type: integer 
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_FLOW_CTRL_WINDOW_SIZE bound to: 8'b00000010 
	Parameter SR_FLOW_CTRL_WINDOW_EN bound to: 8'b00000011 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter SR_SRC_SID bound to: 8'b00000101 
	Parameter SR_NEXT_DST_SID bound to: 8'b00000110 
	Parameter SR_RESP_IN_DST_SID bound to: 8'b00000111 
	Parameter SR_RESP_OUT_DST_SID bound to: 8'b00001000 
	Parameter SR_RB_ADDR_USER bound to: 8'b01111100 
	Parameter SR_CLEAR_RX_FC bound to: 8'b01111101 
	Parameter SR_CLEAR_TX_FC bound to: 8'b01111110 
	Parameter SR_RB_ADDR bound to: 8'b01111111 
	Parameter SR_USER_REG_BASE bound to: 8'b10000000 
	Parameter RB_NOC_ID bound to: 8'b00000000 
	Parameter RB_GLOBAL_PARAMS bound to: 8'b00000001 
	Parameter RB_FIFOSIZE bound to: 8'b00000010 
	Parameter RB_MTU bound to: 8'b00000011 
	Parameter RB_BLOCK_PORT_SIDS bound to: 8'b00000100 
	Parameter RB_USER_RB_DATA bound to: 8'b00000101 
	Parameter RB_NOC_SHELL_COMPAT_NUM bound to: 8'b00000110 
	Parameter RB_AWIDTH bound to: 3 - type: integer 
	Parameter NOC_SHELL_MAJOR_COMPAT_NUM bound to: 2 - type: integer 
	Parameter NOC_SHELL_MINOR_COMPAT_NUM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmd_pkt_proc__parameterized0' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:45]
	Parameter SR_AWIDTH bound to: 8 - type: integer 
	Parameter SR_DWIDTH bound to: 32 - type: integer 
	Parameter RB_AWIDTH bound to: 3 - type: integer 
	Parameter RB_USER_AWIDTH bound to: 8 - type: integer 
	Parameter RB_DWIDTH bound to: 64 - type: integer 
	Parameter USE_TIME bound to: 1 - type: integer 
	Parameter SR_RB_ADDR bound to: 8'b01111111 
	Parameter SR_RB_ADDR_USER bound to: 8'b01111100 
	Parameter FIFO_SIZE bound to: 8'b00001000 
	Parameter S_CMD_HEAD bound to: 4'b0000 
	Parameter S_CMD_TIME bound to: 4'b0001 
	Parameter S_CMD_DATA bound to: 4'b0010 
	Parameter S_SET_WAIT bound to: 4'b0011 
	Parameter S_READBACK bound to: 4'b0100 
	Parameter S_RESP_HEAD bound to: 4'b0101 
	Parameter S_RESP_TIME bound to: 4'b0110 
	Parameter S_RESP_DATA bound to: 4'b0111 
	Parameter S_DROP bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized16' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001000 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized6' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001000 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized12' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 8'b00001000 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized12' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized6' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized16' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
WARNING: [Synth 8-350] instance 'cvita_hdr_parser' of module 'cvita_hdr_parser' requires 22 connections, but only 21 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:89]
WARNING: [Synth 8-6014] Unused sequential element is_long_cmd_pkt_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:205]
INFO: [Synth 8-256] done synthesizing module 'cmd_pkt_proc__parameterized0' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v:45]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:310]
INFO: [Synth 8-638] synthesizing module 'noc_input_port__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter STR_SINK_FIFOSIZE bound to: 8'b00001100 
INFO: [Synth 8-638] synthesizing module 'chdr_fifo_large__parameterized1' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
	Parameter SIZE bound to: 8'b00001100 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter SIZE_THRESHOLD bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized17' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001100 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_bram__parameterized7' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter SIZE bound to: 8'b00001100 
	Parameter ST_EMPTY bound to: 0 - type: integer 
	Parameter PRE_READ bound to: 1 - type: integer 
	Parameter READING bound to: 2 - type: integer 
	Parameter NUMLINES bound to: 4096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2port__parameterized13' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 8'b00001100 
	Parameter RW_MODE bound to: READ-FIRST - type: string 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ram_2port__parameterized13' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_bram__parameterized7' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized17' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'chdr_fifo_large__parameterized1' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
INFO: [Synth 8-256] done synthesizing module 'noc_input_port__parameterized1' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
INFO: [Synth 8-638] synthesizing module 'noc_input_port__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
	Parameter SR_FLOW_CTRL_CYCS_PER_ACK bound to: 8'b00000000 
	Parameter SR_FLOW_CTRL_PKTS_PER_ACK bound to: 8'b00000001 
	Parameter SR_ERROR_POLICY bound to: 8'b00000100 
	Parameter STR_SINK_FIFOSIZE bound to: 8'b00000101 
INFO: [Synth 8-638] synthesizing module 'chdr_fifo_large__parameterized2' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
	Parameter SIZE bound to: 8'b00000101 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter SIZE_THRESHOLD bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'chdr_fifo_large__parameterized2' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v:8]
INFO: [Synth 8-256] done synthesizing module 'noc_input_port__parameterized2' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v:10]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:368]
WARNING: [Synth 8-689] width (4) of port connection 'dest' does not match port width (1) of module 'axi_demux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:158]
INFO: [Synth 8-638] synthesizing module 'axi_mux__parameterized3' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 5 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 0 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mux__parameterized3' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
INFO: [Synth 8-256] done synthesizing module 'noc_shell__parameterized2' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:21]
INFO: [Synth 8-638] synthesizing module 'settings_bus_mux' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_mux.v:9]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 1 - type: integer 
	Parameter NUM_BUSES bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_mux__parameterized4' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
	Parameter PRIO bound to: 0 - type: integer 
	Parameter WIDTH bound to: 40 - type: integer 
	Parameter PRE_FIFO_SIZE bound to: 1 - type: integer 
	Parameter POST_FIFO_SIZE bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo__parameterized18' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
	Parameter WIDTH bound to: 41 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_fifo_flop2__parameterized5' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
	Parameter WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_flop2__parameterized5' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:14]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo__parameterized18' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v:17]
INFO: [Synth 8-256] done synthesizing module 'axi_mux__parameterized4' (269#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v:11]
INFO: [Synth 8-256] done synthesizing module 'settings_bus_mux' (270#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_mux.v:9]
INFO: [Synth 8-638] synthesizing module 'timekeeper' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/timekeeper.v:9]
	Parameter SR_TIME_HI bound to: 8'b10000000 
	Parameter SR_TIME_LO bound to: 8'b10000001 
	Parameter SR_TIME_CTRL bound to: 8'b10000010 
INFO: [Synth 8-638] synthesizing module 'setting_reg__parameterized107' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
	Parameter my_addr bound to: 8'b10000010 
	Parameter awidth bound to: 8 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter at_reset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'setting_reg__parameterized107' (270#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v:15]
INFO: [Synth 8-256] done synthesizing module 'timekeeper' (271#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/timekeeper.v:9]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen[1].axi_wrapper'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:213]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen[1].radio_datapath_core_i'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:243]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'noc_shell'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen[0].axi_wrapper'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:213]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen[0].radio_datapath_core_i'. This will prevent further optimization [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:243]
INFO: [Synth 8-256] done synthesizing module 'noc_block_radio_core' (272#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v:9]
WARNING: [Synth 8-689] width (130) of port connection 'db_fe_rb_data' does not match port width (128) of module 'noc_block_radio_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:694]
WARNING: [Synth 8-689] width (130) of port connection 'db_fe_rb_data' does not match port width (128) of module 'noc_block_radio_core' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:726]
WARNING: [Synth 8-3848] Net LMK_Sync in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:42]
WARNING: [Synth 8-3848] Net SFPP0_TxDisable in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:53]
WARNING: [Synth 8-3848] Net SFPP1_TxDisable in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:62]
WARNING: [Synth 8-3848] Net misc_ins[1] in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:650]
WARNING: [Synth 8-3848] Net misc_ins[3] in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:650]
WARNING: [Synth 8-3848] Net s00_axi_buser in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:343]
WARNING: [Synth 8-3848] Net s01_axi_buser in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:343]
WARNING: [Synth 8-3848] Net s00_axi_ruser in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:367]
WARNING: [Synth 8-3848] Net s01_axi_ruser in module/entity x300_core does not have driver. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:367]
INFO: [Synth 8-256] done synthesizing module 'x300_core' (273#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_core.v:8]
WARNING: [Synth 8-350] instance 'x300_core' of module 'x300_core' requires 174 connections, but only 171 given [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:1277]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (274#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-256] done synthesizing module 'x300' (275#1) [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.v:20]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[31]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[30]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[29]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[28]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[27]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[26]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[25]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[24]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[23]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[22]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[21]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[20]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[19]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[18]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[17]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[16]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[15]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[14]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[13]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[12]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[11]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[10]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[9]
WARNING: [Synth 8-3331] design setting_reg__parameterized50 has unconnected port in[8]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[31]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[30]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[29]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[28]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[27]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[26]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[25]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[24]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[23]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[22]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[21]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[20]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[19]
WARNING: [Synth 8-3331] design setting_reg__parameterized49 has unconnected port in[18]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[31]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[30]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[29]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[28]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[27]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[26]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[25]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[24]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[23]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[22]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[21]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[20]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[19]
WARNING: [Synth 8-3331] design setting_reg__parameterized48 has unconnected port in[18]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[31]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[30]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[29]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[28]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[27]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[26]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[25]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[24]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[23]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[22]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[21]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[20]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[19]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[18]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[17]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[16]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[15]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[14]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[13]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[12]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[11]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[10]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[9]
WARNING: [Synth 8-3331] design setting_reg__parameterized47 has unconnected port in[8]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[31]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[30]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[29]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[28]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[27]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[26]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[25]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[24]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[23]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[22]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[21]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[20]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[19]
WARNING: [Synth 8-3331] design setting_reg__parameterized46 has unconnected port in[18]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[31]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[30]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[29]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[28]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[27]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[26]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[25]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[24]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[23]
WARNING: [Synth 8-3331] design setting_reg__parameterized45 has unconnected port in[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:15 ; elapsed = 00:03:39 . Memory (MB): peak = 1906.512 ; gain = 614.250 ; free physical = 1403 ; free virtual = 4705
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:wr_request to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:rd_request to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:half_word to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[19] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[18] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[17] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[16] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[15] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[14] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[13] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[12] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[11] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[10] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[9] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[8] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[7] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[6] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[5] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[4] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[3] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[2] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[1] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[0] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:49]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:wr_request to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:rd_request to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:half_word to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[19] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[18] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[17] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[16] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[15] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[14] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[13] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[12] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[11] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[10] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[9] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[8] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[7] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[6] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[5] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[4] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[3] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[2] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[1] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[0] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:wr_request to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:rd_request to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:half_word to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[19] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[18] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[17] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[16] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[15] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[14] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[13] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[12] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[11] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[10] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[9] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[8] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[7] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[6] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[5] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[4] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[3] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[2] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[1] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin rego_encoder:address[0] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:79]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[64] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[63] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[62] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[61] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[60] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[59] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[58] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[57] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[56] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[55] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[54] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[53] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[52] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[51] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[50] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[49] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[48] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[47] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[46] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[45] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[44] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[43] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[42] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[41] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[40] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[39] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[38] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[37] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[36] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[35] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
WARNING: [Synth 8-3295] tying undriven pin ram_i:dib[34] to constant 0 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:58]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:19 ; elapsed = 00:03:44 . Memory (MB): peak = 1906.512 ; gain = 614.250 ; free physical = 1494 ; free virtual = 4797
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp29/ten_gig_eth_pcs_pma_in_context.xdc] for cell 'sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp29/ten_gig_eth_pcs_pma_in_context.xdc] for cell 'sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp30/one_gig_eth_pcs_pma_in_context.xdc] for cell 'sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp30/one_gig_eth_pcs_pma_in_context.xdc] for cell 'sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc] for cell 'u_ddr3_32bit'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc] for cell 'u_ddr3_32bit'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp32/axi64_4k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i1/xge_mac_wrapper_i/rxfifo_2clk'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp32/axi64_4k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i1/xge_mac_wrapper_i/rxfifo_2clk'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp32/axi64_4k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i1/xge_mac_wrapper_i/txfifo_2clk_1x'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp32/axi64_4k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i1/xge_mac_wrapper_i/txfifo_2clk_1x'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp33/axi64_8k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i0/simple_gemac_wrapper_i/rxfifo_2clk'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp33/axi64_8k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i0/simple_gemac_wrapper_i/rxfifo_2clk'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp33/axi64_8k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i0/simple_gemac_wrapper_i/txfifo_2clk'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp33/axi64_8k_2clk_fifo_in_context.xdc] for cell 'sfpp_io_i0/simple_gemac_wrapper_i/txfifo_2clk'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp34/bootram_in_context.xdc] for cell 'x300_core/bus_int_i/sc/sys_ram/sys_ram0'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp34/bootram_in_context.xdc] for cell 'x300_core/bus_int_i/sc/sys_ram/sys_ram0'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp34/bootram_in_context.xdc] for cell 'x300_core/bus_int_i/sc/sys_ram/sys_ram1'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp34/bootram_in_context.xdc] for cell 'x300_core/bus_int_i/sc/sys_ram/sys_ram1'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp35/bus_clk_gen_in_context.xdc] for cell 'bus_clk_gen'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp35/bus_clk_gen_in_context.xdc] for cell 'bus_clk_gen'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp36/fifo_4k_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/pcie_out_msg_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/pcie_out_msg_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/pcie_in_msg_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/pcie_in_msg_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[0].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[0].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[1].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[1].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[2].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[2].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[3].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[3].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[4].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[4].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[5].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/tx_dma_stuff_generator[5].tx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[0].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[0].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[1].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[1].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[2].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[2].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[3].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[3].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[4].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[4].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[5].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_pcie_int/rx_dma_stuff_generator[5].rx_dma_clock_crossing_fifo/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/set_sync_fifo0'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/set_sync_fifo0'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/set_sync_fifo1'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/set_sync_fifo1'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/status_fifo_2clk'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/status_fifo_2clk'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/fifo_short_2clk_i0'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/fifo_short_2clk_i0'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/fifo_short_2clk_i1'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/fifo_short_2clk_i1'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/set_sync_fifo0'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/set_sync_fifo0'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/set_sync_fifo1'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/set_sync_fifo1'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/status_fifo_2clk'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/status_fifo_2clk'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/fifo_short_2clk_i0'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/fifo_short_2clk_i0'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/fifo_short_2clk_i1'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/fifo_short_2clk_i1'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/axi_stream_rx_fifo_2clk/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/axi_stream_rx_fifo_2clk/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/axi_stream_tx_fifo_2clk/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/axi_stream_tx_fifo_2clk/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/i_iop2_msg_fifo_2clk/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/i_iop2_msg_fifo_2clk/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/o_iop2_msg_fifo_2clk/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/bus_int_i/sc/o_iop2_msg_fifo_2clk/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp37/fifo_short_2clk_in_context.xdc] for cell 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp38/pcie_clk_gen_in_context.xdc] for cell 'pcie_clk_gen'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp38/pcie_clk_gen_in_context.xdc] for cell 'pcie_clk_gen'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp39/radio_clk_gen_in_context.xdc] for cell 'radio_clk_gen'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp39/radio_clk_gen_in_context.xdc] for cell 'radio_clk_gen'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp47/complex_multiplier_dds_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].ddc/dds_freq_tune_inst/complex_mult_inst'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp47/complex_multiplier_dds_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].ddc/dds_freq_tune_inst/complex_mult_inst'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp47/complex_multiplier_dds_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].ddc/dds_freq_tune_inst/complex_mult_inst'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp47/complex_multiplier_dds_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].ddc/dds_freq_tune_inst/complex_mult_inst'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp57/dds_sin_cos_lut_only_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].ddc/dds_freq_tune_inst/dds_inst'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp57/dds_sin_cos_lut_only_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[0].ddc/dds_freq_tune_inst/dds_inst'
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp57/dds_sin_cos_lut_only_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].ddc/dds_freq_tune_inst/dds_inst'
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp57/dds_sin_cos_lut_only_in_context.xdc] for cell 'x300_core/inst_ddc/gen_ddc_chains[1].ddc/dds_freq_tune_inst/dds_inst'
Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.xdc]
Finished Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'FPGA_CLK' completely overrides clock 'FPGA_CLK_p'.
New: create_clock -period 5.000 -name FPGA_CLK -waveform {0.000 2.500} [get_ports FPGA_CLK_p], [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:9]
Previous: create_clock -period 5.000 [get_ports FPGA_CLK_p], [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp39/radio_clk_gen_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRT_DAC_CLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:16]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ lvfpga_chinch_inst/*/TxClockGenx/TxUseMmcm.TxMmcm/CLKOUT0}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:46]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*radio_clk_gen/*/CLKOUT0"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:52]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*radio_clk_gen/*/CLKOUT1"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:53]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*bus_clk_gen/*/CLKOUT0"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:55]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*bus_clk_gen/*/CLKOUT2"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:56]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*bus_clk_gen/*/CLKOUT3"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:57]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*bus_clk_gen/*/CLKFBOUT"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:58]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*pcie_clk_gen/*/CLKOUT0"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*pcie_clk_gen/*/CLKOUT1"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:60]
INFO: [Timing 38-2] Deriving generated clocks [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:66]
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:66]
WARNING: [Vivado 12-627] No clocks matched 'ioport2_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:66]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:66]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ioport2_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:66]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ioport2_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:67]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:67]
WARNING: [Vivado 12-627] No clocks matched 'rio40_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:67]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:67]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ioport2_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks rio40_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:68]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:68]
WARNING: [Vivado 12-627] No clocks matched 'radio_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:68]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:68]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks radio_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk_div2'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:69]
WARNING: [Vivado 12-627] No clocks matched 'radio_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:69]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk_div2]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:69]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks radio_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:69]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ioport2_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:70]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:70]
WARNING: [Vivado 12-627] No clocks matched 'IoPort2Wrapperx/RxLowSpeedClk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:70]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:70]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ioport2_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:70]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks IoPort2Wrapperx/RxLowSpeedClk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:70]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:71]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:71]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:71]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ce_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:72]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:72]
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:72]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:72]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ce_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:72]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:72]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ce_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:73]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:73]
WARNING: [Vivado 12-627] No clocks matched 'radio_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:73]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:73]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ce_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:73]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks radio_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:73]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'adc_cap_idelayctrl_i_REPLICATED_0'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:293]
WARNING: [Vivado 12-180] No cells matched 'adc_cap_idelayctrl_i_REPLICATED_0_2'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:294]
WARNING: [Vivado 12-180] No cells matched 'adc_cap_idelayctrl_i_REPLICATED_0_3'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:295]
WARNING: [Vivado 12-180] No cells matched 'adc_cap_idelayctrl_i_REPLICATED_0'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:296]
WARNING: [Vivado 12-180] No cells matched 'adc_cap_idelayctrl_i_REPLICATED_0_2'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:297]
WARNING: [Vivado 12-180] No cells matched 'adc_cap_idelayctrl_i_REPLICATED_0_3'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:298]
WARNING: [Vivado 12-627] No clocks matched 'IoTxClock'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:386]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:386]
WARNING: [Vivado 12-627] No clocks matched 'IoTxClock'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:387]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:387]
WARNING: [Vivado 12-627] No clocks matched 'IoTxClock'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:388]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:388]
WARNING: [Vivado 12-627] No clocks matched 'IoTxClock'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:389]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:389]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ lvfpga_chinch_inst/*StartupFsmx/aResetLcl*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:400]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/BlkOut.oPushToggle0_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:409]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/BlkOut.oPushToggle1*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:409]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/*iRdyPushToggle_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:412]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/*iRdyPushToggle*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:412]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/BlkOut.oPushToggle0_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:417]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/BlkOut.oPushToggle1*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:417]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/*iRdyPushToggle_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:419]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/*iRdyPushToggle*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:419]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/oHoldSigIn_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:423]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/oLocalSigOutCEx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:423]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/iSigOut_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:425]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/iSigOutx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:425]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/PacketReceivedDoublesync*DoubleSyncAsyncInBasex/oSig_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:429]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/PacketReceivedDoublesync*DoubleSyncAsyncInBasex/oSigx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:429]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/BlkOut.oPushToggle0_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:434]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/BlkOut.oPushToggle1*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:434]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/*iRdyPushToggle_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:436]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/*iRdyPushToggle*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:436]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oInputCountGray_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:440]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oInputCountGrayx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:440]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/PacketFullyReceived/oInputCountGray_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:442]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/PacketFullyReceived/oInputCountGrayx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:442]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/oInputCountGray_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:444]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/oInputCountGrayx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:444]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/iOutputCountGray_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:446]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/iOutputCountGrayx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:446]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/oInputCountGray_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:448]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/oInputCountGrayx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:448]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/iOutputCountGray_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:450]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/iOutputCountGrayx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:450]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/oeOutputCountGrayx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:451]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo*DualPortRAMx*oDlyAddr*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:451]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/BlkOut.oPushToggle0_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:454]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/BlkOut.oPushToggle1*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:454]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/*iRdyPushToggle_ms*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:456]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/*iRdyPushToggle*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:456]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/Startup.DoubleSyncEnableTransmit/*DoubleSyncAsyncInBasex/oSig_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:460]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/Startup.DoubleSyncEnableTransmit/*DoubleSyncAsyncInBasex/oSigx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:460]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/DoubleSyncWidePortMode.DoubleSync*WidePortMode/DoubleSyncAsyncInBasex/oSig_msx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:462]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/DoubleSyncWidePortMode.DoubleSync*WidePortMode/DoubleSyncAsyncInBasex/oSigx*}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:462]
WARNING: [Vivado 12-508] No pins matched 'int_reset_sync/reset_int*/PRE'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:514]
WARNING: [Vivado 12-508] No pins matched 'int_div2_reset_sync/reset_int*/PRE'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:515]
WARNING: [Vivado 12-508] No pins matched 'ce_reset_sync/reset_int*/PRE'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:516]
WARNING: [Vivado 12-508] No pins matched 'radio_reset_sync/reset_int*/PRE'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc:517]
Finished Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/x300_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:13]
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk_div2'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk_div2]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/*/gtxe2_i/RXOUTCLK}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/*/gtxe2_i/RXOUTCLK}]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/*/gtxe2_i/TXOUTCLK}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:16]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/*/gtxe2_i/TXOUTCLK}]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/x300_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc]
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ *sfpp_io_*/one_gige_phy_i/*reset_sync*/PRE}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc:17]
Finished Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/x300_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_1ge.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge_port1.xdc]
Finished Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge_port1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_10ge_port1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT0"}'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:6]
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:8]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:8]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_ps_clk_bufg_in'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:8]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks mmcm_ps_clk_bufg_in]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:9]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:9]
WARNING: [Vivado 12-627] No clocks matched 'ddr3_axi_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:9]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ddr3_axi_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'bus_clk'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'ddr3_axi_clk_x2'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks bus_clk]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ddr3_axi_clk_x2]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[4]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[50]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[48]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[62]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[47]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[3]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[0]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:33]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[63]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[2]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:35]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[5]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:36]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[6]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:37]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[8]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:38]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[12]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:39]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[21]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:40]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[24]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:41]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[27]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[15]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[18]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:44]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[36]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[39]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:46]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[30]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[42]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[44]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[45]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[33]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[51]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[53]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[54]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[56]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[57]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[59]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[60]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[28]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[31]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[7]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[11]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[14]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[9]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[10]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[13]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[16]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[19]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[22]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[25]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:70]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[34]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[37]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[17]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[20]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[23]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[26]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[29]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[32]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[35]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[38]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[41]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[1]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[40]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[43]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:84]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[46]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:85]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[49]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:86]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[52]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:87]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[55]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:88]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[58]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:89]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_i_tdata_debug[61]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:90]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[63]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:91]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[60]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[57]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[54]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[51]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[30]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[33]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:97]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[36]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:98]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[39]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[42]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[45]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:101]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[48]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:102]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[0]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[11]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:104]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[12]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[14]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[15]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[17]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[18]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[20]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[21]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[23]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:112]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[24]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:113]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[26]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[27]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[29]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:116]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[2]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[32]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[35]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[38]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[3]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:121]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[41]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:122]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[44]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:123]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[47]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:124]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[50]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:125]
WARNING: [Vivado 12-507] No nets matched 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_i_tdata_debug[53]'. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:126]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc:126]
Finished Parsing XDC File [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/x300_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/x300_dram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/x300_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/x300_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  OBUFDS => OBUFDS: 21 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2613.309 ; gain = 0.000 ; free physical = 694 ; free virtual = 3986
WARNING: [Timing 38-316] Clock period '5.000' specified during out-of-context synthesis of instance 'u_ddr3_32bit' at clock pin 'clk_ref_i' is different from the actual clock period '4.998', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'sfpp_io_i0/simple_gemac_wrapper_i/rxfifo_2clk' at clock pin 'm_aclk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'sfpp_io_i0/simple_gemac_wrapper_i/txfifo_2clk' at clock pin 'm_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'sfpp_io_i1/xge_mac_wrapper_i/rxfifo_2clk' at clock pin 'm_aclk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'sfpp_io_i1/xge_mac_wrapper_i/txfifo_2clk_1x' at clock pin 'm_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/bus_int_i/sc/axi_stream_rx_fifo_2clk/fifo_section[0].impl_srl_i' at clock pin 'wr_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/bus_int_i/sc/axi_stream_tx_fifo_2clk/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/bus_int_i/sc/i_iop2_msg_fifo_2clk/fifo_section[0].impl_srl_i' at clock pin 'wr_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/bus_int_i/sc/o_iop2_msg_fifo_2clk/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x300_core/bus_int_i/sc/sys_ram/sys_ram0' at clock pin 'clka' is different from the actual clock period '10.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'x300_core/bus_int_i/sc/sys_ram/sys_ram1' at clock pin 'clka' is different from the actual clock period '10.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_Latencytest/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].ddc/dds_freq_tune_inst/complex_mult_inst' at clock pin 'aclk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[0].ddc/dds_freq_tune_inst/dds_inst' at clock pin 'aclk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].ddc/dds_freq_tune_inst/complex_mult_inst' at clock pin 'aclk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/gen_ddc_chains[1].ddc/dds_freq_tune_inst/dds_inst' at clock pin 'aclk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '4.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_ddc/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/fifo_short_2clk_i0' at clock pin 'rd_clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/fifo_short_2clk_i1' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/set_sync_fifo0' at clock pin 'rd_clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/set_sync_fifo1' at clock pin 'rd_clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[0].axi_dma_fifo_i/status_fifo_2clk' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/fifo_short_2clk_i0' at clock pin 'rd_clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/fifo_short_2clk_i1' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/set_sync_fifo0' at clock pin 'rd_clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/set_sync_fifo1' at clock pin 'rd_clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/gen_dma_fifos[1].axi_dma_fifo_i/status_fifo_2clk' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/inst_noc_block_dram_fifo/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i0/noc_shell/sid_settings_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[0].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/body_fifo/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_deframer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/body_fifo_i/fifo_section[0].impl_bram_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/gen[1].axi_wrapper/chdr_framer/hdr_fifo_i/fifo_section[1].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/noc_shell/ackin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/noc_shell/ackout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/noc_shell/cmdin_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/noc_shell/cmdout_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/noc_shell/genblk1[0].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'x300_core/noc_block_radio_core_i1/noc_shell/genblk1[1].sett_bus_2clk_i/fifo_section[0].impl_srl_i' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:00 ; elapsed = 00:05:36 . Memory (MB): peak = 2613.309 ; gain = 1321.047 ; free physical = 1209 ; free virtual = 4501
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:00 ; elapsed = 00:05:36 . Memory (MB): peak = 2617.227 ; gain = 1324.965 ; free physical = 1208 ; free virtual = 4501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp31/ddr3_32bit_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FPGA_CLK_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp39/radio_clk_gen_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FPGA_CLK_n. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp39/radio_clk_gen_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for FPGA_CLK_p. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp39/radio_clk_gen_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FPGA_CLK_p. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/.Xil/Vivado-3582-vivado-VirtualBox/dcp39/radio_clk_gen_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst. (constraint file  /home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for bus_clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio_clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfpp_io_i0/simple_gemac_wrapper_i/rxfifo_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfpp_io_i0/simple_gemac_wrapper_i/txfifo_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfpp_io_i1/xge_mac_wrapper_i/rxfifo_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfpp_io_i1/xge_mac_wrapper_i/txfifo_2clk_1x. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ddr3_32bit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/m00_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_rs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_rs_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_rs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_rs_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/bus_int_i/sc/axi_stream_rx_fifo_2clk/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/bus_int_i/sc/axi_stream_tx_fifo_2clk/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/bus_int_i/sc/i_iop2_msg_fifo_2clk/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/bus_int_i/sc/o_iop2_msg_fifo_2clk/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/bus_int_i/sc/sys_ram/sys_ram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/bus_int_i/sc/sys_ram/sys_ram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/body_fifo/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/axi_wrapper/chdr_deframer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/axi_wrapper/chdr_framer/body_fifo_i/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/axi_wrapper/chdr_framer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/noc_shell/ackin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/noc_shell/ackout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/noc_shell/cmdin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/noc_shell/cmdout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/noc_shell/\genblk1[0].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_Latencytest/noc_shell/sid_settings_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].axi_wrapper /chdr_deframer/body_fifo/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].axi_wrapper /chdr_framer/body_fifo_i/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].ddc /dds_freq_tune_inst/complex_mult_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[0].ddc /dds_freq_tune_inst/dds_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].axi_wrapper /chdr_deframer/body_fifo/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].axi_wrapper /chdr_framer/body_fifo_i/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].ddc /dds_freq_tune_inst/complex_mult_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/\gen_ddc_chains[1].ddc /dds_freq_tune_inst/dds_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/noc_shell/ackin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/noc_shell/ackout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/noc_shell/cmdin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/noc_shell/cmdout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/noc_shell/\genblk1[0].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/noc_shell/\genblk1[1].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_ddc/noc_shell/sid_settings_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[0].axi_dma_fifo_i /fifo_short_2clk_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[0].axi_dma_fifo_i /fifo_short_2clk_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[0].axi_dma_fifo_i /set_sync_fifo0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[0].axi_dma_fifo_i /set_sync_fifo1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[0].axi_dma_fifo_i /status_fifo_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[1].axi_dma_fifo_i /fifo_short_2clk_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[1].axi_dma_fifo_i /fifo_short_2clk_i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[1].axi_dma_fifo_i /set_sync_fifo0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[1].axi_dma_fifo_i /set_sync_fifo1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/\gen_dma_fifos[1].axi_dma_fifo_i /status_fifo_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/noc_shell/ackin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/noc_shell/ackout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/noc_shell/cmdin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/noc_shell/cmdout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/noc_shell/\genblk1[0].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/noc_shell/\genblk1[1].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/inst_noc_block_dram_fifo/noc_shell/sid_settings_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[0].axi_wrapper /chdr_deframer/body_fifo/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[0].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[0].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[0].axi_wrapper /chdr_framer/body_fifo_i/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[0].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[0].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[1].axi_wrapper /chdr_deframer/body_fifo/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[1].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[1].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[1].axi_wrapper /chdr_framer/body_fifo_i/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[1].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/\gen[1].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/noc_shell/ackin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/noc_shell/ackout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/noc_shell/cmdin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/noc_shell/cmdout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/noc_shell/\genblk1[0].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/noc_shell/\genblk1[1].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i0/noc_shell/sid_settings_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[0].axi_wrapper /chdr_deframer/body_fifo/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[0].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[0].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[0].axi_wrapper /chdr_framer/body_fifo_i/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[0].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[0].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[1].axi_wrapper /chdr_deframer/body_fifo/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[1].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[1].axi_wrapper /chdr_deframer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[1].axi_wrapper /chdr_framer/body_fifo_i/\fifo_section[0].impl_bram_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[1].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/\gen[1].axi_wrapper /chdr_framer/hdr_fifo_i/\fifo_section[1].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/noc_shell/ackin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/noc_shell/ackout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/noc_shell/cmdin_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/noc_shell/cmdout_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/noc_shell/\genblk1[0].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/noc_shell/\genblk1[1].sett_bus_2clk_i /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_core/noc_block_radio_core_i1/noc_shell/sid_settings_2clk_i/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/pcie_in_msg_fifo/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/pcie_out_msg_fifo/\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\rx_dma_stuff_generator[0].rx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\rx_dma_stuff_generator[1].rx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\rx_dma_stuff_generator[2].rx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\rx_dma_stuff_generator[3].rx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\rx_dma_stuff_generator[4].rx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\rx_dma_stuff_generator[5].rx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\tx_dma_stuff_generator[0].tx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\tx_dma_stuff_generator[1].tx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\tx_dma_stuff_generator[2].tx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\tx_dma_stuff_generator[3].tx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\tx_dma_stuff_generator[4].tx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x300_pcie_int/\tx_dma_stuff_generator[5].tx_dma_clock_crossing_fifo /\fifo_section[0].impl_srl_i . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:12 ; elapsed = 00:05:51 . Memory (MB): peak = 2617.227 ; gain = 1324.965 ; free physical = 971 ; free virtual = 4264
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element por_counter_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/por_gen.v:18]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_generator.v:20]
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element errors_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:80]
INFO: [Synth 8-802] inferred FSM for state register 'mx_state_reg' in module 'axi_mux4'
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dm_state_reg' in module 'axi_demux4'
INFO: [Synth 8-5544] ROM "dm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regi_req_dest2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regi_req_dest2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usr_signature" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bus_counter_reg was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_basic_regs.v:60]
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[0].pkt_count_mem_reg[0] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[0].samp_count_mem_reg[0] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[1].pkt_count_mem_reg[1] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[1].samp_count_mem_reg[1] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[2].pkt_count_mem_reg[2] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[2].samp_count_mem_reg[2] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[3].pkt_count_mem_reg[3] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[3].samp_count_mem_reg[3] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[4].pkt_count_mem_reg[4] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[4].samp_count_mem_reg[4] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[5].pkt_count_mem_reg[5] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[5].samp_count_mem_reg[5] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_enabled" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[0].pkt_count_mem_reg[0] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[0].samp_count_mem_reg[0] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[1].pkt_count_mem_reg[1] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[1].samp_count_mem_reg[1] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[2].pkt_count_mem_reg[2] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:118]
WARNING: [Synth 8-6014] Unused sequential element dma_ctrl_logic_generator[2].samp_count_mem_reg[2] was removed.  [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/pcie_dma_ctrl.v:127]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:107]
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dm_state_reg' in module 'axi_demux4__parameterized0'
INFO: [Synth 8-5544] ROM "dm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvita_dechunker'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_rem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvita_chunker'
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "send_pause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "paused" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "af_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "af_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_quanta_rcvd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'rxmac_to_ll8'
INFO: [Synth 8-5544] ROM "xfer_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:107]
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "holding" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:107]
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'll8_to_txmac'
INFO: [Synth 8-5544] ROM "xfer_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mdio'
INFO: [Synth 8-5546] ROM "wb_dat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_operation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_write_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'pkt_pending_reg' into 'rxhfifo_ren_d1_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge/rtl/verilog/rx_enqueue.v:688]
INFO: [Synth 8-5546] ROM "rxhfifo_wstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxhfifo_wstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "crc_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rxhfifo_wstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxhfifo_wstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "crc_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_crc_bytes" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_enc_reg' in module 'tx_dequeue'
INFO: [Synth 8-5546] ROM "next_state_pad" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_txhfifo_wstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "crc32_tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ifg_deficit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_eop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_enc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_enc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_enc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state_pad" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_txhfifo_wstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "crc32_tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ifg_deficit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_eop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_enc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_enc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_enc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_xgxs_txc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_xgxs_txd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wishbone_if'
INFO: [Synth 8-5546] ROM "cpureg_config0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpureg_int_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_dat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_operation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_write_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xge_gpo_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xge64_to_axi64'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/xge_interface/axi_count_packets_in_fifo.v:100]
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/ddr3_32bit/ddr3_32bit/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "xadc_supplied_temperature.sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mx_state_reg' in module 'axi_mux4__parameterized1'
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_pkt_proc'
INFO: [Synth 8-5544] ROM "int_tready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-802] inferred FSM for state register 'chdr_state_reg' in module 'chdr_framer'
INFO: [Synth 8-5544] ROM "chdr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "seqnum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mx_state_reg' in module 'axi_mux4__parameterized0'
INFO: [Synth 8-5544] ROM "mx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'axi_chdr_test_pattern'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'axi_chdr_test_pattern'
INFO: [Synth 8-5546] ROM "tx_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_tready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_tready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "running" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "running" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rearm_test" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "write_data_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_axi_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_ctrl_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'input_state_reg' in module 'axi_dma_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'output_state_reg' in module 'axi_dma_fifo'
INFO: [Synth 8-5544] ROM "input_timeout_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_timeout_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_ctrl_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_timeout_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_timeout_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_ctrl_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'input_state_reg' in module 'axi_dma_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'output_state_reg' in module 'axi_dma_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "input_timeout_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_timeout_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_ctrl_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-5546] ROM "pkt_size0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "large_pkt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "warning_long_throttle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error_drop_pkt_lockup" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:107]
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dds_freq_tune__xdcDup__1'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dds_freq_tune'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rb_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rb_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zpu_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zpu_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'axi_stream_to_wb'
INFO: [Synth 8-5546] ROM "ctrl_addressed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:107]
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_spi_core__parameterized0'
INFO: [Synth 8-5546] ROM "is_eth_broadcast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_eth_type_ipv4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v:20]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v:21]
INFO: [Synth 8-802] inferred FSM for state register 'mx_state_reg' in module 'axi_mux4__parameterized2'
INFO: [Synth 8-5546] ROM "is_eth_broadcast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_eth_type_ipv4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dm_state_reg' in module 'axi_demux4__parameterized1'
INFO: [Synth 8-5546] ROM "demux_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zpuo_eth_dest" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo'
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_pkt_proc__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:169]
INFO: [Synth 8-4471] merging register 'resp_tlast_reg' into 'resp_tvalid_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_control_gen3.v:62]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v:107]
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'resp_tvalid_reg' into 'resp_tlast_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_control_gen3.v:153]
INFO: [Synth 8-802] inferred FSM for state register 'ibs_state_reg' in module 'rx_control_gen3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_spi_core'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:158]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v:154]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MX_IDLE |                              000 |                             0000
                    MX_0 |                              001 |                             0001
                    MX_1 |                              010 |                             0010
                    MX_2 |                              011 |                             0100
                    MX_3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mx_state_reg' using encoding 'sequential' in module 'axi_mux4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 DM_IDLE |                              000 |                             0000
                    DM_0 |                              001 |                             0001
                    DM_1 |                              010 |                             0010
                    DM_2 |                              011 |                             0100
                    DM_3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_state_reg' using encoding 'sequential' in module 'axi_demux4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 DM_IDLE |                              000 |                             0000
                    DM_0 |                              001 |                             0001
                    DM_1 |                              010 |                             0010
                    DM_2 |                              011 |                             0100
                    DM_3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_state_reg' using encoding 'sequential' in module 'axi_demux4__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ST_HEADER |                               00 |                               00
                  iSTATE |                               01 |                               11
                 ST_DATA |                               10 |                               01
              ST_PADDING |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvita_dechunker'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ST_HEADER |                               00 |                               00
                  iSTATE |                               01 |                               11
                 ST_DATA |                               10 |                               01
              ST_PADDING |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvita_chunker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               XFER_IDLE |                              000 |                              000
             XFER_ACTIVE |                              001 |                              001
              XFER_ERROR |                              010 |                              010
             XFER_ERROR2 |                              100 |                              011
            XFER_OVERRUN |                              011 |                              100
           XFER_OVERRUN2 |                              110 |                              101
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'rxmac_to_ll8'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               XFER_IDLE |                              000 |                              000
             XFER_ACTIVE |                              001 |                              001
           XFER_UNDERRUN |                              010 |                              011
               XFER_DROP |                              100 |                              100
              XFER_WAIT1 |                              011 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'll8_to_txmac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000000 |                         00000000
               PREAMBLE1 |                          0000001 |                         00000001
               PREAMBLE2 |                          0000010 |                         00000010
               PREAMBLE3 |                          0000011 |                         00000011
               PREAMBLE4 |                          0000100 |                         00000100
               PREAMBLE5 |                          0000101 |                         00000101
               PREAMBLE6 |                          0000110 |                         00000110
               PREAMBLE7 |                          0000111 |                         00000111
               PREAMBLE8 |                          0001000 |                         00001000
               PREAMBLE9 |                          0001001 |                         00001001
              PREAMBLE10 |                          0001010 |                         00001010
              PREAMBLE11 |                          0001011 |                         00001011
              PREAMBLE12 |                          0001100 |                         00001100
              PREAMBLE13 |                          0001101 |                         00001101
              PREAMBLE14 |                          0001110 |                         00001110
              PREAMBLE15 |                          0001111 |                         00001111
              PREAMBLE16 |                          0010000 |                         00010000
              PREAMBLE17 |                          0010001 |                         00010001
              PREAMBLE18 |                          0010010 |                         00010010
              PREAMBLE19 |                          0010011 |                         00010011
              PREAMBLE20 |                          0010100 |                         00010100
              PREAMBLE21 |                          0010101 |                         00010101
              PREAMBLE22 |                          0010110 |                         00010110
              PREAMBLE23 |                          0010111 |                         00010111
              PREAMBLE24 |                          0011000 |                         00011000
              PREAMBLE25 |                          0011001 |                         00011001
              PREAMBLE26 |                          0011010 |                         00011010
              PREAMBLE27 |                          0011011 |                         00011011
              PREAMBLE28 |                          0011100 |                         00011100
              PREAMBLE29 |                          0011101 |                         00011101
              PREAMBLE30 |                          0011110 |                         00011110
              PREAMBLE31 |                          0011111 |                         00011111
              PREAMBLE32 |                          0100000 |                         00100000
                  START1 |                          0100001 |                         00100001
              C45_START2 |                          0100010 |                         00100011
              C22_START2 |                          0100011 |                         00100010
                     OP1 |                          0100100 |                         00100100
                     OP2 |                          0100101 |                         00100101
                  PRTAD1 |                          0100110 |                         00100110
                  PRTAD2 |                          0100111 |                         00100111
                  PRTAD3 |                          0101000 |                         00101000
                  PRTAD4 |                          0101001 |                         00101001
                  PRTAD5 |                          0101010 |                         00101010
                  DEVAD1 |                          0101011 |                         00101011
                  DEVAD2 |                          0101100 |                         00101100
                  DEVAD3 |                          0101101 |                         00101101
                  DEVAD4 |                          0101110 |                         00101110
                  DEVAD5 |                          0101111 |                         00101111
                     TA1 |                          0110000 |                         00110000
                     TA2 |                          0110001 |                         00110001
                  WRITE1 |                          0110010 |                         01000011
                  WRITE2 |                          0110011 |                         01000100
                  WRITE3 |                          0110100 |                         01000101
                  WRITE4 |                          0110101 |                         01000110
                  WRITE5 |                          0110110 |                         01000111
                  WRITE6 |                          0110111 |                         01001000
                  WRITE7 |                          0111000 |                         01001001
                  WRITE8 |                          0111001 |                         01001010
                  WRITE9 |                          0111010 |                         01001011
                 WRITE10 |                          0111011 |                         01001100
                 WRITE11 |                          0111100 |                         01001101
                 WRITE12 |                          0111101 |                         01001110
                 WRITE13 |                          0111110 |                         01001111
                 WRITE14 |                          0111111 |                         01010000
                 WRITE15 |                          1000000 |                         01010001
                 WRITE16 |                          1000001 |                         01010010
               C45_ADDR1 |                          1000010 |                         01010011
               C45_ADDR2 |                          1000011 |                         01010100
               C45_ADDR3 |                          1000100 |                         01010101
               C45_ADDR4 |                          1000101 |                         01010110
               C45_ADDR5 |                          1000110 |                         01010111
               C45_ADDR6 |                          1000111 |                         01011000
               C45_ADDR7 |                          1001000 |                         01011001
               C45_ADDR8 |                          1001001 |                         01011010
               C45_ADDR9 |                          1001010 |                         01011011
              C45_ADDR10 |                          1001011 |                         01011100
              C45_ADDR11 |                          1001100 |                         01011101
              C45_ADDR12 |                          1001101 |                         01011110
              C45_ADDR13 |                          1001110 |                         01011111
              C45_ADDR14 |                          1001111 |                         01100000
              C45_ADDR15 |                          1010000 |                         01100001
              C45_ADDR16 |                          1010001 |                         01100010
                     TA3 |                          1010010 |                         00110010
                   READ1 |                          1010011 |                         00110011
                   READ2 |                          1010100 |                         00110100
                   READ3 |                          1010101 |                         00110101
                   READ4 |                          1010110 |                         00110110
                   READ5 |                          1010111 |                         00110111
                   READ6 |                          1011000 |                         00111000
                   READ7 |                          1011001 |                         00111001
                   READ8 |                          1011010 |                         00111010
                   READ9 |                          1011011 |                         00111011
                  READ10 |                          1011100 |                         00111100
                  READ11 |                          1011101 |                         00111101
                  READ12 |                          1011110 |                         00111110
                  READ13 |                          1011111 |                         00111111
                  READ14 |                          1100000 |                         01000000
                  READ15 |                          1100001 |                         01000001
                  READ16 |                          1100010 |                         01000010
                 PREIDLE |                          1100011 |                         01100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mdio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
             SM_PREAMBLE |                              001 |                              001
                   SM_TX |                              010 |                              010
                  SM_EOP |                              011 |                              011
                 SM_TERM |                              100 |                              100
            SM_TERM_FAIL |                              101 |                              101
                  SM_IFG |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_enc_reg' using encoding 'sequential' in module 'tx_dequeue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000000 |                         00000000
               PREAMBLE1 |                          0000001 |                         00000001
               PREAMBLE2 |                          0000010 |                         00000010
               PREAMBLE3 |                          0000011 |                         00000011
               PREAMBLE4 |                          0000100 |                         00000100
               PREAMBLE5 |                          0000101 |                         00000101
               PREAMBLE6 |                          0000110 |                         00000110
               PREAMBLE7 |                          0000111 |                         00000111
               PREAMBLE8 |                          0001000 |                         00001000
               PREAMBLE9 |                          0001001 |                         00001001
              PREAMBLE10 |                          0001010 |                         00001010
              PREAMBLE11 |                          0001011 |                         00001011
              PREAMBLE12 |                          0001100 |                         00001100
              PREAMBLE13 |                          0001101 |                         00001101
              PREAMBLE14 |                          0001110 |                         00001110
              PREAMBLE15 |                          0001111 |                         00001111
              PREAMBLE16 |                          0010000 |                         00010000
              PREAMBLE17 |                          0010001 |                         00010001
              PREAMBLE18 |                          0010010 |                         00010010
              PREAMBLE19 |                          0010011 |                         00010011
              PREAMBLE20 |                          0010100 |                         00010100
              PREAMBLE21 |                          0010101 |                         00010101
              PREAMBLE22 |                          0010110 |                         00010110
              PREAMBLE23 |                          0010111 |                         00010111
              PREAMBLE24 |                          0011000 |                         00011000
              PREAMBLE25 |                          0011001 |                         00011001
              PREAMBLE26 |                          0011010 |                         00011010
              PREAMBLE27 |                          0011011 |                         00011011
              PREAMBLE28 |                          0011100 |                         00011100
              PREAMBLE29 |                          0011101 |                         00011101
              PREAMBLE30 |                          0011110 |                         00011110
              PREAMBLE31 |                          0011111 |                         00011111
              PREAMBLE32 |                          0100000 |                         00100000
                  START1 |                          0100001 |                         00100001
              C45_START2 |                          0100010 |                         00100011
              C22_START2 |                          0100011 |                         00100010
                     OP1 |                          0100100 |                         00100100
                     OP2 |                          0100101 |                         00100101
                  PRTAD1 |                          0100110 |                         00100110
                  PRTAD2 |                          0100111 |                         00100111
                  PRTAD3 |                          0101000 |                         00101000
                  PRTAD4 |                          0101001 |                         00101001
                  PRTAD5 |                          0101010 |                         00101010
                  DEVAD1 |                          0101011 |                         00101011
                  DEVAD2 |                          0101100 |                         00101100
                  DEVAD3 |                          0101101 |                         00101101
                  DEVAD4 |                          0101110 |                         00101110
                  DEVAD5 |                          0101111 |                         00101111
                     TA1 |                          0110000 |                         00110000
                     TA2 |                          0110001 |                         00110001
                  WRITE1 |                          0110010 |                         01000011
                  WRITE2 |                          0110011 |                         01000100
                  WRITE3 |                          0110100 |                         01000101
                  WRITE4 |                          0110101 |                         01000110
                  WRITE5 |                          0110110 |                         01000111
                  WRITE6 |                          0110111 |                         01001000
                  WRITE7 |                          0111000 |                         01001001
                  WRITE8 |                          0111001 |                         01001010
                  WRITE9 |                          0111010 |                         01001011
                 WRITE10 |                          0111011 |                         01001100
                 WRITE11 |                          0111100 |                         01001101
                 WRITE12 |                          0111101 |                         01001110
                 WRITE13 |                          0111110 |                         01001111
                 WRITE14 |                          0111111 |                         01010000
                 WRITE15 |                          1000000 |                         01010001
                 WRITE16 |                          1000001 |                         01010010
               C45_ADDR1 |                          1000010 |                         01010011
               C45_ADDR2 |                          1000011 |                         01010100
               C45_ADDR3 |                          1000100 |                         01010101
               C45_ADDR4 |                          1000101 |                         01010110
               C45_ADDR5 |                          1000110 |                         01010111
               C45_ADDR6 |                          1000111 |                         01011000
               C45_ADDR7 |                          1001000 |                         01011001
               C45_ADDR8 |                          1001001 |                         01011010
               C45_ADDR9 |                          1001010 |                         01011011
              C45_ADDR10 |                          1001011 |                         01011100
              C45_ADDR11 |                          1001100 |                         01011101
              C45_ADDR12 |                          1001101 |                         01011110
              C45_ADDR13 |                          1001110 |                         01011111
              C45_ADDR14 |                          1001111 |                         01100000
              C45_ADDR15 |                          1010000 |                         01100001
              C45_ADDR16 |                          1010001 |                         01100010
                     TA3 |                          1010010 |                         00110010
                   READ1 |                          1010011 |                         00110011
                   READ2 |                          1010100 |                         00110100
                   READ3 |                          1010101 |                         00110101
                   READ4 |                          1010110 |                         00110110
                   READ5 |                          1010111 |                         00110111
                   READ6 |                          1011000 |                         00111000
                   READ7 |                          1011001 |                         00111001
                   READ8 |                          1011010 |                         00111010
                   READ9 |                          1011011 |                         00111011
                  READ10 |                          1011100 |                         00111100
                  READ11 |                          1011101 |                         00111101
                  READ12 |                          1011110 |                         00111110
                  READ13 |                          1011111 |                         00111111
                  READ14 |                          1100000 |                         01000000
                  READ15 |                          1100001 |                         01000001
                  READ16 |                          1100010 |                         01000010
                 PREIDLE |                          1100011 |                         01100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wishbone_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                             0000 |                             0000
                  IN_USE |                             0001 |                             0001
               FLUSHING8 |                             0010 |                             0111
               FLUSHING7 |                             0011 |                             0110
               FLUSHING6 |                             0100 |                             0101
               FLUSHING5 |                             0101 |                             0100
               FLUSHING4 |                             0110 |                             0011
               FLUSHING3 |                             0111 |                             0010
                  ERROR1 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xge64_to_axi64'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MX_IDLE |                              000 |                             0000
                    MX_0 |                              001 |                             0001
                    MX_1 |                              010 |                             0010
                    MX_2 |                              011 |                             0100
                    MX_3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mx_state_reg' using encoding 'sequential' in module 'axi_mux4__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_CMD_HEAD |                              000 |                             0000
                  S_DROP |                              001 |                             1000
              S_CMD_TIME |                              010 |                             0001
              S_CMD_DATA |                              011 |                             0010
              S_SET_WAIT |                              100 |                             0011
              S_READBACK |                              101 |                             0100
             S_RESP_HEAD |                              110 |                             0101
             S_RESP_DATA |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_pkt_proc'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0001 |                             0000
                 ST_HEAD |                             0010 |                             0001
                 ST_TIME |                             0100 |                             0010
                 ST_BODY |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'chdr_state_reg' using encoding 'one-hot' in module 'chdr_framer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MX_IDLE |                              000 |                             0000
                    MX_0 |                              001 |                             0001
                    MX_1 |                              010 |                             0010
                    MX_2 |                              011 |                             0100
                    MX_3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mx_state_reg' using encoding 'sequential' in module 'axi_mux4__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
                TX_START |                              001 |                              001
               TX_ACTIVE |                              010 |                              010
                  TX_GAP |                              011 |                              011
                 TX_DONE |                              100 |                              100
                 TX_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'axi_chdr_test_pattern'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
               RX_ACTIVE |                              001 |                              001
                 RX_FAIL |                              010 |                              010
                 RX_WAIT |                              011 |                              100
                 RX_DONE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'axi_chdr_test_pattern'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             OUTPUT_IDLE |                              000 |                              000
                 OUTPUT1 |                              001 |                              001
                 OUTPUT2 |                              010 |                              010
                 OUTPUT3 |                              011 |                              011
                 OUTPUT4 |                              100 |                              100
                 OUTPUT5 |                              101 |                              101
                 OUTPUT6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'output_state_reg' using encoding 'sequential' in module 'axi_dma_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INPUT_IDLE |                              000 |                              000
                  INPUT1 |                              001 |                              001
                  INPUT2 |                              010 |                              010
                  INPUT3 |                              011 |                              011
                  INPUT4 |                              100 |                              100
                  INPUT5 |                              101 |                              101
                  INPUT6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'input_state_reg' using encoding 'sequential' in module 'axi_dma_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             OUTPUT_IDLE |                              000 |                              000
                 OUTPUT1 |                              001 |                              001
                 OUTPUT2 |                              010 |                              010
                 OUTPUT3 |                              011 |                              011
                 OUTPUT4 |                              100 |                              100
                 OUTPUT5 |                              101 |                              101
                 OUTPUT6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'output_state_reg' using encoding 'sequential' in module 'axi_dma_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INPUT_IDLE |                              000 |                              000
                  INPUT1 |                              001 |                              001
                  INPUT2 |                              010 |                              010
                  INPUT3 |                              011 |                              011
                  INPUT4 |                              100 |                              100
                  INPUT5 |                              101 |                              101
                  INPUT6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'input_state_reg' using encoding 'sequential' in module 'axi_dma_fifo__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                              000
                   VALID |                               01 |                              001
                    WAIT |                               10 |                              010
              HOLD_VALID |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dds_freq_tune__xdcDup__1'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                              000
                   VALID |                               01 |                              001
                    WAIT |                               10 |                              010
              HOLD_VALID |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dds_freq_tune'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          TX_STATE_READY |                             0001 |                               00
          TX_STATE_WRITE |                             0010 |                               01
        TX_STATE_RELEASE |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'axi_stream_to_wb'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                00000000000000000
                 start_a |                            00001 |                00000000000000001
                 start_b |                            00010 |                00000000000000010
                 start_c |                            00011 |                00000000000000100
                 start_d |                            00100 |                00000000000001000
                 start_e |                            00101 |                00000000000010000
                  stop_a |                            00110 |                00000000000100000
                  stop_b |                            00111 |                00000000001000000
                  stop_c |                            01000 |                00000000010000000
                  stop_d |                            01001 |                00000000100000000
                    wr_a |                            01010 |                00010000000000000
                    wr_b |                            01011 |                00100000000000000
                    wr_c |                            01100 |                01000000000000000
                    wr_d |                            01101 |                10000000000000000
                    rd_a |                            01110 |                00000001000000000
                    rd_b |                            01111 |                00000010000000000
                    rd_c |                            10000 |                00000100000000000
                    rd_d |                            10001 |                00001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WAIT_TRIG |                              000 |                              000
                PRE_IDLE |                              001 |                              001
                 CLK_REG |                              010 |                              010
                 CLK_INV |                              011 |                              011
               POST_IDLE |                              100 |                              100
                IDLE_SEN |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi_core__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MX_IDLE |                              000 |                             0000
                    MX_0 |                              001 |                             0001
                    MX_1 |                              010 |                             0010
                    MX_2 |                              011 |                             0100
                    MX_3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mx_state_reg' using encoding 'sequential' in module 'axi_mux4__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 DM_IDLE |                              000 |                             0000
                    DM_0 |                              001 |                             0001
                    DM_1 |                              010 |                             0010
                    DM_2 |                              011 |                             0100
                    DM_3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_state_reg' using encoding 'sequential' in module 'axi_demux4__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_CMD_HEAD |                             0000 |                             0000
                  S_DROP |                             0001 |                             1000
              S_CMD_TIME |                             0010 |                             0001
              S_CMD_DATA |                             0011 |                             0010
              S_SET_WAIT |                             0100 |                             0011
              S_READBACK |                             0101 |                             0100
             S_RESP_HEAD |                             0110 |                             0101
             S_RESP_TIME |                             0111 |                             0110
             S_RESP_DATA |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_pkt_proc__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IBS_IDLE |                               00 |                              000
             IBS_RUNNING |                               01 |                              001
  IBS_ERR_WAIT_FOR_READY |                               10 |                              010
        IBS_ERR_SEND_PKT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ibs_state_reg' using encoding 'sequential' in module 'rx_control_gen3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WAIT_TRIG |                              000 |                              000
                PRE_IDLE |                              001 |                              001
                 CLK_REG |                              010 |                              010
                 CLK_INV |                              011 |                              011
               POST_IDLE |                              100 |                              100
                IDLE_SEN |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:51 ; elapsed = 00:06:59 . Memory (MB): peak = 2617.227 ; gain = 1324.965 ; free physical = 153 ; free virtual = 2551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |capture_ddrlvds__GC0                 |           1|      3327|
|2     |gen_ddrlvds__GC0                     |           1|       103|
|3     |noc_block_axi_dma_fifo__GB0          |           1|     22938|
|4     |noc_block_axi_dma_fifo__GB1          |           1|     19562|
|5     |noc_block_ddc__GB0                   |           1|     29981|
|6     |noc_block_ddc__GB1                   |           1|     14866|
|7     |noc_block_ddc__GB2                   |           1|     11541|
|8     |soft_ctrl__GC0                       |           1|     16397|
|9     |bus_int__GCB0                        |           1|     23510|
|10    |bus_int__GCB1                        |           1|      8164|
|11    |bus_int__GCB2                        |           1|        17|
|12    |noc_block_radio_core__xdcDup__1__GB0 |           1|     31768|
|13    |noc_block_radio_core__xdcDup__1__GB1 |           1|      9259|
|14    |noc_block_radio_core__GB0            |           1|     31768|
|15    |noc_block_radio_core__GB1            |           1|      9259|
|16    |x300_db_fe_core                      |           4|     18233|
|17    |x300_core__GCB0                      |           1|     39305|
|18    |x300_core__GCB1                      |           1|     13094|
|19    |x300__GCB0                           |           1|     27437|
|20    |x300__GCB1                           |           1|     25306|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   3 Input     56 Bit       Adders := 16    
	   2 Input     45 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 10    
	   2 Input     30 Bit       Adders := 4     
	   3 Input     28 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 6     
	   4 Input     28 Bit       Adders := 6     
	   3 Input     27 Bit       Adders := 160   
	   2 Input     27 Bit       Adders := 8     
	   2 Input     25 Bit       Adders := 52    
	   2 Input     24 Bit       Adders := 8     
	   3 Input     23 Bit       Adders := 80    
	   3 Input     21 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 10    
	   5 Input     19 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 148   
	   3 Input     16 Bit       Adders := 27    
	   2 Input     14 Bit       Adders := 21    
	   9 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 15    
	   2 Input     11 Bit       Adders := 88    
	   2 Input     10 Bit       Adders := 85    
	   2 Input      9 Bit       Adders := 12    
	   3 Input      9 Bit       Adders := 20    
	   2 Input      8 Bit       Adders := 72    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 83    
	   2 Input      5 Bit       Adders := 75    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 31    
	   2 Input      3 Bit       Adders := 33    
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 304   
	   2 Input      1 Bit       Adders := 33    
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 27    
	   2 Input      5 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 698   
	   4 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 52    
	   5 Input      1 Bit         XORs := 36    
	   6 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 14    
	  24 Input      1 Bit         XORs := 2     
	  37 Input      1 Bit         XORs := 4     
	  33 Input      1 Bit         XORs := 6     
	  41 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 4     
	  31 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 6     
	  29 Input      1 Bit         XORs := 10    
	  13 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 4     
	  25 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 4     
	  27 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 4     
	  38 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 4     
+---Registers : 
	              289 Bit    Registers := 6     
	              260 Bit    Registers := 10    
	              162 Bit    Registers := 4     
	              161 Bit    Registers := 10    
	              128 Bit    Registers := 57    
	               73 Bit    Registers := 8     
	               72 Bit    Registers := 7     
	               69 Bit    Registers := 39    
	               68 Bit    Registers := 11    
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 8     
	               65 Bit    Registers := 276   
	               64 Bit    Registers := 177   
	               62 Bit    Registers := 24    
	               61 Bit    Registers := 4     
	               56 Bit    Registers := 36    
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               44 Bit    Registers := 16    
	               41 Bit    Registers := 12    
	               36 Bit    Registers := 4     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 24    
	               32 Bit    Registers := 367   
	               30 Bit    Registers := 12    
	               28 Bit    Registers := 22    
	               27 Bit    Registers := 168   
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 116   
	               23 Bit    Registers := 84    
	               22 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 22    
	               16 Bit    Registers := 198   
	               14 Bit    Registers := 24    
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 37    
	               11 Bit    Registers := 71    
	               10 Bit    Registers := 59    
	                9 Bit    Registers := 47    
	                8 Bit    Registers := 185   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 87    
	                5 Bit    Registers := 186   
	                4 Bit    Registers := 108   
	                3 Bit    Registers := 90    
	                2 Bit    Registers := 274   
	                1 Bit    Registers := 4427  
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	            1040K Bit         RAMs := 2     
	             260K Bit         RAMs := 2     
	             138K Bit         RAMs := 2     
	             130K Bit         RAMs := 13    
	              72K Bit         RAMs := 2     
	              69K Bit         RAMs := 12    
	              65K Bit         RAMs := 9     
	              64K Bit         RAMs := 6     
	              16K Bit         RAMs := 4     
	               9K Bit         RAMs := 2     
	               8K Bit         RAMs := 8     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 10    
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    289 Bit        Muxes := 6     
	   2 Input    260 Bit        Muxes := 10    
	   2 Input    161 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 40    
	   4 Input    128 Bit        Muxes := 9     
	   2 Input     73 Bit        Muxes := 8     
	   2 Input     69 Bit        Muxes := 11    
	   2 Input     68 Bit        Muxes := 8     
	   2 Input     65 Bit        Muxes := 133   
	   4 Input     64 Bit        Muxes := 10    
	   6 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 151   
	   5 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 20    
	   3 Input     64 Bit        Muxes := 29    
	   9 Input     64 Bit        Muxes := 10    
	  10 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 20    
	   2 Input     60 Bit        Muxes := 4     
	   4 Input     60 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   9 Input     48 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 8     
	   2 Input     44 Bit        Muxes := 8     
	   2 Input     41 Bit        Muxes := 6     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 93    
	   4 Input     32 Bit        Muxes := 19    
	  39 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 10    
	   4 Input     28 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 168   
	   3 Input     24 Bit        Muxes := 64    
	   4 Input     24 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 13    
	   2 Input     23 Bit        Muxes := 80    
	   6 Input     18 Bit        Muxes := 2     
	   5 Input     18 Bit        Muxes := 2     
	  18 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 121   
	   6 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 29    
	   5 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 3     
	 100 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 33    
	   6 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 4     
	  23 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 50    
	   4 Input     11 Bit        Muxes := 4     
	   6 Input     11 Bit        Muxes := 4     
	   7 Input     11 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 9     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 24    
	   7 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 204   
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 32    
	   7 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 5     
	 105 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	  13 Input      6 Bit        Muxes := 4     
	  15 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 27    
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 100   
	   4 Input      5 Bit        Muxes := 9     
	  23 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 52    
	   3 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 125   
	   6 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 7     
	  16 Input      3 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 13    
	  15 Input      3 Bit        Muxes := 16    
	  39 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 57    
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 206   
	   4 Input      2 Bit        Muxes := 64    
	   5 Input      2 Bit        Muxes := 29    
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 18    
	   9 Input      2 Bit        Muxes := 25    
	  10 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 2     
	  39 Input      2 Bit        Muxes := 8     
	  23 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5694  
	   4 Input      1 Bit        Muxes := 937   
	   5 Input      1 Bit        Muxes := 65    
	   6 Input      1 Bit        Muxes := 89    
	   7 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 89    
	   8 Input      1 Bit        Muxes := 119   
	  39 Input      1 Bit        Muxes := 6     
	  23 Input      1 Bit        Muxes := 10    
	  61 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 22    
	   9 Input      1 Bit        Muxes := 76    
	  12 Input      1 Bit        Muxes := 1     
	 100 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module x300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module cap_pattern_verifier__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module cap_pattern_verifier__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module cap_pattern_verifier__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module cap_pattern_verifier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module capture_ddrlvds 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gen_ddrlvds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module setting_reg 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_chdr_test_pattern 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi_demux4__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_packet_gate__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_embed_tlast 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_extract_tlast 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 6     
	   9 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module axi_dma_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   4 Input     28 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   7 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 16    
Module setting_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_chdr_test_pattern__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi_demux4__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_packet_gate__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_embed_tlast__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_extract_tlast__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_master__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 6     
	   9 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module axi_dma_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   4 Input     28 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   7 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 16    
Module cvita_hdr_modify__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_modify 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_mux__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_demux4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_mux__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	            1040K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module ram_2port__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	            1040K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module noc_shell 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module noc_block_axi_dma_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module axi_mux__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_mux__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_demux4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_mux__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module ram_2port__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module noc_shell__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_deframer_2clk__xdcDup__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_framer_2clk__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_decoder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_short__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_decoder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_flop__1 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_tag_time__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module setting_reg__parameterized54__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized55__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized56__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cvita_hdr_decoder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_flop__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized54__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module axi_packet_gate__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               35 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_drop_partial_packet__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_encoder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_flop__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_rate_change__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 34    
Module cvita_hdr_decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_short__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_decoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_flop 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_tag_time 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_deframer_2clk__xdcDup__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_framer_2clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cvita_hdr_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_flop__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized54__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module axi_packet_gate__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               35 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_drop_partial_packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_encoder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_fifo_flop__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_rate_change 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 34    
Module setting_reg__parameterized57__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_short__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_setting_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized58__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized59__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized60__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized61__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_short__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dds_freq_tune 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module cic_decimate__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 9     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module cic_decimate__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 9     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module clip__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module clip_reg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module clip_reg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ddc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_short__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_setting_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_short__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module dds_freq_tune__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module cic_decimate__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 9     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module cic_decimate 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 9     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module clip__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module clip_reg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module clip_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ddc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
Module noc_block_ddc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     60 Bit        Muxes := 2     
	   4 Input     60 Bit        Muxes := 2     
Module wb_1master 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 15    
Module zpu_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  39 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  23 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 4     
	  15 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	  39 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	  39 Input      2 Bit        Muxes := 8     
	  23 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	  39 Input      1 Bit        Muxes := 6     
	  23 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 9     
	  61 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module settings_bus__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module zpu_bootram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ram_2port__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module ram_2port__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module axi_stream_to_wb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module settings_bus 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module settings_readback 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module settings_bus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_fifo_flop__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module simple_uart_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ram_2port__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module simple_uart_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
Module simple_uart__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module settings_bus__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module settings_readback__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_short__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_short__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module pcie_axi_wb_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module ioport2_msg_encode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ioport2_msg_encode__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_fifo_flop2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module pcie_wb_reg_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module i2c_master_bit_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module simple_uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ram_2port__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module simple_uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
Module simple_uart 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module i2c_master_bit_ctrl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module axi_packet_gate__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               68 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module fix_short_packet__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
+---Registers : 
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module eth_dispatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 11    
Module axi_fifo_short__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module setting_reg__parameterized78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_2port__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_2port__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ip_hdr_checksum__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     19 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
Module chdr_eth_framer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ram_2port__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_mux4__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     69 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_mux4__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     69 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_demux4__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_slave_mux__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave_mux__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave_mux__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave_mux__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave_mux__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave_mux__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave_mux__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_forwarding_cam__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_forwarding_cam__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_forwarding_cam__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_forwarding_cam__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_forwarding_cam__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_forwarding_cam__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_forwarding_cam__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_forwarding_cam 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_crossbar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module synchronizer_impl__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ram_2port__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module axi_packet_gate__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               68 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module fix_short_packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
+---Registers : 
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module eth_dispatch__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 11    
Module axi_fifo_short__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ram_2port__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module setting_reg__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2port__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_2port__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_2port__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ip_hdr_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     19 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
Module chdr_eth_framer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ram_2port__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_mux4__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     69 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module setting_reg__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module simple_spi_core__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
Module bus_int 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_demux__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_demux__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_mux__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_demux4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_fifo_short__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_short__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module ram_2port__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module cvita_hdr_parser__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module ram_2port__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module cvita_hdr_parser__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             260K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_fifo_short__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module noc_shell__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_fifo_flop2__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 43    
Module setting_reg__parameterized52__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized53__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized107__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module timekeeper__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_deframer_2clk__xdcDup__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_framer_2clk__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized96__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized97__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized98__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized99__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_control_gen3__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
Module setting_reg__parameterized100__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized101__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized102__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized103__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized104__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized105__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized106__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              161 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_control_gen3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 16    
Module axi_mux__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 195   
Module axi_fifo_flop2__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module radio_datapath_core__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized96__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized97__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized98__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized99__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_control_gen3__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
Module setting_reg__parameterized100__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized101__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized102__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized103__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized104__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized105__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized106__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              161 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_control_gen3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 16    
Module axi_mux__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 195   
Module axi_fifo_flop2__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module radio_datapath_core__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_deframer_2clk__xdcDup__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_framer_2clk__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module noc_block_radio_core__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module axi_mux__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_demux__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_demux__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_demux4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module axi_fifo_short__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_short__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module synchronizer_impl__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module ram_2port__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module cvita_hdr_parser__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module ram_2port__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module cvita_hdr_parser__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized14__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized14__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             260K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_fifo_short__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module noc_shell__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module axi_fifo_flop2__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 43    
Module setting_reg__parameterized52__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized53__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module timekeeper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_deframer_2clk__xdcDup__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_framer_2clk__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized96__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized97__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized98__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized99__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_control_gen3__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
Module setting_reg__parameterized100__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized101__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized102__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized103__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized104__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized105__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized106__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              161 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_control_gen3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 16    
Module axi_mux__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 195   
Module axi_fifo_flop2__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module radio_datapath_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_control_gen3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
Module setting_reg__parameterized100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              161 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_control_gen3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 16    
Module axi_mux__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 195   
Module axi_fifo_flop2__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module radio_datapath_core__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_deframer_2clk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_framer_2clk__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module noc_block_radio_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module setting_reg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gpio_atr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 98    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 64    
Module setting_reg__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gpio_atr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 98    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 96    
Module setting_reg__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gpio_atr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 98    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 96    
Module setting_reg__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module simple_spi_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module db_control 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clip__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__17 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__16 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_frontend_gen3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
Module clip__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     44 Bit        Muxes := 1     
Module add2_and_clip__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     45 Bit       Adders := 1     
Module add2_and_clip_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
Module round_sd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rx_dcoffset 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clip__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     44 Bit        Muxes := 1     
Module add2_and_clip__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     45 Bit       Adders := 1     
Module add2_and_clip_reg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
Module round_sd__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rx_dcoffset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clip__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module _cordic_stage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module _cordic_stage__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cordic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
Module clip__18 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module clip_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module clip_reg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clip__16 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module add2_and_clip__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module add2_and_clip_reg__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module round__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
Module round_sd__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rx_frontend_gen3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              289 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    289 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    260 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              289 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    289 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    260 Bit        Muxes := 2     
Module xpm_cdc_async_rst__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_gray__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
Module xpm_cdc_gray__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 183   
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 4     
Module xpm_cdc_async_rst__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_gray__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_async_rst__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module xpm_cdc_gray__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dmem__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 9     
	   4 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
Module axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              289 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    289 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    260 Bit        Muxes := 2     
Module xpm_cdc_async_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_gray__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
Module memory__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
Module xpm_cdc_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 183   
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 4     
Module xpm_cdc_async_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module memory__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_command_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module memory__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module xpm_cdc_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module memory__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module memory__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dmem__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module memory__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 9     
	   4 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
Module axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_16_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_16_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_addr_decoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    260 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_addr_decoder__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    260 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pps_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux4__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_demux4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized1__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronizer_impl__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_synchronizer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_short__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_hdr_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmd_pkt_proc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module synchronizer_impl__parameterized1__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module setting_reg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module source_flow_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_fifo_flop2__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flow_control_responder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module setting_reg__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_fifo_flop2__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cvita_hdr_parser__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_fifo_flop2__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chdr_framer__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module packet_error_responder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
Module noc_shell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_deframer_2clk__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_fifo_flop2__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	              65K Bit         RAMs := 1     
Module axi_fifo_bram__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized1__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module chdr_framer_2clk__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_flop2__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module setting_reg__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module setting_reg__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shiftRegiste_4 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 4     
Module noc_block_Latencytest 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 2     
Module x300_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module ioport2_msg_encode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module synchronizer_impl__parameterized1__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_demux4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_iop2_msg_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ioport2_msg_encode__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pcie_basic_regs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
Module ioport2_msg_encode__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pcie_dma_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 6     
Module pcie_pkt_route_specifier 
Detailed RTL Component Info : 
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ioport2_msg_encode__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pcie_dma_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 6     
Module axi_mux4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_mux4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_mux4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module axi_fifo_short__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_short__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_demux4__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_demux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__parameterized1__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module data_swapper_64__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module cvita_dechunker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_packet_gate__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized1__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module data_swapper_64__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module cvita_dechunker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_packet_gate__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized1__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module data_swapper_64__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module cvita_dechunker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_packet_gate__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized1__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module data_swapper_64__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module cvita_dechunker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_packet_gate__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized1__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module data_swapper_64__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module cvita_dechunker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_packet_gate__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized1__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module data_swapper_64__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module cvita_dechunker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module ram_2port 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
+---RAMs : 
	             130K Bit         RAMs := 1     
Module axi_packet_gate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module cvita_chunker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module data_swapper_64__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module synchronizer_impl__parameterized1__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cvita_chunker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module data_swapper_64__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module synchronizer_impl__parameterized1__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cvita_chunker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module data_swapper_64__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module synchronizer_impl__parameterized1__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cvita_chunker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module data_swapper_64__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module synchronizer_impl__parameterized1__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cvita_chunker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module data_swapper_64__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module synchronizer_impl__parameterized1__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cvita_chunker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module data_swapper_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module synchronizer_impl__parameterized1__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized1__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module x300_pcie_int 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module synchronizer_impl__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module synchronizer_impl__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module pps_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer_impl__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module axi_fifo_short__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_fifo_short 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module one_gig_eth_pcs_pma_resets 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module one_gige_phy 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module synchronizer_impl__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module synchronizer_impl__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module synchronizer_impl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module synchronizer_impl__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_gemac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module address_filter__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module address_filter__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module address_filter__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module address_filter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module address_filter_promisc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module crc__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_gemac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
Module flow_ctrl_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rxmac_to_ll8 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module axi_fifo_short__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ll8_to_axi64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_packet_gate__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               68 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_fifo_short__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi64_to_ll8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ll8_to_txmac 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mdio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	 100 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	 105 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	 100 Input      1 Bit        Muxes := 4     
Module ten_gig_eth_pcs_pma_ff_synchronizer_rst2__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ten_gig_eth_pcs_pma_ff_synchronizer_rst2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ten_gig_eth_pcs_pma_ff_synchronizer_rst2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ten_gige_phy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module rx_enqueue 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
	   3 Input      1 Bit         XORs := 23    
	   4 Input      1 Bit         XORs := 10    
	   5 Input      1 Bit         XORs := 10    
	  24 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 3     
	  41 Input      1 Bit         XORs := 1     
	  39 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 4     
	  29 Input      1 Bit         XORs := 5     
	  13 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 2     
	  38 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 1     
	  34 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module rx_dequeue 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_mem_xilinx_block 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module generic_fifo_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module generic_mem_xilinx_block__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module generic_fifo_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module tx_enqueue 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module tx_dequeue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
	   3 Input      1 Bit         XORs := 23    
	   4 Input      1 Bit         XORs := 10    
	   7 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 10    
	   9 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 6     
	  10 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 3     
	  41 Input      1 Bit         XORs := 1     
	  39 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 3     
	  29 Input      1 Bit         XORs := 5     
	  13 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 2     
	  38 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 1     
	  34 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 9     
Module generic_mem_xilinx_block__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module generic_fifo_ctrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module generic_mem_xilinx_block__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module generic_fifo_ctrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fault_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module meta_sync_single__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_sync_single__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_sync_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_sync_single__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module meta_sync_single__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module meta_sync_single__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module meta_sync_single__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module meta_sync_single__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module meta_sync_single__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module meta_sync_single__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module meta_sync_single__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_sync_single__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wishbone_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	 100 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	 105 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 7     
	 100 Input      1 Bit        Muxes := 4     
Module synchronizer_impl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module synchronizer_impl__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module synchronizer_impl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xge_handshake 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xge64_to_axi64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   9 Input     48 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   9 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
Module axi64_to_xge64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2port__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module axi_fifo_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               69 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module axi_count_packets_in_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module synchronizer_impl__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_impl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module gpio_atr_io__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module gpio_atr_io 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module gpio_atr_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
Module synchronizer_impl__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module synchronizer_impl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module por_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'aclk_i_checker_i/valid_reg_reg' into 'aclk_q_checker_i/valid_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:42]
INFO: [Synth 8-4471] merging register 'rclk_i_checker_i/valid_reg_reg' into 'rclk_q_checker_i/valid_reg_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_cap_gen/cap_pattern_verifier.v:42]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (capture_ddrlvds__GC0:/\aclk_q_checker_i/valid_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (capture_ddrlvds__GC0:/\aclk_q_checker_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (capture_ddrlvds__GC0:/\aclk_i_checker_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (capture_ddrlvds__GC0:/\rclk_q_checker_i/valid_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (capture_ddrlvds__GC0:/\rclk_q_checker_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (capture_ddrlvds__GC0:/\rclk_i_checker_i/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\eth_interface1/my_eth_framer/ip_hdr_checksum/sum_b_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\eth_interface1/my_eth_framer/ip_hdr_checksum/sum_a_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\eth_interface1/my_eth_framer/ip_hdr_checksum/sum_b_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /i_12/\axi_packet_mux/chdr_framer/length_reg[2] )
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[0]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[4]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[5]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[6]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[7]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[8]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[9]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[10]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[11]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[12]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[13]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[14]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[15]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[16]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[17]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[18]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[19]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[20]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[21]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[22]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[23]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[24]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[25]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[26]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[27]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[28]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[29]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[30]' (FDE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/error_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\rx_control_gen3/error_reg[31] )
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tlast_reg' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[96]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[97]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[98]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[99]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[100]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[101]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[102]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[103]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[104]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[105]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[106]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[107]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[108]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[109]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[110]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[111]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[112]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[113]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[114]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[115]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[116]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[117]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[118]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[119]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[120]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[121]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[122]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[123]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[64]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[0]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[1]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[0]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[1]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[65]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[1]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[1]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[2]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[1]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[2]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[66]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[2]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[2]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[3]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[2]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[3]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[67]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[3]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[3]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[4]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[3]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[4]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[68]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[4]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[4]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[5]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[4]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[5]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[69]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[5]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[5]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[6]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[5]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[6]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[70]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[6]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[6]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[7]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[6]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[7]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[71]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[7]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[7]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[8]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[7]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[8]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[72]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[8]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[8]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[9]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[8]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[9]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[73]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[9]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[9]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[10]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[9]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[10]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[74]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[10]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[10]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[11]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[10]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[11]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[75]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[11]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[11]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[12]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tdata_reg[11]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[12]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[76]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[12]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[12]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/rx_control_gen3/resp_tuser_reg[13]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tuser_reg[96]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tuser_reg[97]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tuser_reg[98]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tuser_reg[99]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tuser_reg[100]' (FDRE) to 'noc_block_radio_core_i0i_14/gen[1].radio_datapath_core_i/tx_control_gen3/resp_tdata_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /i_12/\axi_packet_mux/chdr_framer/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /i_12/\axi_packet_mux/chdr_framer/length_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\tx_control_gen3/resp_tdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\rx_control_gen3/resp_tdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\rx_control_gen3/rx_reg_tuser_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\tx_control_gen3/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/i_tdata_temp_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\rx_control_gen3/axi_fifo_flop2/i_tdata_temp_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/o_tdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].radio_datapath_core_i /\rx_control_gen3/axi_fifo_flop2/o_tdata_reg[111] )
WARNING: [Synth 8-3332] Sequential element (tx_control_gen3/state_reg[2]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (tx_control_gen3/resp_tdata_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/rx_reg_tuser_reg[111]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/axi_fifo_flop2/i_tdata_temp_reg[96]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/axi_fifo_flop2/o_tdata_reg[111]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/error_reg[31]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/resp_tdata_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/length_reg[0]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/length_reg[1]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/length_reg[2]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[123]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[122]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[121]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[120]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[119]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[118]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[117]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[116]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[115]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[114]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[113]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[112]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[97]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[123]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[122]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[121]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[120]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[119]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[118]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[117]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[116]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[115]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[114]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[113]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[112]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[97]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/i_tdata_temp_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/o_tdata_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0__2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].axi_wrapper /chdr_framer/i_1/\length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i0i_14/\gen[1].axi_wrapper /chdr_framer/i_1/\length_reg[1] )
WARNING: [Synth 8-3332] Sequential element (length_reg[0]) is unused and will be removed from module chdr_framer_2clk__parameterized0__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (length_reg[1]) is unused and will be removed from module chdr_framer_2clk__parameterized0__xdcDup__2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /i_12/\axi_packet_mux/chdr_framer/length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\rx_control_gen3/error_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /i_12/\axi_packet_mux/chdr_framer/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /i_12/\axi_packet_mux/chdr_framer/length_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\tx_control_gen3/resp_tdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\rx_control_gen3/resp_tdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\rx_control_gen3/rx_reg_tuser_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\tx_control_gen3/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/i_tdata_temp_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\rx_control_gen3/axi_fifo_flop2/i_tdata_temp_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/o_tdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].radio_datapath_core_i /\rx_control_gen3/axi_fifo_flop2/o_tdata_reg[111] )
WARNING: [Synth 8-3332] Sequential element (tx_control_gen3/state_reg[2]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_control_gen3/resp_tdata_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/rx_reg_tuser_reg[111]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/axi_fifo_flop2/i_tdata_temp_reg[96]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/axi_fifo_flop2/o_tdata_reg[111]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/error_reg[31]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_control_gen3/resp_tdata_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/length_reg[0]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/length_reg[1]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/length_reg[2]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[123]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[122]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[121]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[120]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[119]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[118]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[117]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[116]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[115]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[114]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[113]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[112]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/i_tdata_temp_reg[97]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[123]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[122]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[121]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[120]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[119]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[118]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[117]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[116]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[115]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[114]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[113]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[112]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/header_fifo_flop2/o_tdata_reg[97]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/i_tdata_temp_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0.
WARNING: [Synth 8-3332] Sequential element (axi_packet_mux/chdr_framer/body_fifo/fifo_flop2/o_tdata_reg[63]) is unused and will be removed from module radio_datapath_core__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].axi_wrapper /chdr_framer/i_1/\length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_block_radio_core_i1i_16/\gen[1].axi_wrapper /chdr_framer/i_1/\length_reg[1] )
WARNING: [Synth 8-3332] Sequential element (length_reg[0]) is unused and will be removed from module chdr_framer_2clk__parameterized0.
WARNING: [Synth 8-3332] Sequential element (length_reg[1]) is unused and will be removed from module chdr_framer_2clk__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/miso_pipe2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/miso_pipe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bus_int_ii_11/\misc_spi/datain_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[0].axi_dma_fifo_i /\output_page_boundry_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[1].axi_dma_fifo_i /\output_page_boundry_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[0].axi_dma_fifo_i /\input_page_boundry_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[1].axi_dma_fifo_i /\input_page_boundry_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[0].axi_dma_fifo_i /axi_dma_master_i/\m_axi_araddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[1].axi_dma_fifo_i /axi_dma_master_i/\m_axi_araddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[0].axi_dma_fifo_i /axi_dma_master_i/\m_axi_awaddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[1].axi_dma_fifo_i /axi_dma_master_i/\m_axi_awaddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[0].axi_dma_fifo_i /\output_page_boundry_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[1].axi_dma_fifo_i /\output_page_boundry_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[0].axi_dma_fifo_i /\input_page_boundry_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_dma_fifos[1].axi_dma_fifo_i /\input_page_boundry_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[1].noc_input_port /i_28/\noc_responder/flow_control_responder/chdr_framer/length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[1].noc_input_port /i_59/\noc_responder/packet_error_responder/chdr_framer_resp_pkt/length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[0].noc_input_port /i_28/\noc_responder/flow_control_responder/chdr_framer/length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[0].noc_input_port /i_59/\noc_responder/packet_error_responder/chdr_framer_resp_pkt/length_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (noc_shell/\gen_noc_input_port[1].noc_input_port /\noc_responder/flow_control_responder/chdr_framer/body_fifo/fifo_flop2/i_tdata_temp_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (noc_shell/\gen_noc_input_port[1].noc_input_port /\noc_responder/packet_error_responder/chdr_framer_resp_pkt/body_fifo/fifo_flop2/i_tdata_temp_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (noc_shell/\gen_noc_input_port[0].noc_input_port /\noc_responder/flow_control_responder/chdr_framer/body_fifo/fifo_flop2/i_tdata_temp_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (noc_shell/\gen_noc_input_port[0].noc_input_port /\noc_responder/packet_error_responder/chdr_framer_resp_pkt/body_fifo/fifo_flop2/i_tdata_temp_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[1].noc_input_port /i_28/\noc_responder/flow_control_responder/chdr_framer/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[1].noc_input_port /i_59/\noc_responder/packet_error_responder/chdr_framer_resp_pkt/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[0].noc_input_port /i_28/\noc_responder/flow_control_responder/chdr_framer/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[0].noc_input_port /i_59/\noc_responder/packet_error_responder/chdr_framer_resp_pkt/length_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (noc_shell/\gen_noc_input_port[1].noc_input_port /i_28/\noc_responder/flow_control_responder/chdr_framer/length_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'axi_drop_partial_packet/axi_fifo_flop2/o_tdata_reg' and it is trimmed from '35' to '34' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'axi_drop_partial_packet/axi_fifo_flop2/i_tdata_temp_reg' and it is trimmed from '35' to '34' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cvita_hdr_parser/first_line_reg) is unused and will be removed from module cmd_pkt_proc__3.
WARNING: [Synth 8-3332] Sequential element (cvita_hdr_parser/read_time_reg) is unused and will be removed from module cmd_pkt_proc__3.
WARNING: [Synth 8-3332] Sequential element (cvita_hdr_parser/first_line_reg) is unused and will be removed from module cmd_pkt_proc__4.
WARNING: [Synth 8-3332] Sequential element (cvita_hdr_parser/read_time_reg) is unused and will be removed from module cmd_pkt_proc__4.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[63]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[62]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[60]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[47]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[46]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[45]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[44]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[43]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[42]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[41]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[40]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[39]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[38]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[37]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[36]) is unused and will be removed from module noc_input_port__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (noc_responder/flow_control_responder/cvita_hdr_parser/hdr_reg_reg[35]) is unused and will be removed from module noc_input_port__parameterized0__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'axi_drop_partial_packet/axi_fifo_flop2/o_tdata_reg' and it is trimmed from '35' to '34' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'axi_drop_partial_packet/axi_fifo_flop2/i_tdata_temp_reg' and it is trimmed from '35' to '34' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
INFO: [Synth 8-4471] merging register 'round_q/add2_and_clip_reg/strobe_out_reg' into 'round_i/add2_and_clip_reg/strobe_out_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:28]
INFO: [Synth 8-4471] merging register 'gen_ddc_chains[0].ddc/round_q/add2_and_clip_reg/strobe_out_reg' into 'gen_ddc_chains[0].ddc/round_i/add2_and_clip_reg/strobe_out_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_ddc_chains[0].ddc/strobed_to_axi/axi_fifo/fifo_bram/o_tdata_reg' and it is trimmed from '33' to '32' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_ddc_chains[0].ddc/strobed_to_axi/axi_fifo/fifo_bram/ram/dob_r_reg' and it is trimmed from '33' to '32' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v:65]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:220]
DSP Report: Generating DSP multResult_reg, operation Mode is: (A*B)'.
DSP Report: register multResult_reg is absorbed into DSP multResult_reg.
DSP Report: operator multOp is absorbed into DSP multResult_reg.
DSP Report: operator multOp is absorbed into DSP multResult_reg.
DSP Report: Generating DSP multResult2_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register multResult2_reg is absorbed into DSP multResult2_reg.
DSP Report: register multResult_reg is absorbed into DSP multResult2_reg.
DSP Report: operator multOp is absorbed into DSP multResult2_reg.
DSP Report: operator multOp is absorbed into DSP multResult2_reg.
DSP Report: Generating DSP multResult3_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register multResult_reg is absorbed into DSP multResult3_reg.
DSP Report: register multResult_reg is absorbed into DSP multResult3_reg.
DSP Report: register multResult3_reg is absorbed into DSP multResult3_reg.
DSP Report: register multResult2_reg is absorbed into DSP multResult3_reg.
DSP Report: operator multOp is absorbed into DSP multResult3_reg.
DSP Report: operator multOp is absorbed into DSP multResult3_reg.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3936] Found unconnected internal register 'settings_bus_mux/axi_mux/axi_fifo/fifo_flop2/o_tdata_reg' and it is trimmed from '41' to '40' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'settings_bus_mux/axi_mux/axi_fifo/fifo_flop2/i_tdata_temp_reg' and it is trimmed from '41' to '40' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'settings_bus_mux/axi_mux/axi_fifo/fifo_flop2/o_tdata_reg' and it is trimmed from '41' to '40' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'settings_bus_mux/axi_mux/axi_fifo/fifo_flop2/i_tdata_temp_reg' and it is trimmed from '41' to '40' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v:38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'round_q/add2_and_clip_reg/strobe_out_reg' into 'round_i/add2_and_clip_reg/strobe_out_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:28]
INFO: [Synth 8-4471] merging register 'rx_dcoffset_q/integ_in_stb_reg' into 'rx_dcoffset_i/integ_in_stb_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_dcoffset.v:29]
INFO: [Synth 8-4471] merging register 'round_q/add2_and_clip_reg/strobe_out_reg' into 'round_i/add2_and_clip_reg/strobe_out_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:28]
INFO: [Synth 8-4471] merging register 'rx_dcoffset_q/round_sd/add2_and_clip_reg/strobe_out_reg' into 'rx_dcoffset_i/round_sd/add2_and_clip_reg/strobe_out_reg' [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v:28]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v:14]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v:14]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '260' to '259' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '260' to '259' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'axi64_packet_gater/o_tdata_reg' and it is trimmed from '68' to '67' bits. [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v:179]
WARNING: [Synth 8-3917] design x300__GCB1 has port SFPP0_TxDisable driven by constant 0
INFO: [Synth 8-5784] Optimized 3 bits of RAM "xge_mac_wrapper_i/xge_mac_wb/xge_mac/tx_data_fifo0/fifo0/mem0/mem_reg" due to constant propagation. Old ram width 72 bits, new ram width 69 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:56 ; elapsed = 00:09:44 . Memory (MB): peak = 2618.309 ; gain = 1326.047 ; free physical = 139 ; free virtual = 1430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|zpu_core    | state      | 64x5          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                 | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_2port__parameterized2:                                  | ram_reg                                                             | 1 K x 65(NO_CHANGE)    | W | R | 1 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized2:                                  | ram_reg                                                             | 1 K x 65(NO_CHANGE)    | W | R | 1 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized4:                                  | ram_reg                                                             | 16 K x 65(READ_FIRST)  | W | R | 16 K x 65(READ_FIRST)  | W | R | Port A and B     | 1      | 32     | 
|ram_2port__parameterized4:                                  | ram_reg                                                             | 16 K x 65(READ_FIRST)  | W | R | 16 K x 65(READ_FIRST)  | W | R | Port A and B     | 1      | 32     | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized7:                                  | ram_reg                                                             | 2 K x 36(NO_CHANGE)    | W | R | 2 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized7:                                  | ram_reg                                                             | 2 K x 36(NO_CHANGE)    | W | R | 2 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|\gen_ddc_chains[1].ddc                                      | strobed_to_axi/axi_fifo/fifo_bram/ram/ram_reg                       | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|noc_block_ddc__GB2                                          | gen_ddc_chains[0].ddc/strobed_to_axi/axi_fifo/fifo_bram/ram/ram_reg | 256 x 33(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized9:                                  | ram_reg                                                             | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized9:                                  | ram_reg                                                             | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized10:                                 | ram_reg                                                             | 2 K x 69(NO_CHANGE)    | W | R | 2 K x 69(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|bus_int__GCB0                                               | eth_interface0/my_eth_framer/ram_ip/ram_reg                         | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bus_int__GCB0                                               | eth_interface0/my_eth_framer/ram_udpmac/ram_reg                     | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bus_int__GCB0                                               | eth_interface0/my_eth_framer/ram_maclower/ram_reg                   | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst_axi_crossbar/\instantiate_cam[0].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[1].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[2].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[3].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[4].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[5].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[6].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[7].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized10:                                 | ram_reg                                                             | 2 K x 69(NO_CHANGE)    | W | R | 2 K x 69(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|x300                                                        | eth_interface1/my_eth_framer/ram_ip/ram_reg                         | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|x300                                                        | eth_interface1/my_eth_framer/ram_udpmac/ram_reg                     | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|x300                                                        | eth_interface1/my_eth_framer/ram_maclower/ram_reg                   | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|noc_shell/\genblk1[0].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|noc_shell/\genblk1[1].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_2port__parameterized13:                                 | ram_reg                                                             | 4 K x 65(READ_FIRST)   | W | R | 4 K x 65(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|noc_shell/\genblk1[0].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|noc_shell/\genblk1[1].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_2port__parameterized13:                                 | ram_reg                                                             | 4 K x 65(READ_FIRST)   | W | R | 4 K x 65(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized0:                                  | ram_reg                                                             | 1 K x 69(NO_CHANGE)    | W | R | 1 K x 69(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|generic_mem_xilinx_block:                                   | mem_reg                                                             | 128 x 72(NO_CHANGE)    | W |   | 128 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|generic_mem_xilinx_block__parameterized0:                   | mem_reg                                                             | 16 x 72(NO_CHANGE)     | W |   | 16 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_mem_xilinx_block__parameterized1:                   | mem_reg                                                             | 128 x 72(NO_CHANGE)    | W |   | 128 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|generic_mem_xilinx_block__parameterized0:                   | mem_reg                                                             | 16 x 72(NO_CHANGE)     | W |   | 16 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+------------------------------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name                                                                                                                                                                                          | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|bus_int__GCB0                                                                                                                                                                                        | eth_interface0/eth_dispatch/header_ram_reg                                                                | User Attribute | 16 x 69              | RAM16X1S x 69              | 
|x300                                                                                                                                                                                                 | eth_interface1/eth_dispatch/header_ram_reg                                                                | User Attribute | 16 x 69              | RAM16X1S x 69              | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async            | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M x 1                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar    | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /s_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 30              | RAM32M x 5                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /m_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 22              | RAM32M x 4                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 512 x 4              | RAM64X1D x 8  RAM64M x 8   | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async            | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M x 1                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar    | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /s_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 30              | RAM32M x 5                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /m_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 22              | RAM32M x 4                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 512 x 4              | RAM64X1D x 8  RAM64M x 8   | 
|x300_pcie_int/rx_dma_ctrl_regs                                                                                                                                                                       | route_specifier/routing_table_reg                                                                         | Implied        | 256 x 3              | RAM64M x 4                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|zpu_core    | (A*B)'            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|zpu_core    | (PCIN>>17)+(A*B)' | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|zpu_core    | (PCIN+(A2*B2)')'  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 33 RAM instances of RAM axi_fifo_receive_window/main_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 33 RAM instances of RAM axi_fifo_receive_window/main_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM axi_fifo_receive_window/main_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM axi_fifo_receive_window/main_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ext_fifo_i/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM gen_ddc_chains[0].axi_rate_change/axi_drop_partial_packet/pkt_gate_i/ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ext_fifo_i/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM gen_ddc_chains[1].axi_rate_change/axi_drop_partial_packet/pkt_gate_i/ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM eth_interface0/packet_gater/ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM axi_fifo_zpu/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM axi_fifo_xo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM axi_fifo_vita/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface0/zpu_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface0/vitaout_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface0/xo_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface0/ethout_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM eth_interface1/packet_gater/ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM axi_fifo_zpu/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM axi_fifo_xo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM axi_fifo_vita/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface1/zpu_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface1/vitaout_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface1/xo_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM eth_interface1/ethout_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM axi_fifo_receive_window/main_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ext_fifo_i/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ext_fifo_i/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM axi_fifo_receive_window/main_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ext_fifo_i/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ext_fifo_i/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM axi_fifo_receive_window/main_fifo/fifo_bram/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ext_fifo_i/ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM sfpp_io_i0/simple_gemac_wrapper_i/axi64_to_ll8/axi64_packet_gater/ram_i/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM xge_mac_wrapper_i/txfifo_2/fifo_bram/ram/ram_reg to conserve power

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |capture_ddrlvds__GC0                 |           2|      1159|
|2     |gen_ddrlvds__GC0                     |           2|       134|
|3     |noc_block_axi_dma_fifo__GB0          |           1|     16142|
|4     |noc_block_axi_dma_fifo__GB1          |           1|     13124|
|5     |noc_block_ddc__GB0                   |           1|     20907|
|6     |noc_block_ddc__GB1                   |           1|      9470|
|7     |noc_block_ddc__GB2                   |           1|      7600|
|8     |soft_ctrl__GC0                       |           1|     10833|
|9     |bus_int__GCB0                        |           1|     17272|
|10    |bus_int__GCB1                        |           1|      5497|
|11    |bus_int__GCB2                        |           1|        14|
|12    |noc_block_radio_core__xdcDup__1__GB0 |           1|     22837|
|13    |noc_block_radio_core__xdcDup__1__GB1 |           1|      6026|
|14    |noc_block_radio_core__GB0            |           1|     22837|
|15    |noc_block_radio_core__GB1            |           1|      6026|
|16    |x300_db_fe_core                      |           4|     12709|
|17    |x300_core__GCB0                      |           1|     29933|
|18    |x300_core__GCB1                      |           1|      9403|
|19    |x300__GCB0                           |           1|     14948|
|20    |x300__GCB1                           |           1|     13916|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/rxrecclk_out' to pin 'sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/bbstub_rxrecclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/txoutclk' to pin 'sfpp_io_i1/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/bbstub_txoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i/rxoutclk' to pin 'sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i/bbstub_rxoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i/txoutclk' to pin 'sfpp_io_i0/one_gige_phy_i/core_support_i/pcs_pma_i/bbstub_txoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_32bit/ui_addn_clk_0' to pin 'u_ddr3_32bit/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_32bit/ui_addn_clk_1' to pin 'u_ddr3_32bit/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_32bit/ui_addn_clk_2' to pin 'u_ddr3_32bit/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_32bit/ui_addn_clk_3' to pin 'u_ddr3_32bit/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_32bit/ui_addn_clk_4' to pin 'u_ddr3_32bit/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_32bit/ui_clk' to pin 'u_ddr3_32bit/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bus_clk_gen/CLKFB_OUT' to pin 'bus_clk_gen/bbstub_CLKFB_OUT/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'bus_clk_gen/CLK_IN1' to 'fpga_125MHz_clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bus_clk_gen/CLK_OUT1' to pin 'bus_clk_gen/bbstub_CLK_OUT1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'bus_clk_gen/CLK_IN1' to 'fpga_125MHz_clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bus_clk_gen/CLK_OUT2_UNBUF' to pin 'bus_clk_gen/bbstub_CLK_OUT2_UNBUF/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'bus_clk_gen/CLK_IN1' to 'fpga_125MHz_clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bus_clk_gen/CLK_OUT3' to pin 'bus_clk_gen/bbstub_CLK_OUT3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'bus_clk_gen/CLK_IN1' to 'fpga_125MHz_clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bus_clk_gen/CLK_OUT4' to pin 'bus_clk_gen/bbstub_CLK_OUT4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'bus_clk_gen/CLK_IN1' to 'fpga_125MHz_clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie_clk_gen/CLK_OUT1' to pin 'pcie_clk_gen/bbstub_CLK_OUT1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pcie_clk_gen/CLK_IN1' to 'fpga_125MHz_clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie_clk_gen/CLK_OUT2' to pin 'pcie_clk_gen/bbstub_CLK_OUT2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pcie_clk_gen/CLK_IN1' to 'fpga_125MHz_clk_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'radio_clk_gen/CLK_OUT1' to pin 'radio_clk_gen/bbstub_CLK_OUT1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'radio_clk_gen/CLK_OUT2' to pin 'radio_clk_gen/bbstub_CLK_OUT2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'radio_clk_gen/CLK_OUT3' to pin 'radio_clk_gen/bbstub_CLK_OUT3/O'
INFO: [Synth 8-5819] Moved 22 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:45 ; elapsed = 00:10:47 . Memory (MB): peak = 2835.598 ; gain = 1543.336 ; free physical = 127 ; free virtual = 1268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:26 ; elapsed = 00:11:32 . Memory (MB): peak = 2970.598 ; gain = 1678.336 ; free physical = 118 ; free virtual = 1128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                 | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_2port__parameterized2:                                  | ram_reg                                                             | 1 K x 65(NO_CHANGE)    | W | R | 1 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized2:                                  | ram_reg                                                             | 1 K x 65(NO_CHANGE)    | W | R | 1 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized4:                                  | ram_reg                                                             | 16 K x 65(READ_FIRST)  | W | R | 16 K x 65(READ_FIRST)  | W | R | Port A and B     | 1      | 32     | 
|ram_2port__parameterized4:                                  | ram_reg                                                             | 16 K x 65(READ_FIRST)  | W | R | 16 K x 65(READ_FIRST)  | W | R | Port A and B     | 1      | 32     | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized7:                                  | ram_reg                                                             | 2 K x 36(NO_CHANGE)    | W | R | 2 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized7:                                  | ram_reg                                                             | 2 K x 36(NO_CHANGE)    | W | R | 2 K x 36(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|\gen_ddc_chains[1].ddc                                      | strobed_to_axi/axi_fifo/fifo_bram/ram/ram_reg                       | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|noc_block_ddc__GB2                                          | gen_ddc_chains[0].ddc/strobed_to_axi/axi_fifo/fifo_bram/ram/ram_reg | 256 x 33(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized3:                                  | ram_reg                                                             | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized9:                                  | ram_reg                                                             | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized9:                                  | ram_reg                                                             | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized10:                                 | ram_reg                                                             | 2 K x 69(NO_CHANGE)    | W | R | 2 K x 69(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|bus_int__GCB0                                               | eth_interface0/my_eth_framer/ram_ip/ram_reg                         | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bus_int__GCB0                                               | eth_interface0/my_eth_framer/ram_udpmac/ram_reg                     | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bus_int__GCB0                                               | eth_interface0/my_eth_framer/ram_maclower/ram_reg                   | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst_axi_crossbar/\instantiate_cam[0].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[1].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[2].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[3].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[4].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[5].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[6].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst_axi_crossbar/\instantiate_cam[7].axi_forwarding_cam_i  | mem_reg                                                             | 512 x 3(READ_FIRST)    | W |   | 512 x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized10:                                 | ram_reg                                                             | 2 K x 69(NO_CHANGE)    | W | R | 2 K x 69(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|x300                                                        | eth_interface1/my_eth_framer/ram_ip/ram_reg                         | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|x300                                                        | eth_interface1/my_eth_framer/ram_udpmac/ram_reg                     | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|x300                                                        | eth_interface1/my_eth_framer/ram_maclower/ram_reg                   | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|noc_shell/\genblk1[0].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|noc_shell/\genblk1[1].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_2port__parameterized13:                                 | ram_reg                                                             | 4 K x 65(READ_FIRST)   | W | R | 4 K x 65(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|noc_shell/\genblk1[0].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|noc_shell/\genblk1[1].cmd_pkt_proc                          | axi_fifo/fifo_bram/ram/ram_reg                                      | 256 x 65(READ_FIRST)   | W |   | 256 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_2port__parameterized13:                                 | ram_reg                                                             | 4 K x 65(READ_FIRST)   | W | R | 4 K x 65(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized5:                                  | ram_reg                                                             | 2 K x 65(READ_FIRST)   | W | R | 2 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized6:                                  | ram_reg                                                             | 1 K x 65(READ_FIRST)   | W | R | 1 K x 65(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port:                                                  | ram_reg                                                             | 2 K x 65(NO_CHANGE)    | W | R | 2 K x 65(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|ram_2port__parameterized0:                                  | ram_reg                                                             | 1 K x 69(NO_CHANGE)    | W | R | 1 K x 69(NO_CHANGE)    | W | R | Port A and B     | 0      | 2      | 
|generic_mem_xilinx_block:                                   | mem_reg                                                             | 128 x 72(NO_CHANGE)    | W |   | 128 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|generic_mem_xilinx_block__parameterized0:                   | mem_reg                                                             | 16 x 72(NO_CHANGE)     | W |   | 16 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_mem_xilinx_block__parameterized1:                   | mem_reg                                                             | 128 x 72(NO_CHANGE)    | W |   | 128 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|generic_mem_xilinx_block__parameterized0:                   | mem_reg                                                             | 16 x 72(NO_CHANGE)     | W |   | 16 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ram_2port__parameterized1:                                  | ram_reg                                                             | 1 K x 69(READ_FIRST)   | W | R | 1 K x 69(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+------------------------------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name                                                                                                                                                                                          | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|bus_int__GCB0                                                                                                                                                                                        | eth_interface0/eth_dispatch/header_ram_reg                                                                | User Attribute | 16 x 69              | RAM16X1S x 69              | 
|x300                                                                                                                                                                                                 | eth_interface1/eth_dispatch/header_ram_reg                                                                | User Attribute | 16 x 69              | RAM16X1S x 69              | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async            | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M x 1                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar    | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /s_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 30              | RAM32M x 5                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /m_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 22              | RAM32M x 4                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s00_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 512 x 4              | RAM64X1D x 8  RAM64M x 8   | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 66              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async            | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M x 1                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar    | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M x 11                | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /s_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 30              | RAM32M x 5                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /m_cmd_fifo       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 22              | RAM32M x 4                 | 
|\axi_intercon_2x64_128_bd_i/axi_intercon_2x64_128_bd_i /s01_width_conv/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 512 x 4              | RAM64X1D x 8  RAM64M x 8   | 
|x300_pcie_int/rx_dma_ctrl_regs                                                                                                                                                                       | route_specifier/routing_table_reg                                                                         | Implied        | 256 x 3              | RAM64M x 4                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |capture_ddrlvds__GC0                 |           2|      1159|
|2     |gen_ddrlvds__GC0                     |           2|       134|
|3     |noc_block_axi_dma_fifo__GB0          |           1|     16142|
|4     |noc_block_axi_dma_fifo__GB1          |           1|     13124|
|5     |noc_block_ddc__GB0                   |           1|     20803|
|6     |noc_block_ddc__GB1                   |           1|      9466|
|7     |noc_block_ddc__GB2                   |           1|      7596|
|8     |soft_ctrl__GC0                       |           1|     10166|
|9     |bus_int__GCB0                        |           1|     17270|
|10    |bus_int__GCB1                        |           1|      5497|
|11    |bus_int__GCB2                        |           1|        14|
|12    |noc_block_radio_core__xdcDup__1__GB0 |           1|     22753|
|13    |noc_block_radio_core__xdcDup__1__GB1 |           1|      6026|
|14    |noc_block_radio_core__GB0            |           1|     22753|
|15    |noc_block_radio_core__GB1            |           1|      6026|
|16    |x300_db_fe_core                      |           1|     12583|
|17    |x300_core__GCB0                      |           1|     29933|
|18    |x300_core__GCB1                      |           1|      9311|
|19    |x300__GCB0                           |           1|     14948|
|20    |x300__GCB1                           |           1|     13916|
|21    |x300_db_fe_core__1                   |           2|     11149|
|22    |x300_db_fe_core__2                   |           1|     12570|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface1/my_eth_framer/ram_ip/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface1/my_eth_framer/ram_udpmac/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface1/my_eth_framer/ram_maclower/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:213]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:213]
INFO: [Synth 8-4480] The timing for the instance sci_9/x300_core/bus_int_i/sc/axi_stream_to_wb/input_stream_bram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sci_9/x300_core/bus_int_i/sc/axi_stream_to_wb/input_stream_bram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sci_9/x300_core/bus_int_i/sc/axi_stream_to_wb/output_stream_bram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sci_9/x300_core/bus_int_i/sc/axi_stream_to_wb/output_stream_bram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/eth_interface0/my_eth_framer/ram_ip/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/eth_interface0/my_eth_framer/ram_udpmac/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/eth_interface0/my_eth_framer/ram_maclower/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[0].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[1].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[2].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[3].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[4].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[5].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[6].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bus_int_ii_10/x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[7].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_20/sfpp_io_i1/xge_mac_wrapper_i/xge_mac_wb/xge_mac/rx_data_fifo0/fifo0/mem0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:41 ; elapsed = 00:14:08 . Memory (MB): peak = 2985.094 ; gain = 1692.832 ; free physical = 123 ; free virtual = 499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |noc_block_axi_dma_fifo__GB0          |           1|      8670|
|2     |noc_block_axi_dma_fifo__GB1          |           1|      9067|
|3     |noc_block_ddc__GB0                   |           1|     13870|
|4     |soft_ctrl__GC0                       |           1|      4727|
|5     |bus_int__GCB0                        |           1|      8058|
|6     |noc_block_radio_core__xdcDup__1__GB0 |           1|     14859|
|7     |noc_block_radio_core__GB0            |           1|     14859|
|8     |x300_db_fe_core                      |           1|      8016|
|9     |x300_core__GCB0                      |           1|     16444|
|10    |x300__GCB0                           |           1|      8520|
|11    |x300__GCB1                           |           1|      6743|
|12    |x300_db_fe_core__1                   |           2|      7047|
|13    |x300_db_fe_core__2                   |           1|      8004|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:213]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/zpu/core/zpu_core.vhd:213]
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/sc/axi_stream_to_wb/input_stream_bram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/sc/axi_stream_to_wb/input_stream_bram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/sc/axi_stream_to_wb/output_stream_bram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/sc/axi_stream_to_wb/output_stream_bram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface0/my_eth_framer/ram_ip/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface0/my_eth_framer/ram_udpmac/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface0/my_eth_framer/ram_maclower/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[0].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[1].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[2].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[3].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[4].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[5].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[6].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/inst_axi_crossbar/instantiate_cam[7].axi_forwarding_cam_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface1/my_eth_framer/ram_ip/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface1/my_eth_framer/ram_udpmac/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x300_core/bus_int_i/eth_interface1/my_eth_framer/ram_maclower/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sfpp_io_i1/xge_mac_wrapper_i/xge_mac_wb/xge_mac/rx_data_fifo0/fifo0/mem0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst/w.w_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/w.w_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/w.w_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/w.w_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/w.w_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/w.w_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/w.w_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/w.w_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/w.w_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/w.w_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[0] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[0]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[1] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[1]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[2] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[2]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[3] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[3]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[4] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[4]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[5] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[5]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[6] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[6]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[7] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[7]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[8] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[8]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[9] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[9]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[10] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[10]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[11] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[11]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[12] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[12]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[13] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[13]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[14] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[14]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[15] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_i_reg[15]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[0] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[1] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[1]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[2] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[2]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[3] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[3]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[4] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[4]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[5] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[5]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[6] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[6]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[7] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[7]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[8] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[8]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[9] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[9]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[10] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[10]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[11] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[11]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[12] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[12]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[13] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[13]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[14] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[14]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[15] is being inverted and renamed to x300_core/genblk4[0].db_fe_core_i/tx_fe_corr_i/dac_q_reg[15]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[0] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[0]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[1] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[1]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[2] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[2]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[3] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[3]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[4] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[4]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[5] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[5]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[6] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[6]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[7] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[7]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[8] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[8]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[9] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[9]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[10] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[10]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[11] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[11]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[12] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[12]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[13] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[13]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[14] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[14]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[15] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_i_reg[15]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[0] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[1] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[1]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[2] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[2]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[3] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[3]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[4] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[4]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[5] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[5]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[6] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[6]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[7] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[7]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[8] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[8]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[9] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[9]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[10] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[10]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[11] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[11]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[12] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[12]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[13] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[13]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[14] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[14]_inv.
INFO: [Synth 8-5365] Flop x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[15] is being inverted and renamed to x300_core/genblk4[2].db_fe_core_i/tx_fe_corr_i/dac_q_reg[15]_inv.
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[16]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[17]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[18]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[19]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[20]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[21]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[22]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[23]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[24]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[25]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[26]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[27]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[28]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[29]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[30]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_in_iob_reg[31]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[16]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[17]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[18]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[19]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[20]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[21]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[22]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[23]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[24]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[25]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[26]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[27]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[28]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[29]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[30]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db0_inst/gpio_in_iob_reg[31]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \fp_gpio_atr_inst/gpio_in_iob_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-6064] Net \x300_core/inst_noc_block_dram_fifo/noc_shell/gen_noc_input_port[1].noc_input_port/axi_fifo_receive_window/main_fifo/fifo_bram/p_0_in7_out  is driving 130 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x300_core/inst_noc_block_dram_fifo/noc_shell/gen_noc_input_port[0].noc_input_port/axi_fifo_receive_window/main_fifo/fifo_bram/p_0_in7_out  is driving 130 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[16]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[17]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[18]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[19]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[20]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[21]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[22]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \gpio_atr_db1_inst/gpio_out_iob_reg[23]  to handle IOB=TRUE attribute
INFO: [Common 17-14] Message 'Synth 8-4163' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/build-ip/xc7k410tffg900-2/axi_intercon_2x64_128_bd/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9836]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:11 ; elapsed = 00:14:42 . Memory (MB): peak = 3073.008 ; gain = 1780.746 ; free physical = 413 ; free virtual = 840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:12 ; elapsed = 00:14:44 . Memory (MB): peak = 3073.008 ; gain = 1780.746 ; free physical = 414 ; free virtual = 841
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:47 ; elapsed = 00:15:19 . Memory (MB): peak = 3073.008 ; gain = 1780.746 ; free physical = 348 ; free virtual = 783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:48 ; elapsed = 00:15:20 . Memory (MB): peak = 3073.008 ; gain = 1780.746 ; free physical = 348 ; free virtual = 783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:52 ; elapsed = 00:15:25 . Memory (MB): peak = 3073.008 ; gain = 1780.746 ; free physical = 341 ; free virtual = 776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:53 ; elapsed = 00:15:26 . Memory (MB): peak = 3073.008 ; gain = 1780.746 ; free physical = 340 ; free virtual = 776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|x300        | x300_core/inst_ddc/gen_ddc_chains[1].ddc/sample_out_last_reg | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|x300        | x300_core/inst_Latencytest/shiftRegiste_4_1/reg4_reg[65]     | 4      | 66    | YES          | NO                 | YES               | 66     | 0       | 
+------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |LvFpga_Chinch_Interface |         1|
|2     |bus_clk_gen             |         1|
|3     |pcie_clk_gen            |         1|
|4     |radio_clk_gen           |         1|
|5     |ddr3_32bit              |         1|
|6     |one_gig_eth_pcs_pma     |         1|
|7     |axi64_8k_2clk_fifo      |         2|
|8     |ten_gig_eth_pcs_pma     |         1|
|9     |axi64_4k_2clk_fifo      |         2|
|10    |fifo_short_2clk         |        90|
|11    |bootram                 |         2|
|12    |hbdec1                  |         6|
|13    |fifo_4k_2clk            |        14|
|14    |hbdec2                  |         2|
|15    |hbdec3                  |         2|
|16    |dds_sin_cos_lut_only    |         2|
|17    |complex_multiplier_dds  |         2|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |LvFpga_Chinch_Interface_bbox_1 |     1|
|2     |axi64_4k_2clk_fifo             |     1|
|3     |axi64_4k_2clk_fifo__1          |     1|
|4     |axi64_8k_2clk_fifo             |     1|
|5     |axi64_8k_2clk_fifo__1          |     1|
|6     |bootram                        |     1|
|7     |bootram__1                     |     1|
|8     |bus_clk_gen                    |     1|
|9     |complex_multiplier_dds         |     1|
|10    |complex_multiplier_dds__2      |     1|
|11    |ddr3_32bit                     |     1|
|12    |dds_sin_cos_lut_only           |     1|
|13    |dds_sin_cos_lut_only__2        |     1|
|14    |fifo_4k_2clk                   |     1|
|15    |fifo_4k_2clk__10               |     1|
|16    |fifo_4k_2clk__11               |     1|
|17    |fifo_4k_2clk__12               |     1|
|18    |fifo_4k_2clk__13               |     1|
|19    |fifo_4k_2clk__14               |     1|
|20    |fifo_4k_2clk__15               |     1|
|21    |fifo_4k_2clk__16               |     1|
|22    |fifo_4k_2clk__17               |     1|
|23    |fifo_4k_2clk__18               |     1|
|24    |fifo_4k_2clk__19               |     1|
|25    |fifo_4k_2clk__7                |     1|
|26    |fifo_4k_2clk__8                |     1|
|27    |fifo_4k_2clk__9                |     1|
|28    |fifo_short_2clk                |     1|
|29    |fifo_short_2clk__100           |     1|
|30    |fifo_short_2clk__101           |     1|
|31    |fifo_short_2clk__102           |     1|
|32    |fifo_short_2clk__103           |     1|
|33    |fifo_short_2clk__104           |     1|
|34    |fifo_short_2clk__105           |     1|
|35    |fifo_short_2clk__106           |     1|
|36    |fifo_short_2clk__107           |     1|
|37    |fifo_short_2clk__108           |     1|
|38    |fifo_short_2clk__109           |     1|
|39    |fifo_short_2clk__110           |     1|
|40    |fifo_short_2clk__111           |     1|
|41    |fifo_short_2clk__112           |     1|
|42    |fifo_short_2clk__113           |     1|
|43    |fifo_short_2clk__114           |     1|
|44    |fifo_short_2clk__115           |     1|
|45    |fifo_short_2clk__116           |     1|
|46    |fifo_short_2clk__117           |     1|
|47    |fifo_short_2clk__118           |     1|
|48    |fifo_short_2clk__119           |     1|
|49    |fifo_short_2clk__120           |     1|
|50    |fifo_short_2clk__121           |     1|
|51    |fifo_short_2clk__122           |     1|
|52    |fifo_short_2clk__123           |     1|
|53    |fifo_short_2clk__124           |     1|
|54    |fifo_short_2clk__125           |     1|
|55    |fifo_short_2clk__126           |     1|
|56    |fifo_short_2clk__127           |     1|
|57    |fifo_short_2clk__128           |     1|
|58    |fifo_short_2clk__129           |     1|
|59    |fifo_short_2clk__130           |     1|
|60    |fifo_short_2clk__131           |     1|
|61    |fifo_short_2clk__132           |     1|
|62    |fifo_short_2clk__133           |     1|
|63    |fifo_short_2clk__134           |     1|
|64    |fifo_short_2clk__135           |     1|
|65    |fifo_short_2clk__136           |     1|
|66    |fifo_short_2clk__137           |     1|
|67    |fifo_short_2clk__138           |     1|
|68    |fifo_short_2clk__139           |     1|
|69    |fifo_short_2clk__140           |     1|
|70    |fifo_short_2clk__141           |     1|
|71    |fifo_short_2clk__142           |     1|
|72    |fifo_short_2clk__143           |     1|
|73    |fifo_short_2clk__144           |     1|
|74    |fifo_short_2clk__145           |     1|
|75    |fifo_short_2clk__57            |     1|
|76    |fifo_short_2clk__58            |     1|
|77    |fifo_short_2clk__59            |     1|
|78    |fifo_short_2clk__60            |     1|
|79    |fifo_short_2clk__61            |     1|
|80    |fifo_short_2clk__62            |     1|
|81    |fifo_short_2clk__63            |     1|
|82    |fifo_short_2clk__64            |     1|
|83    |fifo_short_2clk__65            |     1|
|84    |fifo_short_2clk__66            |     1|
|85    |fifo_short_2clk__67            |     1|
|86    |fifo_short_2clk__68            |     1|
|87    |fifo_short_2clk__69            |     1|
|88    |fifo_short_2clk__70            |     1|
|89    |fifo_short_2clk__71            |     1|
|90    |fifo_short_2clk__72            |     1|
|91    |fifo_short_2clk__73            |     1|
|92    |fifo_short_2clk__74            |     1|
|93    |fifo_short_2clk__75            |     1|
|94    |fifo_short_2clk__76            |     1|
|95    |fifo_short_2clk__77            |     1|
|96    |fifo_short_2clk__78            |     1|
|97    |fifo_short_2clk__79            |     1|
|98    |fifo_short_2clk__80            |     1|
|99    |fifo_short_2clk__81            |     1|
|100   |fifo_short_2clk__82            |     1|
|101   |fifo_short_2clk__83            |     1|
|102   |fifo_short_2clk__84            |     1|
|103   |fifo_short_2clk__85            |     1|
|104   |fifo_short_2clk__86            |     1|
|105   |fifo_short_2clk__87            |     1|
|106   |fifo_short_2clk__88            |     1|
|107   |fifo_short_2clk__89            |     1|
|108   |fifo_short_2clk__90            |     1|
|109   |fifo_short_2clk__91            |     1|
|110   |fifo_short_2clk__92            |     1|
|111   |fifo_short_2clk__93            |     1|
|112   |fifo_short_2clk__94            |     1|
|113   |fifo_short_2clk__95            |     1|
|114   |fifo_short_2clk__96            |     1|
|115   |fifo_short_2clk__97            |     1|
|116   |fifo_short_2clk__98            |     1|
|117   |fifo_short_2clk__99            |     1|
|118   |hbdec1_bbox_2                  |     1|
|119   |hbdec1_bbox_2__1               |     1|
|120   |hbdec1_bbox_2__2               |     1|
|121   |hbdec1_bbox_2__3               |     1|
|122   |hbdec1_bbox_3                  |     1|
|123   |hbdec1_bbox_3__2               |     1|
|124   |hbdec2_bbox_4                  |     1|
|125   |hbdec2_bbox_4__2               |     1|
|126   |hbdec3_bbox_5                  |     1|
|127   |hbdec3_bbox_5__2               |     1|
|128   |one_gig_eth_pcs_pma            |     1|
|129   |pcie_clk_gen                   |     1|
|130   |radio_clk_gen                  |     1|
|131   |ten_gig_eth_pcs_pma            |     1|
|132   |BUFG                           |    11|
|133   |BUFR                           |     1|
|134   |CARRY4                         |  5809|
|135   |DSP48E1                        |    16|
|136   |DSP48E1_1                      |     1|
|137   |DSP48E1_3                      |     1|
|138   |DSP48E1_4                      |     1|
|139   |GTXE2_COMMON                   |     2|
|140   |IBUFDS_GTE2                    |     2|
|141   |IDDR                           |    28|
|142   |IDELAYCTRL                     |     1|
|143   |IDELAYE2                       |    28|
|144   |LUT1                           |  2692|
|145   |LUT2                           |  8916|
|146   |LUT3                           | 24551|
|147   |LUT4                           |  8417|
|148   |LUT5                           |  9527|
|149   |LUT6                           | 13977|
|150   |MMCME2_ADV                     |     1|
|151   |MUXCY                          |    40|
|152   |MUXF7                          |  1379|
|153   |MUXF8                          |   129|
|154   |ODDR                           |    20|
|155   |RAM16X1S                       |   138|
|156   |RAM32M                         |    64|
|157   |RAM64M                         |    20|
|158   |RAMB18E1_1                     |     6|
|159   |RAMB18E1_3                     |     8|
|160   |RAMB18E1_5                     |    16|
|161   |RAMB18E1_6                     |     2|
|162   |RAMB18E1_7                     |     2|
|163   |RAMB18E1_8                     |     2|
|164   |RAMB18E1_9                     |     2|
|165   |RAMB36E1_1                     |     4|
|166   |RAMB36E1_10                    |    44|
|167   |RAMB36E1_11                    |    36|
|168   |RAMB36E1_12                    |     6|
|169   |RAMB36E1_13                    |    64|
|170   |RAMB36E1_14                    |     4|
|171   |RAMB36E1_15                    |    14|
|172   |RAMB36E1_16                    |     3|
|173   |RAMB36E1_7                     |     8|
|174   |RAMB36E1_8                     |     1|
|175   |RAMB36E1_9                     |    28|
|176   |SRL16E                         |    76|
|177   |SRLC32E                        |  1862|
|178   |XADC                           |     1|
|179   |FDCE                           |  2062|
|180   |FDPE                           |   305|
|181   |FDRE                           | 71707|
|182   |FDSE                           |  1161|
|183   |IBUF                           |    71|
|184   |IBUFDS                         |    29|
|185   |IBUFG                          |     1|
|186   |IBUFGDS                        |     2|
|187   |IOBUF                          |    83|
|188   |OBUF                           |    94|
|189   |OBUFDS                         |    21|
|190   |OBUFT                          |     4|
+------+-------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
|      |Instance                                                                                           |Module                                                               |Cells  |
+------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
|1     |top                                                                                                |                                                                     | 165353|
|2     |  cap_db0                                                                                          |capture_ddrlvds                                                      |    665|
|3     |    aclk_i_checker_i                                                                               |cap_pattern_verifier_1771                                            |    137|
|4     |      reset_sync_i                                                                                 |reset_sync_1794                                                      |     13|
|5     |        reset_double_sync                                                                          |synchronizer_1795                                                    |     13|
|6     |          synchronizer_false_path                                                                  |synchronizer_impl_1796                                               |     13|
|7     |    aclk_q_checker_i                                                                               |cap_pattern_verifier_1772                                            |    137|
|8     |      reset_sync_i                                                                                 |reset_sync_1791                                                      |     13|
|9     |        reset_double_sync                                                                          |synchronizer_1792                                                    |     13|
|10    |          synchronizer_false_path                                                                  |synchronizer_impl_1793                                               |     13|
|11    |    checker_en_aclk_sync_i                                                                         |synchronizer__parameterized0_1773                                    |      3|
|12    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1790                               |      3|
|13    |    checker_failed_aclk_0_sync_i                                                                   |synchronizer__parameterized0_1774                                    |      2|
|14    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1789                               |      2|
|15    |    checker_failed_aclk_1_sync_i                                                                   |synchronizer__parameterized0_1775                                    |      2|
|16    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1788                               |      2|
|17    |    checker_locked_aclk_0_sync_i                                                                   |synchronizer__parameterized0_1776                                    |      2|
|18    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1787                               |      2|
|19    |    checker_locked_aclk_1_sync_i                                                                   |synchronizer__parameterized0_1777                                    |      2|
|20    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1786                               |      2|
|21    |    rclk_i_checker_i                                                                               |cap_pattern_verifier_1778                                            |    137|
|22    |      reset_sync_i                                                                                 |reset_sync_1783                                                      |     13|
|23    |        reset_double_sync                                                                          |synchronizer_1784                                                    |     13|
|24    |          synchronizer_false_path                                                                  |synchronizer_impl_1785                                               |     13|
|25    |    rclk_q_checker_i                                                                               |cap_pattern_verifier_1779                                            |    137|
|26    |      reset_sync_i                                                                                 |reset_sync_1780                                                      |     13|
|27    |        reset_double_sync                                                                          |synchronizer_1781                                                    |     13|
|28    |          synchronizer_false_path                                                                  |synchronizer_impl_1782                                               |     13|
|29    |  cap_db1                                                                                          |capture_ddrlvds_5                                                    |    665|
|30    |    aclk_i_checker_i                                                                               |cap_pattern_verifier                                                 |    137|
|31    |      reset_sync_i                                                                                 |reset_sync_1768                                                      |     13|
|32    |        reset_double_sync                                                                          |synchronizer_1769                                                    |     13|
|33    |          synchronizer_false_path                                                                  |synchronizer_impl_1770                                               |     13|
|34    |    aclk_q_checker_i                                                                               |cap_pattern_verifier_1746                                            |    137|
|35    |      reset_sync_i                                                                                 |reset_sync_1765                                                      |     13|
|36    |        reset_double_sync                                                                          |synchronizer_1766                                                    |     13|
|37    |          synchronizer_false_path                                                                  |synchronizer_impl_1767                                               |     13|
|38    |    checker_en_aclk_sync_i                                                                         |synchronizer__parameterized0_1747                                    |      3|
|39    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1764                               |      3|
|40    |    checker_failed_aclk_0_sync_i                                                                   |synchronizer__parameterized0_1748                                    |      2|
|41    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1763                               |      2|
|42    |    checker_failed_aclk_1_sync_i                                                                   |synchronizer__parameterized0_1749                                    |      2|
|43    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1762                               |      2|
|44    |    checker_locked_aclk_0_sync_i                                                                   |synchronizer__parameterized0_1750                                    |      2|
|45    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1761                               |      2|
|46    |    checker_locked_aclk_1_sync_i                                                                   |synchronizer__parameterized0_1751                                    |      2|
|47    |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized0_1760                               |      2|
|48    |    rclk_i_checker_i                                                                               |cap_pattern_verifier_1752                                            |    137|
|49    |      reset_sync_i                                                                                 |reset_sync_1757                                                      |     13|
|50    |        reset_double_sync                                                                          |synchronizer_1758                                                    |     13|
|51    |          synchronizer_false_path                                                                  |synchronizer_impl_1759                                               |     13|
|52    |    rclk_q_checker_i                                                                               |cap_pattern_verifier_1753                                            |    137|
|53    |      reset_sync_i                                                                                 |reset_sync_1754                                                      |     13|
|54    |        reset_double_sync                                                                          |synchronizer_1755                                                    |     13|
|55    |          synchronizer_false_path                                                                  |synchronizer_impl_1756                                               |     13|
|56    |  gen_db0                                                                                          |gen_ddrlvds                                                          |    108|
|57    |  gen_db1                                                                                          |gen_ddrlvds_7                                                        |    108|
|58    |  pps_gen                                                                                          |pps_generator                                                        |     60|
|59    |  LMK_Holdover_sync_inst                                                                           |synchronizer__parameterized0                                         |      2|
|60    |    synchronizer_false_path                                                                        |synchronizer_impl__parameterized0_1804                               |      2|
|61    |  LMK_Lock_sync_inst                                                                               |synchronizer__parameterized0_0                                       |      2|
|62    |    synchronizer_false_path                                                                        |synchronizer_impl__parameterized0_1803                               |      2|
|63    |  LMK_Status0_sync_inst                                                                            |synchronizer__parameterized0_1                                       |      2|
|64    |    synchronizer_false_path                                                                        |synchronizer_impl__parameterized0_1802                               |      2|
|65    |  LMK_Status1_sync_inst                                                                            |synchronizer__parameterized0_2                                       |      2|
|66    |    synchronizer_false_path                                                                        |synchronizer_impl__parameterized0_1801                               |      2|
|67    |  LMK_Sync_sync_inst                                                                               |synchronizer__parameterized0_3                                       |      2|
|68    |    synchronizer_false_path                                                                        |synchronizer_impl__parameterized0_1800                               |      2|
|69    |  adc_idlyctrl_rdy_sync_inst                                                                       |synchronizer__parameterized0_4                                       |      2|
|70    |    synchronizer_false_path                                                                        |synchronizer_impl__parameterized0_1799                               |      2|
|71    |  adc_idlyctrl_reset_sync                                                                          |reset_sync                                                           |     10|
|72    |    reset_double_sync                                                                              |synchronizer_1797                                                    |     10|
|73    |      synchronizer_false_path                                                                      |synchronizer_impl_1798                                               |     10|
|74    |  ce_reset_sync                                                                                    |reset_sync_6                                                         |     13|
|75    |    reset_double_sync                                                                              |synchronizer_1744                                                    |     13|
|76    |      synchronizer_false_path                                                                      |synchronizer_impl_1745                                               |     13|
|77    |  fp_gpio_atr_inst                                                                                 |gpio_atr_io__parameterized0                                          |     48|
|78    |  gige_clk_gen_i                                                                                   |one_gige_phy_clk_gen                                                 |      2|
|79    |  gpio_atr_db0_inst                                                                                |gpio_atr_io                                                          |    128|
|80    |  gpio_atr_db1_inst                                                                                |gpio_atr_io_8                                                        |    128|
|81    |  int_div2_reset_sync                                                                              |reset_sync_9                                                         |     10|
|82    |    reset_double_sync                                                                              |synchronizer_1742                                                    |     10|
|83    |      synchronizer_false_path                                                                      |synchronizer_impl_1743                                               |     10|
|84    |  int_reset_sync                                                                                   |reset_sync_10                                                        |     33|
|85    |    reset_double_sync                                                                              |synchronizer_1740                                                    |     33|
|86    |      synchronizer_false_path                                                                      |synchronizer_impl_1741                                               |     33|
|87    |  pcii_pipeline_srl                                                                                |axi_fifo_short                                                       |     86|
|88    |  pcio_pipeline_srl                                                                                |axi_fifo_short_11                                                    |     86|
|89    |  por_gen                                                                                          |por_gen                                                              |     21|
|90    |  radio_clk_locked_sync_inst                                                                       |synchronizer__parameterized0_12                                      |      2|
|91    |    synchronizer_false_path                                                                        |synchronizer_impl__parameterized0_1739                               |      2|
|92    |  radio_reset_sync                                                                                 |reset_sync_13                                                        |     14|
|93    |    reset_double_sync                                                                              |synchronizer_1737                                                    |     14|
|94    |      synchronizer_false_path                                                                      |synchronizer_impl_1738                                               |     14|
|95    |  sfpp_io_i0                                                                                       |x300_sfpp_io_core                                                    |   1186|
|96    |    one_gige_phy_i                                                                                 |one_gige_phy                                                         |     56|
|97    |      core_support_i                                                                               |one_gig_eth_pcs_pma_support                                          |     46|
|98    |        core_clocking_i                                                                            |one_gig_eth_pcs_pma_clocking                                         |      5|
|99    |        core_gt_common_i                                                                           |one_gig_eth_pcs_pma_gt_common                                        |      1|
|100   |        core_resets_i                                                                              |one_gig_eth_pcs_pma_resets                                           |      4|
|101   |    simple_gemac_wrapper_i                                                                         |simple_gemac_wrapper                                                 |   1124|
|102   |      axi64_to_ll8                                                                                 |axi64_to_ll8                                                         |    187|
|103   |        axi64_packet_gater                                                                         |axi_packet_gate__parameterized0                                      |    154|
|104   |          ram_i                                                                                    |ram_2port__parameterized0                                            |     42|
|105   |        ll8_fifo                                                                                   |axi_fifo_short__parameterized1                                       |     30|
|106   |      ll8_to_axi64                                                                                 |ll8_to_axi64                                                         |    149|
|107   |        ll8_fifo                                                                                   |axi_fifo_short__parameterized0                                       |     74|
|108   |      ll8_to_txmac                                                                                 |ll8_to_txmac                                                         |     13|
|109   |      mdio_gige_inst                                                                               |mdio                                                                 |     53|
|110   |      reset_sync_rx                                                                                |reset_sync_1726                                                      |     11|
|111   |        reset_double_sync                                                                          |synchronizer_1735                                                    |     11|
|112   |          synchronizer_false_path                                                                  |synchronizer_impl_1736                                               |     11|
|113   |      reset_sync_tx                                                                                |reset_sync_1727                                                      |     11|
|114   |        reset_double_sync                                                                          |synchronizer_1733                                                    |     11|
|115   |          synchronizer_false_path                                                                  |synchronizer_impl_1734                                               |     11|
|116   |      rxmac_to_ll8                                                                                 |rxmac_to_ll8                                                         |     13|
|117   |      simple_gemac                                                                                 |simple_gemac                                                         |    497|
|118   |        reset_sync_rx                                                                              |reset_sync_1728                                                      |     11|
|119   |          reset_double_sync                                                                        |synchronizer_1731                                                    |     11|
|120   |            synchronizer_false_path                                                                |synchronizer_impl_1732                                               |     11|
|121   |        reset_sync_tx                                                                              |reset_sync_1729                                                      |     10|
|122   |          reset_double_sync                                                                        |synchronizer                                                         |     10|
|123   |            synchronizer_false_path                                                                |synchronizer_impl                                                    |     10|
|124   |        simple_gemac_rx                                                                            |simple_gemac_rx                                                      |    241|
|125   |          af_pause                                                                                 |address_filter                                                       |     27|
|126   |          af_promisc                                                                               |address_filter_promisc                                               |      6|
|127   |          crc_check                                                                                |crc_1730                                                             |     92|
|128   |          rx_delay                                                                                 |delay_line                                                           |      8|
|129   |        simple_gemac_tx                                                                            |simple_gemac_tx                                                      |    235|
|130   |          crc                                                                                      |crc                                                                  |     98|
|131   |  sfpp_io_i1                                                                                       |x300_sfpp_io_core__parameterized0                                    |   4272|
|132   |    ten_gige_phy_i                                                                                 |ten_gige_phy                                                         |    430|
|133   |      areset_clk156_sync_i                                                                         |ten_gig_eth_pcs_pma_ff_synchronizer_rst2                             |      5|
|134   |      gttxreset_txusrclk2_sync_i                                                                   |ten_gig_eth_pcs_pma_ff_synchronizer_rst2_1725                        |      5|
|135   |      qplllock_txusrclk2_sync_i                                                                    |ten_gig_eth_pcs_pma_ff_synchronizer_rst2__parameterized0             |      5|
|136   |      ten_gig_eth_pcs_pma_gt_common_block                                                          |ten_gig_eth_pcs_pma_gt_common                                        |      2|
|137   |    xge_mac_wrapper_i                                                                              |xge_mac_wrapper                                                      |   3841|
|138   |      axi64_to_xge64                                                                               |axi64_to_xge64                                                       |     36|
|139   |      axi_count_packets_in_fifo                                                                    |axi_count_packets_in_fifo                                            |     29|
|140   |      phy_ready_sync_i                                                                             |synchronizer__parameterized2                                         |      4|
|141   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized2                                    |      4|
|142   |      sys_rst_sync_i                                                                               |synchronizer__parameterized3                                         |      3|
|143   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized3_1724                               |      3|
|144   |      tx_enabled_sync_i                                                                            |synchronizer__parameterized3_1710                                    |      3|
|145   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized3                                    |      3|
|146   |      txfifo_2                                                                                     |axi_fifo_1711                                                        |     84|
|147   |        fifo_bram                                                                                  |axi_fifo_bram_1722                                                   |     84|
|148   |          ram                                                                                      |ram_2port__parameterized1_1723                                       |     14|
|149   |      xge64_to_axi64                                                                               |xge64_to_axi64                                                       |    187|
|150   |      xge_handshake                                                                                |xge_handshake                                                        |      2|
|151   |      xge_mac_wb                                                                                   |xge_mac_wb                                                           |   3307|
|152   |        sync_clk_wb0                                                                               |sync_clk_wb                                                          |     34|
|153   |          meta_sync0                                                                               |meta_sync__parameterized0                                            |     30|
|154   |            \meta[0].meta_sync_single0                                                             |meta_sync_single__parameterized0                                     |      5|
|155   |            \meta[1].meta_sync_single0                                                             |meta_sync_single__parameterized0_1717                                |      5|
|156   |            \meta[2].meta_sync_single0                                                             |meta_sync_single__parameterized0_1718                                |      5|
|157   |            \meta[4].meta_sync_single0                                                             |meta_sync_single__parameterized0_1719                                |      5|
|158   |            \meta[5].meta_sync_single0                                                             |meta_sync_single__parameterized0_1720                                |      5|
|159   |            \meta[6].meta_sync_single0                                                             |meta_sync_single__parameterized0_1721                                |      5|
|160   |          meta_sync1                                                                               |meta_sync__parameterized1                                            |      4|
|161   |            \meta[0].meta_sync_single0                                                             |meta_sync_single_1715                                                |      2|
|162   |            \meta[1].meta_sync_single0                                                             |meta_sync_single_1716                                                |      2|
|163   |        wishbone_if0                                                                               |wishbone_if                                                          |    240|
|164   |        xge_mac                                                                                    |xge_mac                                                              |   3033|
|165   |          fault_sm0                                                                                |fault_sm                                                             |     48|
|166   |          rx_data_fifo0                                                                            |rx_data_fifo                                                         |    141|
|167   |            fifo0                                                                                  |generic_fifo                                                         |    141|
|168   |              ctrl0                                                                                |generic_fifo_ctrl                                                    |    135|
|169   |              mem0                                                                                 |generic_mem_xilinx_block                                             |      6|
|170   |          rx_dq0                                                                                   |rx_dequeue                                                           |     85|
|171   |          rx_eq0                                                                                   |rx_enqueue                                                           |   1152|
|172   |          rx_hold_fifo0                                                                            |rx_hold_fifo                                                         |     26|
|173   |            fifo0                                                                                  |generic_fifo__parameterized0                                         |     26|
|174   |              ctrl0                                                                                |generic_fifo_ctrl__parameterized0                                    |     25|
|175   |              mem0                                                                                 |generic_mem_xilinx_block__parameterized0_1714                        |      1|
|176   |          sync_clk_xgmii_tx0                                                                       |sync_clk_xgmii_tx                                                    |     79|
|177   |            meta_sync0                                                                             |meta_sync                                                            |     79|
|178   |              \meta[0].meta_sync_single0                                                           |meta_sync_single                                                     |     42|
|179   |              \meta[1].meta_sync_single0                                                           |meta_sync_single_1712                                                |     35|
|180   |              \meta[2].meta_sync_single0                                                           |meta_sync_single_1713                                                |      2|
|181   |          tx_data_fifo0                                                                            |tx_data_fifo                                                         |    153|
|182   |            fifo0                                                                                  |generic_fifo__parameterized1                                         |    153|
|183   |              ctrl0                                                                                |generic_fifo_ctrl__parameterized1                                    |    120|
|184   |              mem0                                                                                 |generic_mem_xilinx_block__parameterized1                             |     33|
|185   |          tx_dq0                                                                                   |tx_dequeue                                                           |   1304|
|186   |          tx_eq0                                                                                   |tx_enqueue                                                           |      3|
|187   |          tx_hold_fifo0                                                                            |tx_hold_fifo                                                         |     41|
|188   |            fifo0                                                                                  |generic_fifo__parameterized2                                         |     41|
|189   |              ctrl0                                                                                |generic_fifo_ctrl__parameterized2                                    |     31|
|190   |              mem0                                                                                 |generic_mem_xilinx_block__parameterized0                             |     10|
|191   |  tempmon_i                                                                                        |mig_7series_v4_0_tempmon                                             |    153|
|192   |  x300_core                                                                                        |x300_core                                                            | 148414|
|193   |    axi_intercon_2x64_128_bd_i                                                                     |axi_intercon_2x64_128_bd_wrapper                                     |  16454|
|194   |      axi_intercon_2x64_128_bd_i                                                                   |axi_intercon_2x64_128_bd                                             |  16449|
|195   |        m00_rs                                                                                     |axi_intercon_2x64_128_bd_m00_rs_0                                    |   2059|
|196   |          inst                                                                                     |axi_register_slice_v2_1_15_axi_register_slice_1704                   |   2059|
|197   |            \ar.ar_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1705                  |    191|
|198   |            \aw.aw_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1706                  |    194|
|199   |            \b.b_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_1707  |     16|
|200   |            \r.r_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_1708  |    785|
|201   |            \w.w_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized0_1709  |    873|
|202   |        s00_rs_0                                                                                   |axi_intercon_2x64_128_bd_s00_rs_0_0                                  |    835|
|203   |          inst                                                                                     |axi_register_slice_v2_1_15_axi_register_slice__parameterized0_1698   |    835|
|204   |            \ar.ar_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1699                  |    191|
|205   |            \aw.aw_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1700                  |    194|
|206   |            \b.b_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_1701  |     16|
|207   |            \r.r_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized4_1702  |    209|
|208   |            \w.w_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized3_1703  |    225|
|209   |        s00_rs_1                                                                                   |axi_intercon_2x64_128_bd_s00_rs_1_0                                  |   2046|
|210   |          inst                                                                                     |axi_register_slice_v2_1_15_axi_register_slice_1692                   |   2046|
|211   |            \ar.ar_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1693                  |    188|
|212   |            \aw.aw_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1694                  |    191|
|213   |            \b.b_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_1695  |     12|
|214   |            \r.r_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_1696  |    782|
|215   |            \w.w_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized0_1697  |    873|
|216   |        s00_width_conv                                                                             |axi_intercon_2x64_128_bd_s00_width_conv_0                            |   3193|
|217   |          inst                                                                                     |axi_dwidth_converter_v2_1_15_top__xdcDup__1                          |   3193|
|218   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |axi_dwidth_converter_v2_1_15_axi_upsizer__xdcDup__1                  |   3193|
|219   |              \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                        |fifo_generator_v13_2_1__parameterized1__xdcDup__1                    |    160|
|220   |                inst_fifo_gen                                                                      |fifo_generator_v13_2_1_synth__parameterized1__xdcDup__1              |    160|
|221   |                  \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                        |fifo_generator_top__parameterized1__xdcDup__1                        |    160|
|222   |                    \grf.rf                                                                        |fifo_generator_ramfifo__parameterized1__xdcDup__1                    |    160|
|223   |                      \gntv_or_sync_fifo.gcx.clkx                                                  |clk_x_pntrs__xdcDup__2                                               |     60|
|224   |                        wr_pntr_cdc_inst                                                           |xpm_cdc_gray__18                                                     |     28|
|225   |                        rd_pntr_cdc_inst                                                           |xpm_cdc_gray__19                                                     |     28|
|226   |                      \gntv_or_sync_fifo.gl0.rd                                                    |rd_logic__parameterized1_1683                                        |     34|
|227   |                        \gr1.gr1_int.rfwft                                                         |rd_fwft_1689                                                         |     16|
|228   |                        \gras.rsts                                                                 |rd_status_flags_as_1690                                              |      2|
|229   |                        rpntr                                                                      |rd_bin_cntr_1691                                                     |     16|
|230   |                      \gntv_or_sync_fifo.gl0.wr                                                    |wr_logic__parameterized0_1684                                        |     30|
|231   |                        \gwas.wsts                                                                 |wr_status_flags_as__parameterized0_1687                              |      5|
|232   |                        wpntr                                                                      |wr_bin_cntr_1688                                                     |     25|
|233   |                      \gntv_or_sync_fifo.mem                                                       |memory__parameterized1_1685                                          |      7|
|234   |                        \gdm.dm_gen.dm                                                             |dmem__parameterized1_1686                                            |      3|
|235   |                      rstblk                                                                       |reset_blk_ramfifo__parameterized0__xdcDup__2                         |     29|
|236   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |xpm_cdc_async_rst__22                                                |      2|
|237   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |xpm_cdc_async_rst__23                                                |      2|
|238   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |xpm_cdc_single__22                                                   |      4|
|239   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |xpm_cdc_single__23                                                   |      4|
|240   |              \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo__xdcDup__1            |   1145|
|241   |                dw_fifogen_ar                                                                      |fifo_generator_v13_2_1__parameterized2__xdcDup__1                    |    287|
|242   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized2__xdcDup__1              |    287|
|243   |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top__parameterized2__xdcDup__1                        |    287|
|244   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized2__xdcDup__1                    |    287|
|245   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__1                                               |     60|
|246   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__16                                                     |     28|
|247   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__17                                                     |     28|
|248   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized2_1674                                        |     35|
|249   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_1680                                                         |     17|
|250   |                          \gras.rsts                                                               |rd_status_flags_as_1681                                              |      2|
|251   |                          rpntr                                                                    |rd_bin_cntr_1682                                                     |     16|
|252   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized1_1675                                        |     30|
|253   |                          \gwas.wsts                                                               |wr_status_flags_as__parameterized0_1678                              |      5|
|254   |                          wpntr                                                                    |wr_bin_cntr_1679                                                     |     25|
|255   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized2_1676                                          |    133|
|256   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized2_1677                                            |     72|
|257   |                        rstblk                                                                     |reset_blk_ramfifo__parameterized0__xdcDup__1                         |     29|
|258   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__20                                                |      2|
|259   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__21                                                |      2|
|260   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__20                                                   |      4|
|261   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__21                                                   |      4|
|262   |                s_cmd_fifo                                                                         |fifo_generator_v13_2_1__parameterized3                               |    127|
|263   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized3_1662                    |    127|
|264   |                    \gconvfifo.rf                                                                  |fifo_generator_top__parameterized3_1663                              |    127|
|265   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized3_1664                          |    127|
|266   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized3_1665                                        |     42|
|267   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft__parameterized0_1671                                         |     18|
|268   |                          \grss.rsts                                                               |rd_status_flags_ss_1672                                              |      2|
|269   |                          rpntr                                                                    |rd_bin_cntr__parameterized0_1673                                     |     22|
|270   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized2_1666                                        |     22|
|271   |                          \gwss.wsts                                                               |wr_status_flags_ss_1669                                              |      6|
|272   |                          wpntr                                                                    |wr_bin_cntr__parameterized0_1670                                     |     16|
|273   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized3_1667                                          |     63|
|274   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized3_1668                                            |     34|
|275   |                m_cmd_fifo                                                                         |fifo_generator_v13_2_1__parameterized4                               |    102|
|276   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized4_1650                    |    102|
|277   |                    \gconvfifo.rf                                                                  |fifo_generator_top__parameterized4_1651                              |    102|
|278   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4_1652                          |    102|
|279   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized3_1653                                        |     42|
|280   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft__parameterized0_1659                                         |     18|
|281   |                          \grss.rsts                                                               |rd_status_flags_ss_1660                                              |      2|
|282   |                          rpntr                                                                    |rd_bin_cntr__parameterized0_1661                                     |     22|
|283   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized2_1654                                        |     22|
|284   |                          \gwss.wsts                                                               |wr_status_flags_ss_1657                                              |      6|
|285   |                          wpntr                                                                    |wr_bin_cntr__parameterized0_1658                                     |     16|
|286   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4_1655                                          |     38|
|287   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4_1656                                            |     21|
|288   |                dw_fifogen_rresp                                                                   |fifo_generator_v13_2_1__parameterized5__xdcDup__1                    |    299|
|289   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized5__xdcDup__1              |    296|
|290   |                    \gconvfifo.rf                                                                  |fifo_generator_top__parameterized5__xdcDup__1                        |    296|
|291   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized5__xdcDup__1                    |    296|
|292   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__parameterized0__xdcDup__1                               |    118|
|293   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized0__4                                      |     54|
|294   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized0                                         |     54|
|295   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized4_1637                                        |     59|
|296   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_1645                                                         |     16|
|297   |                          \gras.rsts                                                               |rd_status_flags_as__parameterized0_1646                              |     13|
|298   |                            c0                                                                     |compare__parameterized0_1648                                         |      6|
|299   |                            c1                                                                     |compare__parameterized0_1649                                         |      5|
|300   |                          rpntr                                                                    |rd_bin_cntr__parameterized1_1647                                     |     30|
|301   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized3_1638                                        |     67|
|302   |                          \gwas.wsts                                                               |wr_status_flags_as__parameterized1_1641                              |     14|
|303   |                            c1                                                                     |compare__parameterized0_1643                                         |      6|
|304   |                            c2                                                                     |compare__parameterized0_1644                                         |      5|
|305   |                          wpntr                                                                    |wr_bin_cntr__parameterized1_1642                                     |     53|
|306   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized5_1639                                          |     32|
|307   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized5_1640                                            |     28|
|308   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__1                                         |     20|
|309   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__18                                                |      2|
|310   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__19                                                |      2|
|311   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__18                                                   |      4|
|312   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__19                                                   |      4|
|313   |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0_1602          |     14|
|314   |              \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                             |axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__1            |   1475|
|315   |                \gen_awpop_fifo.dw_fifogen_awpop                                                   |fifo_generator_v13_2_1__xdcDup__1                                    |    142|
|316   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__xdcDup__1                              |    142|
|317   |                    \gconvfifo.rf                                                                  |fifo_generator_top__xdcDup__1                                        |    142|
|318   |                      \grf.rf                                                                      |fifo_generator_ramfifo__xdcDup__1                                    |    142|
|319   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__4                                               |     60|
|320   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__22                                                     |     28|
|321   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray                                                         |     28|
|322   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_1630                                                        |     37|
|323   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_1634                                                         |     15|
|324   |                          \gras.rsts                                                               |rd_status_flags_as_1635                                              |      2|
|325   |                          rpntr                                                                    |rd_bin_cntr_1636                                                     |     20|
|326   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_1631                                                        |     25|
|327   |                          \gwas.wsts                                                               |wr_status_flags_as_1632                                              |      4|
|328   |                          wpntr                                                                    |wr_bin_cntr_1633                                                     |     21|
|329   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__2                                         |     20|
|330   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__26                                                |      2|
|331   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                                                    |      2|
|332   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__26                                                   |      4|
|333   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                                                       |      4|
|334   |                w_buffer                                                                           |blk_mem_gen_v8_4_1                                                   |      4|
|335   |                  inst_blk_mem_gen                                                                 |blk_mem_gen_v8_4_1_synth_1619                                        |      4|
|336   |                    \gnbram.gnativebmg.native_blk_mem_gen                                          |blk_mem_gen_top_1620                                                 |      4|
|337   |                      \valid.cstr                                                                  |blk_mem_gen_generic_cstr_1621                                        |      4|
|338   |                        \ramloop[0].ram.r                                                          |blk_mem_gen_prim_width_1622                                          |      1|
|339   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper_1629                                        |      1|
|340   |                        \ramloop[1].ram.r                                                          |blk_mem_gen_prim_width__parameterized0_1623                          |      1|
|341   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper__parameterized0_1628                        |      1|
|342   |                        \ramloop[2].ram.r                                                          |blk_mem_gen_prim_width__parameterized1_1624                          |      1|
|343   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper__parameterized1_1627                        |      1|
|344   |                        \ramloop[3].ram.r                                                          |blk_mem_gen_prim_width__parameterized2_1625                          |      1|
|345   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper__parameterized2_1626                        |      1|
|346   |                dw_fifogen_aw                                                                      |fifo_generator_v13_2_1__parameterized0__xdcDup__1                    |    297|
|347   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized0__xdcDup__1              |    297|
|348   |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__parameterized0__xdcDup__1                        |    297|
|349   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0__xdcDup__1                    |    297|
|350   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__3                                               |     60|
|351   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__20                                                     |     28|
|352   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__21                                                     |     28|
|353   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized0_1610                                        |     35|
|354   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_1616                                                         |     17|
|355   |                          \gras.rsts                                                               |rd_status_flags_as_1617                                              |      2|
|356   |                          rpntr                                                                    |rd_bin_cntr_1618                                                     |     16|
|357   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized0_1611                                        |     30|
|358   |                          \gwas.wsts                                                               |wr_status_flags_as__parameterized0_1614                              |      5|
|359   |                          wpntr                                                                    |wr_bin_cntr_1615                                                     |     25|
|360   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_1612                                          |    143|
|361   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_1613                                            |     77|
|362   |                        rstblk                                                                     |reset_blk_ramfifo__parameterized0__xdcDup__3                         |     29|
|363   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__24                                                |      2|
|364   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__25                                                |      2|
|365   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__24                                                   |      4|
|366   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__25                                                   |      4|
|367   |                s_aw_reg                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized1_1608   |    111|
|368   |                  \aw.aw_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized5_1609  |    111|
|369   |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_15_a_upsizer_1603                          |     47|
|370   |                \gen_id_queue.id_queue                                                             |generic_baseblocks_v2_1_0_command_fifo_1607                          |     39|
|371   |              si_register_slice_inst                                                               |axi_register_slice_v2_1_15_axi_register_slice__parameterized2_1604   |    352|
|372   |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized10_1605 |    151|
|373   |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized10_1606 |    201|
|374   |        s01_rs_0                                                                                   |axi_intercon_2x64_128_bd_s01_rs_0_0                                  |    835|
|375   |          inst                                                                                     |axi_register_slice_v2_1_15_axi_register_slice__parameterized0        |    835|
|376   |            \ar.ar_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1599                  |    191|
|377   |            \aw.aw_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1600                  |    194|
|378   |            \b.b_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_1601  |     16|
|379   |            \r.r_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized4       |    209|
|380   |            \w.w_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized3       |    225|
|381   |        s01_rs_1                                                                                   |axi_intercon_2x64_128_bd_s01_rs_1_0                                  |   2046|
|382   |          inst                                                                                     |axi_register_slice_v2_1_15_axi_register_slice                        |   2046|
|383   |            \ar.ar_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice                       |    188|
|384   |            \aw.aw_pipe                                                                            |axi_register_slice_v2_1_15_axic_register_slice_1597                  |    191|
|385   |            \b.b_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized1       |     12|
|386   |            \r.r_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_1598  |    782|
|387   |            \w.w_pipe                                                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized0       |    873|
|388   |        s01_width_conv                                                                             |axi_intercon_2x64_128_bd_s01_width_conv_0                            |   3193|
|389   |          inst                                                                                     |axi_dwidth_converter_v2_1_15_top                                     |   3193|
|390   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |axi_dwidth_converter_v2_1_15_axi_upsizer                             |   3193|
|391   |              \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                        |fifo_generator_v13_2_1__parameterized1                               |    160|
|392   |                inst_fifo_gen                                                                      |fifo_generator_v13_2_1_synth__parameterized1                         |    160|
|393   |                  \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                        |fifo_generator_top__parameterized1                                   |    160|
|394   |                    \grf.rf                                                                        |fifo_generator_ramfifo__parameterized1                               |    160|
|395   |                      \gntv_or_sync_fifo.gcx.clkx                                                  |clk_x_pntrs__xdcDup__6                                               |     60|
|396   |                        wr_pntr_cdc_inst                                                           |xpm_cdc_gray__10                                                     |     28|
|397   |                        rd_pntr_cdc_inst                                                           |xpm_cdc_gray__11                                                     |     28|
|398   |                      \gntv_or_sync_fifo.gl0.rd                                                    |rd_logic__parameterized1                                             |     34|
|399   |                        \gr1.gr1_int.rfwft                                                         |rd_fwft_1594                                                         |     16|
|400   |                        \gras.rsts                                                                 |rd_status_flags_as_1595                                              |      2|
|401   |                        rpntr                                                                      |rd_bin_cntr_1596                                                     |     16|
|402   |                      \gntv_or_sync_fifo.gl0.wr                                                    |wr_logic__parameterized0_1591                                        |     30|
|403   |                        \gwas.wsts                                                                 |wr_status_flags_as__parameterized0_1592                              |      5|
|404   |                        wpntr                                                                      |wr_bin_cntr_1593                                                     |     25|
|405   |                      \gntv_or_sync_fifo.mem                                                       |memory__parameterized1                                               |      7|
|406   |                        \gdm.dm_gen.dm                                                             |dmem__parameterized1                                                 |      3|
|407   |                      rstblk                                                                       |reset_blk_ramfifo__parameterized0__xdcDup__5                         |     29|
|408   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |xpm_cdc_async_rst__12                                                |      2|
|409   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |xpm_cdc_async_rst__13                                                |      2|
|410   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |xpm_cdc_single__12                                                   |      4|
|411   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |xpm_cdc_single__13                                                   |      4|
|412   |              \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                               |axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo                       |   1145|
|413   |                dw_fifogen_ar                                                                      |fifo_generator_v13_2_1__parameterized2                               |    287|
|414   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized2                         |    287|
|415   |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top__parameterized2                                   |    287|
|416   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized2                               |    287|
|417   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__5                                               |     60|
|418   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__8                                                      |     28|
|419   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__9                                                      |     28|
|420   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized2                                             |     35|
|421   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_1588                                                         |     17|
|422   |                          \gras.rsts                                                               |rd_status_flags_as_1589                                              |      2|
|423   |                          rpntr                                                                    |rd_bin_cntr_1590                                                     |     16|
|424   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized1                                             |     30|
|425   |                          \gwas.wsts                                                               |wr_status_flags_as__parameterized0_1586                              |      5|
|426   |                          wpntr                                                                    |wr_bin_cntr_1587                                                     |     25|
|427   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized2                                               |    133|
|428   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized2                                                 |     72|
|429   |                        rstblk                                                                     |reset_blk_ramfifo__parameterized0__xdcDup__4                         |     29|
|430   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__10                                                |      2|
|431   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__11                                                |      2|
|432   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__10                                                   |      4|
|433   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__11                                                   |      4|
|434   |                s_cmd_fifo                                                                         |fifo_generator_v13_2_1__parameterized3__2                            |    127|
|435   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized3                         |    127|
|436   |                    \gconvfifo.rf                                                                  |fifo_generator_top__parameterized3                                   |    127|
|437   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized3                               |    127|
|438   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized3_1579                                        |     42|
|439   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft__parameterized0_1583                                         |     18|
|440   |                          \grss.rsts                                                               |rd_status_flags_ss_1584                                              |      2|
|441   |                          rpntr                                                                    |rd_bin_cntr__parameterized0_1585                                     |     22|
|442   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized2_1580                                        |     22|
|443   |                          \gwss.wsts                                                               |wr_status_flags_ss_1581                                              |      6|
|444   |                          wpntr                                                                    |wr_bin_cntr__parameterized0_1582                                     |     16|
|445   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized3                                               |     63|
|446   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized3                                                 |     34|
|447   |                m_cmd_fifo                                                                         |fifo_generator_v13_2_1__parameterized4__2                            |    102|
|448   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized4                         |    102|
|449   |                    \gconvfifo.rf                                                                  |fifo_generator_top__parameterized4                                   |    102|
|450   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4                               |    102|
|451   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized3                                             |     42|
|452   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft__parameterized0                                              |     18|
|453   |                          \grss.rsts                                                               |rd_status_flags_ss                                                   |      2|
|454   |                          rpntr                                                                    |rd_bin_cntr__parameterized0                                          |     22|
|455   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized2                                             |     22|
|456   |                          \gwss.wsts                                                               |wr_status_flags_ss                                                   |      6|
|457   |                          wpntr                                                                    |wr_bin_cntr__parameterized0                                          |     16|
|458   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4                                               |     38|
|459   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4                                                 |     21|
|460   |                dw_fifogen_rresp                                                                   |fifo_generator_v13_2_1__parameterized5                               |    299|
|461   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized5                         |    296|
|462   |                    \gconvfifo.rf                                                                  |fifo_generator_top__parameterized5                                   |    296|
|463   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized5                               |    296|
|464   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__parameterized0                                          |    118|
|465   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized0__2                                      |     54|
|466   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__parameterized0__3                                      |     54|
|467   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized4                                             |     59|
|468   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_1576                                                         |     16|
|469   |                          \gras.rsts                                                               |rd_status_flags_as__parameterized0                                   |     13|
|470   |                            c0                                                                     |compare__parameterized0_1577                                         |      6|
|471   |                            c1                                                                     |compare__parameterized0_1578                                         |      5|
|472   |                          rpntr                                                                    |rd_bin_cntr__parameterized1                                          |     30|
|473   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized3                                             |     67|
|474   |                          \gwas.wsts                                                               |wr_status_flags_as__parameterized1                                   |     14|
|475   |                            c1                                                                     |compare__parameterized0                                              |      6|
|476   |                            c2                                                                     |compare__parameterized0_1575                                         |      5|
|477   |                          wpntr                                                                    |wr_bin_cntr__parameterized1                                          |     53|
|478   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized5                                               |     32|
|479   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized5                                                 |     28|
|480   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__3                                         |     20|
|481   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__8                                                 |      2|
|482   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__9                                                 |      2|
|483   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__8                                                    |      4|
|484   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__9                                                    |      4|
|485   |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0               |     14|
|486   |              \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                             |axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo                       |   1475|
|487   |                \gen_awpop_fifo.dw_fifogen_awpop                                                   |fifo_generator_v13_2_1                                               |    142|
|488   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth                                         |    142|
|489   |                    \gconvfifo.rf                                                                  |fifo_generator_top                                                   |    142|
|490   |                      \grf.rf                                                                      |fifo_generator_ramfifo                                               |    142|
|491   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                                                          |     60|
|492   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__14                                                     |     28|
|493   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__15                                                     |     28|
|494   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                                                             |     37|
|495   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_1572                                                         |     15|
|496   |                          \gras.rsts                                                               |rd_status_flags_as_1573                                              |      2|
|497   |                          rpntr                                                                    |rd_bin_cntr_1574                                                     |     20|
|498   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                                                             |     25|
|499   |                          \gwas.wsts                                                               |wr_status_flags_as                                                   |      4|
|500   |                          wpntr                                                                    |wr_bin_cntr_1571                                                     |     21|
|501   |                        rstblk                                                                     |reset_blk_ramfifo                                                    |     20|
|502   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__16                                                |      2|
|503   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__17                                                |      2|
|504   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__16                                                   |      4|
|505   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__17                                                   |      4|
|506   |                w_buffer                                                                           |blk_mem_gen_v8_4_1__2                                                |      4|
|507   |                  inst_blk_mem_gen                                                                 |blk_mem_gen_v8_4_1_synth                                             |      4|
|508   |                    \gnbram.gnativebmg.native_blk_mem_gen                                          |blk_mem_gen_top                                                      |      4|
|509   |                      \valid.cstr                                                                  |blk_mem_gen_generic_cstr                                             |      4|
|510   |                        \ramloop[0].ram.r                                                          |blk_mem_gen_prim_width                                               |      1|
|511   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper                                             |      1|
|512   |                        \ramloop[1].ram.r                                                          |blk_mem_gen_prim_width__parameterized0                               |      1|
|513   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper__parameterized0                             |      1|
|514   |                        \ramloop[2].ram.r                                                          |blk_mem_gen_prim_width__parameterized1                               |      1|
|515   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper__parameterized1                             |      1|
|516   |                        \ramloop[3].ram.r                                                          |blk_mem_gen_prim_width__parameterized2                               |      1|
|517   |                          \prim_noinit.ram                                                         |blk_mem_gen_prim_wrapper__parameterized2                             |      1|
|518   |                dw_fifogen_aw                                                                      |fifo_generator_v13_2_1__parameterized0                               |    297|
|519   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__parameterized0                         |    297|
|520   |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__parameterized0                                   |    297|
|521   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0                               |    297|
|522   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__7                                               |     60|
|523   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__12                                                     |     28|
|524   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__13                                                     |     28|
|525   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic__parameterized0                                             |     35|
|526   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft                                                              |     17|
|527   |                          \gras.rsts                                                               |rd_status_flags_as                                                   |      2|
|528   |                          rpntr                                                                    |rd_bin_cntr                                                          |     16|
|529   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic__parameterized0                                             |     30|
|530   |                          \gwas.wsts                                                               |wr_status_flags_as__parameterized0                                   |      5|
|531   |                          wpntr                                                                    |wr_bin_cntr                                                          |     25|
|532   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0                                               |    143|
|533   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0                                                 |     77|
|534   |                        rstblk                                                                     |reset_blk_ramfifo__parameterized0                                    |     29|
|535   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__14                                                |      2|
|536   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__15                                                |      2|
|537   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__14                                                   |      4|
|538   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__15                                                   |      4|
|539   |                s_aw_reg                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized1        |    111|
|540   |                  \aw.aw_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized5       |    111|
|541   |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_15_a_upsizer                               |     47|
|542   |                \gen_id_queue.id_queue                                                             |generic_baseblocks_v2_1_0_command_fifo                               |     39|
|543   |              si_register_slice_inst                                                               |axi_register_slice_v2_1_15_axi_register_slice__parameterized2        |    352|
|544   |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized10      |    151|
|545   |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized10_1570 |    201|
|546   |        xbar                                                                                       |axi_intercon_2x64_128_bd_xbar_0                                      |   2242|
|547   |          inst                                                                                     |axi_crossbar_v2_1_16_axi_crossbar                                    |   2242|
|548   |            \gen_samd.crossbar_samd                                                                |axi_crossbar_v2_1_16_crossbar                                        |   2242|
|549   |              addr_arbiter_ar                                                                      |axi_crossbar_v2_1_16_addr_arbiter                                    |    169|
|550   |                \gen_arbiter.mux_mesg                                                              |generic_baseblocks_v2_1_0_mux_enc__parameterized2_1569               |     58|
|551   |              addr_arbiter_aw                                                                      |axi_crossbar_v2_1_16_addr_arbiter_1559                               |    161|
|552   |                \gen_arbiter.mux_mesg                                                              |generic_baseblocks_v2_1_0_mux_enc__parameterized2                    |     58|
|553   |              \gen_decerr_slave.decerr_slave_inst                                                  |axi_crossbar_v2_1_16_decerr_slave                                    |     45|
|554   |              \gen_master_slots[0].gen_mi_write.wdata_mux_w                                        |axi_crossbar_v2_1_16_wdata_mux                                       |    315|
|555   |                \gen_wmux.wmux_aw_fifo                                                             |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0              |    314|
|556   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                  |axi_data_fifo_v2_1_14_ndeep_srl                                      |      3|
|557   |              \gen_master_slots[0].reg_slice_mi                                                    |axi_register_slice_v2_1_15_axi_register_slice__parameterized3        |   1327|
|558   |                \b.b_pipe                                                                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized11_1567 |     23|
|559   |                \r.r_pipe                                                                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_1568  |   1304|
|560   |              \gen_master_slots[1].gen_mi_write.wdata_mux_w                                        |axi_crossbar_v2_1_16_wdata_mux__parameterized0                       |     26|
|561   |                \gen_wmux.wmux_aw_fifo                                                             |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1              |     25|
|562   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                  |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0_1566                 |      2|
|563   |              \gen_master_slots[1].reg_slice_mi                                                    |axi_register_slice_v2_1_15_axi_register_slice__parameterized3_1560   |     34|
|564   |                \b.b_pipe                                                                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized11      |      9|
|565   |                \r.r_pipe                                                                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized2       |     25|
|566   |              \gen_slave_slots[0].gen_si_read.si_transactor_ar                                     |axi_crossbar_v2_1_16_si_transactor                                   |     17|
|567   |              \gen_slave_slots[0].gen_si_write.si_transactor_aw                                    |axi_crossbar_v2_1_16_si_transactor__parameterized0                   |     13|
|568   |              \gen_slave_slots[0].gen_si_write.splitter_aw_si                                      |axi_crossbar_v2_1_16_splitter                                        |     13|
|569   |              \gen_slave_slots[0].gen_si_write.wdata_router_w                                      |axi_crossbar_v2_1_16_wdata_router                                    |     29|
|570   |                wrouter_aw_fifo                                                                    |axi_data_fifo_v2_1_14_axic_reg_srl_fifo_1564                         |     29|
|571   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                  |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0_1565                 |      3|
|572   |              \gen_slave_slots[1].gen_si_read.si_transactor_ar                                     |axi_crossbar_v2_1_16_si_transactor__parameterized1                   |     19|
|573   |              \gen_slave_slots[1].gen_si_write.si_transactor_aw                                    |axi_crossbar_v2_1_16_si_transactor__parameterized2                   |     15|
|574   |              \gen_slave_slots[1].gen_si_write.splitter_aw_si                                      |axi_crossbar_v2_1_16_splitter_1561                                   |     13|
|575   |              \gen_slave_slots[1].gen_si_write.wdata_router_w                                      |axi_crossbar_v2_1_16_wdata_router_1562                               |     27|
|576   |                wrouter_aw_fifo                                                                    |axi_data_fifo_v2_1_14_axic_reg_srl_fifo                              |     27|
|577   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                  |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0                      |      3|
|578   |              splitter_aw_mi                                                                       |axi_crossbar_v2_1_16_splitter_1563                                   |      6|
|579   |    bus_int_i                                                                                      |bus_int                                                              |  15100|
|580   |      eth_interface0                                                                               |eth_interface                                                        |   1792|
|581   |        e2v_pipeline_srl                                                                           |axi_fifo_short_1532                                                  |     87|
|582   |        eth_dispatch                                                                               |eth_dispatch                                                         |    725|
|583   |          axi_fifo_vita                                                                            |axi_fifo__parameterized15_1552                                       |    151|
|584   |            fifo_bram                                                                              |axi_fifo_bram__parameterized3_1558                                   |    151|
|585   |          axi_fifo_xo                                                                              |axi_fifo_1553                                                        |     76|
|586   |            fifo_bram                                                                              |axi_fifo_bram_1557                                                   |     76|
|587   |          axi_fifo_zpu                                                                             |axi_fifo_1554                                                        |     94|
|588   |            fifo_bram                                                                              |axi_fifo_bram_1556                                                   |     94|
|589   |          nolabel_line525                                                                          |fix_short_packet_1555                                                |     58|
|590   |          sr_forward_ctrl                                                                          |setting_reg__parameterized76                                         |     10|
|591   |          sr_icmp_ctrl                                                                             |setting_reg__parameterized77                                         |     22|
|592   |          sr_my_mac_lsb                                                                            |setting_reg__parameterized72                                         |     43|
|593   |          sr_my_mac_msb                                                                            |setting_reg__parameterized73                                         |     22|
|594   |          sr_udp_port                                                                              |setting_reg__parameterized75                                         |     44|
|595   |        eth_mux                                                                                    |axi_mux4__parameterized2_1533                                        |     86|
|596   |        ethout_fifo                                                                                |axi_fifo_1534                                                        |     71|
|597   |          fifo_bram                                                                                |axi_fifo_bram_1550                                                   |     71|
|598   |            ram                                                                                    |ram_2port__parameterized1_1551                                       |      3|
|599   |        my_eth_framer                                                                              |chdr_eth_framer                                                      |    468|
|600   |          ip_hdr_checksum                                                                          |ip_hdr_checksum_1546                                                 |    107|
|601   |          ram_ip                                                                                   |ram_2port__parameterized11_1547                                      |     49|
|602   |          ram_maclower                                                                             |ram_2port__parameterized11_1548                                      |      1|
|603   |          ram_udpmac                                                                               |ram_2port__parameterized11_1549                                      |     33|
|604   |          set_ip                                                                                   |setting_reg__parameterized80                                         |     80|
|605   |          set_mac_lower                                                                            |setting_reg__parameterized79                                         |     96|
|606   |          set_mac_upper                                                                            |setting_reg__parameterized78                                         |     16|
|607   |          set_ram_addr                                                                             |setting_reg__parameterized82                                         |      8|
|608   |          set_udp                                                                                  |setting_reg__parameterized81                                         |     32|
|609   |        packet_gater                                                                               |axi_packet_gate__parameterized3_1535                                 |    143|
|610   |          ram_i                                                                                    |ram_2port__parameterized10_1545                                      |      9|
|611   |        vitaout_fifo                                                                               |axi_fifo__parameterized15_1536                                       |     71|
|612   |          fifo_bram                                                                                |axi_fifo_bram__parameterized3_1543                                   |     71|
|613   |            ram                                                                                    |ram_2port__parameterized6_1544                                       |      3|
|614   |        xo_fifo                                                                                    |axi_fifo_1537                                                        |     71|
|615   |          fifo_bram                                                                                |axi_fifo_bram_1541                                                   |     71|
|616   |            ram                                                                                    |ram_2port__parameterized1_1542                                       |      3|
|617   |        zpu_fifo                                                                                   |axi_fifo_1538                                                        |     70|
|618   |          fifo_bram                                                                                |axi_fifo_bram_1539                                                   |     70|
|619   |            ram                                                                                    |ram_2port__parameterized1_1540                                       |      3|
|620   |      eth_interface1                                                                               |eth_interface__parameterized0                                        |   1797|
|621   |        e2v_pipeline_srl                                                                           |axi_fifo_short_1514                                                  |     89|
|622   |        eth_dispatch                                                                               |eth_dispatch__parameterized0                                         |    726|
|623   |          axi_fifo_vita                                                                            |axi_fifo__parameterized15_1526                                       |    151|
|624   |            fifo_bram                                                                              |axi_fifo_bram__parameterized3_1531                                   |    151|
|625   |          axi_fifo_xo                                                                              |axi_fifo_1527                                                        |     76|
|626   |            fifo_bram                                                                              |axi_fifo_bram_1530                                                   |     76|
|627   |          axi_fifo_zpu                                                                             |axi_fifo_1528                                                        |     94|
|628   |            fifo_bram                                                                              |axi_fifo_bram_1529                                                   |     94|
|629   |          nolabel_line525                                                                          |fix_short_packet                                                     |     59|
|630   |          sr_forward_ctrl                                                                          |setting_reg__parameterized87                                         |     10|
|631   |          sr_icmp_ctrl                                                                             |setting_reg__parameterized88                                         |     22|
|632   |          sr_my_mac_lsb                                                                            |setting_reg__parameterized83                                         |     43|
|633   |          sr_my_mac_msb                                                                            |setting_reg__parameterized84                                         |     22|
|634   |          sr_udp_port                                                                              |setting_reg__parameterized86                                         |     44|
|635   |        eth_mux                                                                                    |axi_mux4__parameterized2_1515                                        |     86|
|636   |        ethout_fifo                                                                                |axi_fifo                                                             |     71|
|637   |          fifo_bram                                                                                |axi_fifo_bram_1524                                                   |     71|
|638   |            ram                                                                                    |ram_2port__parameterized1_1525                                       |      3|
|639   |        my_eth_framer                                                                              |chdr_eth_framer__parameterized0                                      |    469|
|640   |          ip_hdr_checksum                                                                          |ip_hdr_checksum                                                      |    107|
|641   |          ram_ip                                                                                   |ram_2port__parameterized11                                           |     49|
|642   |          ram_maclower                                                                             |ram_2port__parameterized11_1522                                      |      1|
|643   |          ram_udpmac                                                                               |ram_2port__parameterized11_1523                                      |     33|
|644   |          set_ip                                                                                   |setting_reg__parameterized91                                         |     80|
|645   |          set_mac_lower                                                                            |setting_reg__parameterized90                                         |     96|
|646   |          set_mac_upper                                                                            |setting_reg__parameterized89                                         |     16|
|647   |          set_ram_addr                                                                             |setting_reg__parameterized93                                         |      8|
|648   |          set_udp                                                                                  |setting_reg__parameterized92                                         |     32|
|649   |        packet_gater                                                                               |axi_packet_gate__parameterized3                                      |    143|
|650   |          ram_i                                                                                    |ram_2port__parameterized10                                           |      9|
|651   |        vitaout_fifo                                                                               |axi_fifo__parameterized15                                            |     71|
|652   |          fifo_bram                                                                                |axi_fifo_bram__parameterized3_1520                                   |     71|
|653   |            ram                                                                                    |ram_2port__parameterized6_1521                                       |      3|
|654   |        xo_fifo                                                                                    |axi_fifo_1516                                                        |     71|
|655   |          fifo_bram                                                                                |axi_fifo_bram_1518                                                   |     71|
|656   |            ram                                                                                    |ram_2port__parameterized1_1519                                       |      3|
|657   |        zpu_fifo                                                                                   |axi_fifo_1517                                                        |     71|
|658   |          fifo_bram                                                                                |axi_fifo_bram                                                        |     71|
|659   |            ram                                                                                    |ram_2port__parameterized1                                            |      3|
|660   |      \eth_status_synchronizer_gen[0].sfp0_status                                                  |synchronizer__parameterized0_1387                                    |      2|
|661   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1513                               |      2|
|662   |      \eth_status_synchronizer_gen[0].sfp1_status                                                  |synchronizer__parameterized0_1388                                    |      2|
|663   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1512                               |      2|
|664   |      \eth_status_synchronizer_gen[10].sfp0_status                                                 |synchronizer__parameterized0_1389                                    |      2|
|665   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1511                               |      2|
|666   |      \eth_status_synchronizer_gen[10].sfp1_status                                                 |synchronizer__parameterized0_1390                                    |      2|
|667   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1510                               |      2|
|668   |      \eth_status_synchronizer_gen[11].sfp0_status                                                 |synchronizer__parameterized0_1391                                    |      2|
|669   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1509                               |      2|
|670   |      \eth_status_synchronizer_gen[11].sfp1_status                                                 |synchronizer__parameterized0_1392                                    |      2|
|671   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1508                               |      2|
|672   |      \eth_status_synchronizer_gen[12].sfp0_status                                                 |synchronizer__parameterized0_1393                                    |      2|
|673   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1507                               |      2|
|674   |      \eth_status_synchronizer_gen[12].sfp1_status                                                 |synchronizer__parameterized0_1394                                    |      2|
|675   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1506                               |      2|
|676   |      \eth_status_synchronizer_gen[13].sfp0_status                                                 |synchronizer__parameterized0_1395                                    |      2|
|677   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1505                               |      2|
|678   |      \eth_status_synchronizer_gen[13].sfp1_status                                                 |synchronizer__parameterized0_1396                                    |      2|
|679   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1504                               |      2|
|680   |      \eth_status_synchronizer_gen[14].sfp0_status                                                 |synchronizer__parameterized0_1397                                    |      2|
|681   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1503                               |      2|
|682   |      \eth_status_synchronizer_gen[14].sfp1_status                                                 |synchronizer__parameterized0_1398                                    |      2|
|683   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1502                               |      2|
|684   |      \eth_status_synchronizer_gen[15].sfp0_status                                                 |synchronizer__parameterized0_1399                                    |      2|
|685   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1501                               |      2|
|686   |      \eth_status_synchronizer_gen[15].sfp1_status                                                 |synchronizer__parameterized0_1400                                    |      2|
|687   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1500                               |      2|
|688   |      \eth_status_synchronizer_gen[1].sfp0_status                                                  |synchronizer__parameterized0_1401                                    |      2|
|689   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1499                               |      2|
|690   |      \eth_status_synchronizer_gen[1].sfp1_status                                                  |synchronizer__parameterized0_1402                                    |      2|
|691   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1498                               |      2|
|692   |      \eth_status_synchronizer_gen[2].sfp0_status                                                  |synchronizer__parameterized0_1403                                    |      2|
|693   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1497                               |      2|
|694   |      \eth_status_synchronizer_gen[2].sfp1_status                                                  |synchronizer__parameterized0_1404                                    |      2|
|695   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1496                               |      2|
|696   |      \eth_status_synchronizer_gen[3].sfp0_status                                                  |synchronizer__parameterized0_1405                                    |      2|
|697   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1495                               |      2|
|698   |      \eth_status_synchronizer_gen[3].sfp1_status                                                  |synchronizer__parameterized0_1406                                    |      2|
|699   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1494                               |      2|
|700   |      \eth_status_synchronizer_gen[4].sfp0_status                                                  |synchronizer__parameterized0_1407                                    |      2|
|701   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1493                               |      2|
|702   |      \eth_status_synchronizer_gen[4].sfp1_status                                                  |synchronizer__parameterized0_1408                                    |      2|
|703   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1492                               |      2|
|704   |      \eth_status_synchronizer_gen[5].sfp0_status                                                  |synchronizer__parameterized0_1409                                    |      2|
|705   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1491                               |      2|
|706   |      \eth_status_synchronizer_gen[5].sfp1_status                                                  |synchronizer__parameterized0_1410                                    |      2|
|707   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1490                               |      2|
|708   |      \eth_status_synchronizer_gen[6].sfp0_status                                                  |synchronizer__parameterized0_1411                                    |      2|
|709   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1489                               |      2|
|710   |      \eth_status_synchronizer_gen[6].sfp1_status                                                  |synchronizer__parameterized0_1412                                    |      2|
|711   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1488                               |      2|
|712   |      \eth_status_synchronizer_gen[7].sfp0_status                                                  |synchronizer__parameterized0_1413                                    |      2|
|713   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1487                               |      2|
|714   |      \eth_status_synchronizer_gen[7].sfp1_status                                                  |synchronizer__parameterized0_1414                                    |      2|
|715   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1486                               |      2|
|716   |      \eth_status_synchronizer_gen[8].sfp0_status                                                  |synchronizer__parameterized0_1415                                    |      2|
|717   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1485                               |      2|
|718   |      \eth_status_synchronizer_gen[8].sfp1_status                                                  |synchronizer__parameterized0_1416                                    |      2|
|719   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1484                               |      2|
|720   |      \eth_status_synchronizer_gen[9].sfp0_status                                                  |synchronizer__parameterized0_1417                                    |      2|
|721   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1483                               |      2|
|722   |      \eth_status_synchronizer_gen[9].sfp1_status                                                  |synchronizer__parameterized0_1418                                    |      2|
|723   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1482                               |      2|
|724   |      inst_axi_crossbar                                                                            |axi_crossbar                                                         |   6085|
|725   |        \instantiate_cam[0].axi_forwarding_cam_i                                                   |axi_forwarding_cam                                                   |    491|
|726   |        \instantiate_cam[1].axi_forwarding_cam_i                                                   |axi_forwarding_cam_1468                                              |    490|
|727   |        \instantiate_cam[2].axi_forwarding_cam_i                                                   |axi_forwarding_cam_1469                                              |    490|
|728   |        \instantiate_cam[3].axi_forwarding_cam_i                                                   |axi_forwarding_cam_1470                                              |    490|
|729   |        \instantiate_cam[4].axi_forwarding_cam_i                                                   |axi_forwarding_cam_1471                                              |    490|
|730   |        \instantiate_cam[5].axi_forwarding_cam_i                                                   |axi_forwarding_cam_1472                                              |    490|
|731   |        \instantiate_cam[6].axi_forwarding_cam_i                                                   |axi_forwarding_cam_1473                                              |    490|
|732   |        \instantiate_cam[7].axi_forwarding_cam_i                                                   |axi_forwarding_cam_1474                                              |    490|
|733   |        \instantiate_slave_mux[0].axi_slave_mux_i                                                  |axi_slave_mux                                                        |    247|
|734   |        \instantiate_slave_mux[1].axi_slave_mux_i                                                  |axi_slave_mux_1475                                                   |    240|
|735   |        \instantiate_slave_mux[2].axi_slave_mux_i                                                  |axi_slave_mux_1476                                                   |    240|
|736   |        \instantiate_slave_mux[3].axi_slave_mux_i                                                  |axi_slave_mux_1477                                                   |    260|
|737   |        \instantiate_slave_mux[4].axi_slave_mux_i                                                  |axi_slave_mux_1478                                                   |    239|
|738   |        \instantiate_slave_mux[5].axi_slave_mux_i                                                  |axi_slave_mux_1479                                                   |    261|
|739   |        \instantiate_slave_mux[6].axi_slave_mux_i                                                  |axi_slave_mux_1480                                                   |    241|
|740   |        \instantiate_slave_mux[7].axi_slave_mux_i                                                  |axi_slave_mux_1481                                                   |    244|
|741   |      misc_spi                                                                                     |simple_spi_core__parameterized0                                      |    209|
|742   |        ctrl_sr                                                                                    |setting_reg__parameterized68                                         |     16|
|743   |        data_sr                                                                                    |setting_reg__parameterized69                                         |     35|
|744   |        divider_sr                                                                                 |setting_reg__parameterized67                                         |     23|
|745   |      sc                                                                                           |soft_ctrl                                                            |   4908|
|746   |        axi_stream_rx_fifo_2clk                                                                    |axi_fifo_2clk__parameterized7__xdcDup__1                             |     93|
|747   |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1464                                    |      2|
|748   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1467                               |      2|
|749   |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1465                                    |      2|
|750   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1466                               |      2|
|751   |        axi_stream_to_wb                                                                           |axi_stream_to_wb                                                     |    205|
|752   |          input_stream_bram                                                                        |ram_2port__parameterized3_1462                                       |     35|
|753   |          output_stream_bram                                                                       |ram_2port__parameterized3_1463                                       |      2|
|754   |        axi_stream_tx_fifo_2clk                                                                    |axi_fifo_2clk__parameterized7                                        |     93|
|755   |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1458                                    |      2|
|756   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1461                               |      2|
|757   |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1459                                    |      2|
|758   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1460                               |      2|
|759   |        gps_uart                                                                                   |simple_uart                                                          |    282|
|760   |          simple_uart_rx                                                                           |simple_uart_rx_1451                                                  |    174|
|761   |            fifo                                                                                   |axi_fifo__parameterized14_1455                                       |     94|
|762   |              fifo_bram                                                                            |axi_fifo_bram__parameterized5_1456                                   |     94|
|763   |                ram                                                                                |ram_2port__parameterized9_1457                                       |      5|
|764   |          simple_uart_tx                                                                           |simple_uart_tx_1452                                                  |     74|
|765   |            fifo                                                                                   |axi_fifo__parameterized13_1453                                       |     17|
|766   |              fifo_flop                                                                            |axi_fifo_flop__parameterized6_1454                                   |     17|
|767   |        i2c0                                                                                       |i2c_master_top                                                       |    242|
|768   |          byte_controller                                                                          |i2c_master_byte_ctrl_1449                                            |    184|
|769   |            bit_controller                                                                         |i2c_master_bit_ctrl_1450                                             |    127|
|770   |        i2c1                                                                                       |i2c_master_top_1431                                                  |    242|
|771   |          byte_controller                                                                          |i2c_master_byte_ctrl_1447                                            |    184|
|772   |            bit_controller                                                                         |i2c_master_bit_ctrl_1448                                             |    127|
|773   |        i2c2                                                                                       |i2c_master_top_1432                                                  |    242|
|774   |          byte_controller                                                                          |i2c_master_byte_ctrl                                                 |    184|
|775   |            bit_controller                                                                         |i2c_master_bit_ctrl                                                  |    127|
|776   |        i_iop2_msg_fifo_2clk                                                                       |axi_fifo_2clk__parameterized1__xdcDup__1                             |    114|
|777   |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1443                                    |      2|
|778   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1446                               |      2|
|779   |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1444                                    |      2|
|780   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1445                               |      2|
|781   |        o_iop2_msg_fifo_2clk                                                                       |axi_fifo_2clk__parameterized1__xdcDup__2                             |     91|
|782   |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1439                                    |      2|
|783   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1442                               |      2|
|784   |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1440                                    |      2|
|785   |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1441                               |      2|
|786   |        pcie_reg_core                                                                              |pcie_wb_reg_core                                                     |    801|
|787   |          axi_wb_translator                                                                        |pcie_axi_wb_conv                                                     |    495|
|788   |            set_pcie_out_ctrl_reg                                                                  |setting_reg__parameterized63                                         |     34|
|789   |            set_pcie_out_data_reg                                                                  |setting_reg__parameterized62                                         |     32|
|790   |            settings_bus                                                                           |settings_bus_1437                                                    |     38|
|791   |            settings_readback                                                                      |settings_readback__parameterized0                                    |     47|
|792   |            wb_in_msg_fifo                                                                         |axi_fifo_short__parameterized3                                       |     89|
|793   |            wb_out_msg_fifo                                                                        |axi_fifo_short__parameterized3_1438                                  |     86|
|794   |          msgo_arbiter_mux                                                                         |axi_mux4__parameterized1_1435                                        |    274|
|795   |            axi_fifo_flop2                                                                         |axi_fifo_flop2_1436                                                  |    270|
|796   |        settings_bus                                                                               |settings_bus                                                         |     85|
|797   |        settings_bus_xb                                                                            |settings_bus__parameterized0                                         |     14|
|798   |        settings_readback                                                                          |settings_readback                                                    |    109|
|799   |        sys_ram                                                                                    |zpu_bootram                                                          |    271|
|800   |          ldr_settings_bus                                                                         |settings_bus_1434                                                    |    124|
|801   |        wb_1master                                                                                 |wb_1master                                                           |      2|
|802   |        zpu_debug_uart                                                                             |simple_uart_1433                                                     |    141|
|803   |          simple_uart_rx                                                                           |simple_uart_rx                                                       |     46|
|804   |            fifo                                                                                   |axi_fifo__parameterized14                                            |     46|
|805   |              fifo_bram                                                                            |axi_fifo_bram__parameterized5                                        |     46|
|806   |                ram                                                                                |ram_2port__parameterized9                                            |      3|
|807   |          simple_uart_tx                                                                           |simple_uart_tx                                                       |     61|
|808   |            fifo                                                                                   |axi_fifo__parameterized13                                            |      5|
|809   |              fifo_flop                                                                            |axi_fifo_flop__parameterized6                                        |      5|
|810   |        zpu_top0                                                                                   |zpu_wb_top                                                           |   1857|
|811   |          zpu_system0                                                                              |zpu_system                                                           |   1857|
|812   |            my_zpu_core                                                                            |zpu_core                                                             |   1854|
|813   |      set_clk_ctrl                                                                                 |setting_reg__parameterized66                                         |      9|
|814   |      set_leds                                                                                     |setting_reg__parameterized64                                         |     12|
|815   |      set_sfpp0_ctrl                                                                               |setting_reg__parameterized70                                         |      8|
|816   |      set_sfpp1_ctrl                                                                               |setting_reg__parameterized71                                         |      8|
|817   |      set_sw_rst                                                                                   |setting_reg__parameterized65                                         |      7|
|818   |      sfpp0_modabs_sync                                                                            |synchronizer__parameterized0_1419                                    |      3|
|819   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1430                               |      3|
|820   |      sfpp0_rxlos_sync                                                                             |synchronizer__parameterized0_1420                                    |      3|
|821   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1429                               |      3|
|822   |      sfpp0_txfault_sync                                                                           |synchronizer__parameterized0_1421                                    |      3|
|823   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1428                               |      3|
|824   |      sfpp1_modabs_sync                                                                            |synchronizer__parameterized0_1422                                    |      3|
|825   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1427                               |      3|
|826   |      sfpp1_rxlos_sync                                                                             |synchronizer__parameterized0_1423                                    |      3|
|827   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1426                               |      3|
|828   |      sfpp1_txfault_sync                                                                           |synchronizer__parameterized0_1424                                    |      3|
|829   |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized0_1425                               |      3|
|830   |      sr_local_addr                                                                                |setting_reg__parameterized94                                         |      8|
|831   |      sr_rb_addr_xbar                                                                              |setting_reg__parameterized95                                         |     13|
|832   |      zpui_mux                                                                                     |axi_mux4__parameterized2                                             |     85|
|833   |      zpuo_demux                                                                                   |axi_demux4__parameterized1                                           |     12|
|834   |    \genblk4[0].db_fe_core_i                                                                       |x300_db_fe_core                                                      |   7857|
|835   |      db_control_i                                                                                 |db_control_1275                                                      |   1577|
|836   |        db_gpio_atr                                                                                |gpio_atr__parameterized1_1360                                        |    512|
|837   |          reg_atr_disable                                                                          |setting_reg__parameterized39_1380                                    |     32|
|838   |          reg_ddr                                                                                  |setting_reg__parameterized38_1381                                    |     32|
|839   |          reg_fabric_ctrl                                                                          |setting_reg__parameterized33_1382                                    |     32|
|840   |          reg_fdx                                                                                  |setting_reg__parameterized37_1383                                    |     32|
|841   |          reg_idle                                                                                 |setting_reg__parameterized34_1384                                    |     64|
|842   |          reg_rx                                                                                   |setting_reg__parameterized35_1385                                    |     64|
|843   |          reg_tx                                                                                   |setting_reg__parameterized36_1386                                    |     32|
|844   |        fp_gpio_atr                                                                                |gpio_atr__parameterized0_1361                                        |    460|
|845   |          reg_atr_disable                                                                          |setting_reg__parameterized32_1373                                    |     32|
|846   |          reg_ddr                                                                                  |setting_reg__parameterized31_1374                                    |     32|
|847   |          reg_fabric_ctrl                                                                          |setting_reg__parameterized26_1375                                    |     32|
|848   |          reg_fdx                                                                                  |setting_reg__parameterized30_1376                                    |     32|
|849   |          reg_idle                                                                                 |setting_reg__parameterized27_1377                                    |     64|
|850   |          reg_rx                                                                                   |setting_reg__parameterized28_1378                                    |     64|
|851   |          reg_tx                                                                                   |setting_reg__parameterized29_1379                                    |     32|
|852   |        leds_gpio_atr                                                                              |gpio_atr_1362                                                        |    293|
|853   |          reg_atr_disable                                                                          |setting_reg__parameterized25_1368                                    |     32|
|854   |          reg_fdx                                                                                  |setting_reg__parameterized23_1369                                    |     32|
|855   |          reg_idle                                                                                 |setting_reg__parameterized20_1370                                    |     64|
|856   |          reg_rx                                                                                   |setting_reg__parameterized21_1371                                    |     64|
|857   |          reg_tx                                                                                   |setting_reg__parameterized22_1372                                    |     32|
|858   |        simple_spi_core                                                                            |simple_spi_core_1363                                                 |    245|
|859   |          ctrl_sr                                                                                  |setting_reg__parameterized41_1365                                    |     24|
|860   |          data_sr                                                                                  |setting_reg__parameterized42_1366                                    |     34|
|861   |          divider_sr                                                                               |setting_reg__parameterized40_1367                                    |     22|
|862   |        sr_misc_outs                                                                               |setting_reg__parameterized19_1364                                    |     32|
|863   |      rx_fe_corr_i                                                                                 |rx_frontend_gen3_1276                                                |   4940|
|864   |        add_clip_i                                                                                 |add2_and_clip_reg_1303                                               |     83|
|865   |          add2_and_clip                                                                            |add2_and_clip_1358                                                   |     30|
|866   |            clip                                                                                   |clip_1359                                                            |     24|
|867   |        add_clip_q                                                                                 |add2_and_clip_reg_1304                                               |    106|
|868   |          add2_and_clip                                                                            |add2_and_clip_1356                                                   |     30|
|869   |            clip                                                                                   |clip_1357                                                            |     24|
|870   |        clip_cordic_i                                                                              |clip_reg_1305                                                        |     58|
|871   |          clip                                                                                     |clip_1355                                                            |     23|
|872   |        clip_cordic_q                                                                              |clip_reg_1306                                                        |     57|
|873   |          clip                                                                                     |clip_1354                                                            |     23|
|874   |        het_cordic_i                                                                               |cordic_1307                                                          |   3306|
|875   |          \genblk1[0].cordic_stage                                                                 |_cordic_stage_1334                                                   |    229|
|876   |          \genblk1[10].cordic_stage                                                                |_cordic_stage__parameterized9_1335                                   |    170|
|877   |          \genblk1[11].cordic_stage                                                                |_cordic_stage__parameterized10_1336                                  |    172|
|878   |          \genblk1[12].cordic_stage                                                                |_cordic_stage__parameterized11_1337                                  |    172|
|879   |          \genblk1[13].cordic_stage                                                                |_cordic_stage__parameterized12_1338                                  |    173|
|880   |          \genblk1[14].cordic_stage                                                                |_cordic_stage__parameterized13_1339                                  |    154|
|881   |          \genblk1[15].cordic_stage                                                                |_cordic_stage__parameterized14_1340                                  |    153|
|882   |          \genblk1[16].cordic_stage                                                                |_cordic_stage__parameterized15_1341                                  |    151|
|883   |          \genblk1[17].cordic_stage                                                                |_cordic_stage__parameterized16_1342                                  |    153|
|884   |          \genblk1[18].cordic_stage                                                                |_cordic_stage__parameterized17_1343                                  |    121|
|885   |          \genblk1[19].cordic_stage                                                                |_cordic_stage__parameterized18_1344                                  |     51|
|886   |          \genblk1[1].cordic_stage                                                                 |_cordic_stage__parameterized0_1345                                   |    162|
|887   |          \genblk1[2].cordic_stage                                                                 |_cordic_stage__parameterized1_1346                                   |    156|
|888   |          \genblk1[3].cordic_stage                                                                 |_cordic_stage__parameterized2_1347                                   |    170|
|889   |          \genblk1[4].cordic_stage                                                                 |_cordic_stage__parameterized3_1348                                   |    166|
|890   |          \genblk1[5].cordic_stage                                                                 |_cordic_stage__parameterized4_1349                                   |    167|
|891   |          \genblk1[6].cordic_stage                                                                 |_cordic_stage__parameterized5_1350                                   |    168|
|892   |          \genblk1[7].cordic_stage                                                                 |_cordic_stage__parameterized6_1351                                   |    168|
|893   |          \genblk1[8].cordic_stage                                                                 |_cordic_stage__parameterized7_1352                                   |    169|
|894   |          \genblk1[9].cordic_stage                                                                 |_cordic_stage__parameterized8_1353                                   |    169|
|895   |        mult_i                                                                                     |MULT_MACRO_1308                                                      |     25|
|896   |        mult_q                                                                                     |MULT_MACRO_1309                                                      |     25|
|897   |        round_i                                                                                    |round_sd_1310                                                        |     97|
|898   |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1332                                               |     65|
|899   |            add2_and_clip                                                                          |add2_and_clip_1333                                                   |     36|
|900   |        round_q                                                                                    |round_sd_1311                                                        |     94|
|901   |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1330                                               |     64|
|902   |            add2_and_clip                                                                          |add2_and_clip_1331                                                   |     36|
|903   |        rx_dcoffset_i                                                                              |rx_dcoffset_1312                                                     |    353|
|904   |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1324                                               |    123|
|905   |            add2_and_clip                                                                          |add2_and_clip_1328                                                   |     28|
|906   |              clip                                                                                 |clip_1329                                                            |     24|
|907   |          round_sd                                                                                 |round_sd__parameterized0_1325                                        |    185|
|908   |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0_1326                               |    131|
|909   |              add2_and_clip                                                                        |add2_and_clip__parameterized0_1327                                   |     11|
|910   |        rx_dcoffset_q                                                                              |rx_dcoffset__parameterized0_1313                                     |    352|
|911   |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1318                                               |    122|
|912   |            add2_and_clip                                                                          |add2_and_clip_1322                                                   |     28|
|913   |              clip                                                                                 |clip_1323                                                            |     24|
|914   |          round_sd                                                                                 |round_sd__parameterized0_1319                                        |    185|
|915   |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0_1320                               |    131|
|916   |              add2_and_clip                                                                        |add2_and_clip__parameterized0_1321                                   |     11|
|917   |        sr_het_phase_incr                                                                          |setting_reg__parameterized51_1314                                    |     73|
|918   |        sr_mag_corr                                                                                |setting_reg__parameterized48_1315                                    |     18|
|919   |        sr_mux_sel                                                                                 |setting_reg__parameterized50_1316                                    |     67|
|920   |        sr_phase_corr                                                                              |setting_reg__parameterized49_1317                                    |     18|
|921   |      tx_fe_corr_i                                                                                 |tx_frontend_gen3_1277                                                |    636|
|922   |        add_clip_i                                                                                 |add2_and_clip_reg_1278                                               |     56|
|923   |          add2_and_clip                                                                            |add2_and_clip_1301                                                   |     30|
|924   |            clip                                                                                   |clip_1302                                                            |     24|
|925   |        add_clip_q                                                                                 |add2_and_clip_reg_1279                                               |     55|
|926   |          add2_and_clip                                                                            |add2_and_clip_1299                                                   |     30|
|927   |            clip                                                                                   |clip_1300                                                            |     24|
|928   |        add_dco_i                                                                                  |add2_and_clip_reg_1280                                               |     88|
|929   |          add2_and_clip                                                                            |add2_and_clip_1297                                                   |     30|
|930   |            clip                                                                                   |clip_1298                                                            |     24|
|931   |        add_dco_q                                                                                  |add2_and_clip_reg_1281                                               |     87|
|932   |          add2_and_clip                                                                            |add2_and_clip_1295                                                   |     30|
|933   |            clip                                                                                   |clip_1296                                                            |     24|
|934   |        mult_i                                                                                     |MULT_MACRO_1282                                                      |     17|
|935   |        mult_q                                                                                     |MULT_MACRO_1283                                                      |     17|
|936   |        round_i                                                                                    |round_sd_1284                                                        |     55|
|937   |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1293                                               |     39|
|938   |            add2_and_clip                                                                          |add2_and_clip_1294                                                   |      6|
|939   |        round_q                                                                                    |round_sd_1285                                                        |     54|
|940   |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1291                                               |     38|
|941   |            add2_and_clip                                                                          |add2_and_clip_1292                                                   |      6|
|942   |        sr_i_dc_offset                                                                             |setting_reg__parameterized43_1286                                    |     49|
|943   |        sr_mag_corr                                                                                |setting_reg__parameterized45_1287                                    |     18|
|944   |        sr_mux_ctrl                                                                                |setting_reg__parameterized47_1288                                    |      8|
|945   |        sr_phase_corr                                                                              |setting_reg__parameterized46_1289                                    |     18|
|946   |        sr_q_dc_offset                                                                             |setting_reg__parameterized44_1290                                    |     49|
|947   |    \genblk4[1].db_fe_core_i                                                                       |x300_db_fe_core_95                                                   |   6819|
|948   |      db_control_i                                                                                 |db_control_1189                                                      |   1290|
|949   |        db_gpio_atr                                                                                |gpio_atr__parameterized1_1248                                        |    447|
|950   |          reg_atr_disable                                                                          |setting_reg__parameterized39_1268                                    |     32|
|951   |          reg_ddr                                                                                  |setting_reg__parameterized38_1269                                    |     32|
|952   |          reg_fabric_ctrl                                                                          |setting_reg__parameterized33_1270                                    |     32|
|953   |          reg_fdx                                                                                  |setting_reg__parameterized37_1271                                    |     32|
|954   |          reg_idle                                                                                 |setting_reg__parameterized34_1272                                    |     64|
|955   |          reg_rx                                                                                   |setting_reg__parameterized35_1273                                    |     64|
|956   |          reg_tx                                                                                   |setting_reg__parameterized36_1274                                    |     32|
|957   |        fp_gpio_atr                                                                                |gpio_atr__parameterized0_1249                                        |    447|
|958   |          reg_atr_disable                                                                          |setting_reg__parameterized32_1261                                    |     32|
|959   |          reg_ddr                                                                                  |setting_reg__parameterized31_1262                                    |     32|
|960   |          reg_fabric_ctrl                                                                          |setting_reg__parameterized26_1263                                    |     32|
|961   |          reg_fdx                                                                                  |setting_reg__parameterized30_1264                                    |     32|
|962   |          reg_idle                                                                                 |setting_reg__parameterized27_1265                                    |     64|
|963   |          reg_rx                                                                                   |setting_reg__parameterized28_1266                                    |     64|
|964   |          reg_tx                                                                                   |setting_reg__parameterized29_1267                                    |     32|
|965   |        leds_gpio_atr                                                                              |gpio_atr_1250                                                        |    290|
|966   |          reg_atr_disable                                                                          |setting_reg__parameterized25_1256                                    |     32|
|967   |          reg_fdx                                                                                  |setting_reg__parameterized23_1257                                    |     32|
|968   |          reg_idle                                                                                 |setting_reg__parameterized20_1258                                    |     64|
|969   |          reg_rx                                                                                   |setting_reg__parameterized21_1259                                    |     64|
|970   |          reg_tx                                                                                   |setting_reg__parameterized22_1260                                    |     32|
|971   |        simple_spi_core                                                                            |simple_spi_core_1251                                                 |     71|
|972   |          ctrl_sr                                                                                  |setting_reg__parameterized41_1253                                    |     11|
|973   |          data_sr                                                                                  |setting_reg__parameterized42_1254                                    |      1|
|974   |          divider_sr                                                                               |setting_reg__parameterized40_1255                                    |     22|
|975   |        sr_misc_outs                                                                               |setting_reg__parameterized19_1252                                    |     32|
|976   |      rx_fe_corr_i                                                                                 |rx_frontend_gen3_1190                                                |   4893|
|977   |        add_clip_i                                                                                 |add2_and_clip_reg_1191                                               |     83|
|978   |          add2_and_clip                                                                            |add2_and_clip_1246                                                   |     30|
|979   |            clip                                                                                   |clip_1247                                                            |     24|
|980   |        add_clip_q                                                                                 |add2_and_clip_reg_1192                                               |    106|
|981   |          add2_and_clip                                                                            |add2_and_clip_1244                                                   |     30|
|982   |            clip                                                                                   |clip_1245                                                            |     24|
|983   |        clip_cordic_i                                                                              |clip_reg_1193                                                        |     58|
|984   |          clip                                                                                     |clip_1243                                                            |     23|
|985   |        clip_cordic_q                                                                              |clip_reg_1194                                                        |     57|
|986   |          clip                                                                                     |clip_1242                                                            |     23|
|987   |        het_cordic_i                                                                               |cordic_1195                                                          |   3306|
|988   |          \genblk1[0].cordic_stage                                                                 |_cordic_stage_1222                                                   |    229|
|989   |          \genblk1[10].cordic_stage                                                                |_cordic_stage__parameterized9_1223                                   |    170|
|990   |          \genblk1[11].cordic_stage                                                                |_cordic_stage__parameterized10_1224                                  |    172|
|991   |          \genblk1[12].cordic_stage                                                                |_cordic_stage__parameterized11_1225                                  |    172|
|992   |          \genblk1[13].cordic_stage                                                                |_cordic_stage__parameterized12_1226                                  |    173|
|993   |          \genblk1[14].cordic_stage                                                                |_cordic_stage__parameterized13_1227                                  |    154|
|994   |          \genblk1[15].cordic_stage                                                                |_cordic_stage__parameterized14_1228                                  |    153|
|995   |          \genblk1[16].cordic_stage                                                                |_cordic_stage__parameterized15_1229                                  |    151|
|996   |          \genblk1[17].cordic_stage                                                                |_cordic_stage__parameterized16_1230                                  |    153|
|997   |          \genblk1[18].cordic_stage                                                                |_cordic_stage__parameterized17_1231                                  |    121|
|998   |          \genblk1[19].cordic_stage                                                                |_cordic_stage__parameterized18_1232                                  |     51|
|999   |          \genblk1[1].cordic_stage                                                                 |_cordic_stage__parameterized0_1233                                   |    162|
|1000  |          \genblk1[2].cordic_stage                                                                 |_cordic_stage__parameterized1_1234                                   |    156|
|1001  |          \genblk1[3].cordic_stage                                                                 |_cordic_stage__parameterized2_1235                                   |    170|
|1002  |          \genblk1[4].cordic_stage                                                                 |_cordic_stage__parameterized3_1236                                   |    166|
|1003  |          \genblk1[5].cordic_stage                                                                 |_cordic_stage__parameterized4_1237                                   |    167|
|1004  |          \genblk1[6].cordic_stage                                                                 |_cordic_stage__parameterized5_1238                                   |    168|
|1005  |          \genblk1[7].cordic_stage                                                                 |_cordic_stage__parameterized6_1239                                   |    168|
|1006  |          \genblk1[8].cordic_stage                                                                 |_cordic_stage__parameterized7_1240                                   |    169|
|1007  |          \genblk1[9].cordic_stage                                                                 |_cordic_stage__parameterized8_1241                                   |    169|
|1008  |        mult_i                                                                                     |MULT_MACRO_1196                                                      |     25|
|1009  |        mult_q                                                                                     |MULT_MACRO_1197                                                      |     25|
|1010  |        round_i                                                                                    |round_sd_1198                                                        |     96|
|1011  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1220                                               |     65|
|1012  |            add2_and_clip                                                                          |add2_and_clip_1221                                                   |     36|
|1013  |        round_q                                                                                    |round_sd_1199                                                        |     94|
|1014  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1218                                               |     64|
|1015  |            add2_and_clip                                                                          |add2_and_clip_1219                                                   |     36|
|1016  |        rx_dcoffset_i                                                                              |rx_dcoffset_1200                                                     |    330|
|1017  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1212                                               |    100|
|1018  |            add2_and_clip                                                                          |add2_and_clip_1216                                                   |     28|
|1019  |              clip                                                                                 |clip_1217                                                            |     24|
|1020  |          round_sd                                                                                 |round_sd__parameterized0_1213                                        |    185|
|1021  |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0_1214                               |    131|
|1022  |              add2_and_clip                                                                        |add2_and_clip__parameterized0_1215                                   |     11|
|1023  |        rx_dcoffset_q                                                                              |rx_dcoffset__parameterized0_1201                                     |    329|
|1024  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1206                                               |     99|
|1025  |            add2_and_clip                                                                          |add2_and_clip_1210                                                   |     28|
|1026  |              clip                                                                                 |clip_1211                                                            |     24|
|1027  |          round_sd                                                                                 |round_sd__parameterized0_1207                                        |    185|
|1028  |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0_1208                               |    131|
|1029  |              add2_and_clip                                                                        |add2_and_clip__parameterized0_1209                                   |     11|
|1030  |        sr_het_phase_incr                                                                          |setting_reg__parameterized51_1202                                    |     73|
|1031  |        sr_mag_corr                                                                                |setting_reg__parameterized48_1203                                    |     18|
|1032  |        sr_mux_sel                                                                                 |setting_reg__parameterized50_1204                                    |     67|
|1033  |        sr_phase_corr                                                                              |setting_reg__parameterized49_1205                                    |     18|
|1034  |    \genblk4[2].db_fe_core_i                                                                       |x300_db_fe_core_96                                                   |   7849|
|1035  |      db_control_i                                                                                 |db_control_1083                                                      |   1568|
|1036  |        db_gpio_atr                                                                                |gpio_atr__parameterized1_1162                                        |    512|
|1037  |          reg_atr_disable                                                                          |setting_reg__parameterized39_1182                                    |     32|
|1038  |          reg_ddr                                                                                  |setting_reg__parameterized38_1183                                    |     32|
|1039  |          reg_fabric_ctrl                                                                          |setting_reg__parameterized33_1184                                    |     32|
|1040  |          reg_fdx                                                                                  |setting_reg__parameterized37_1185                                    |     32|
|1041  |          reg_idle                                                                                 |setting_reg__parameterized34_1186                                    |     64|
|1042  |          reg_rx                                                                                   |setting_reg__parameterized35_1187                                    |     64|
|1043  |          reg_tx                                                                                   |setting_reg__parameterized36_1188                                    |     32|
|1044  |        fp_gpio_atr                                                                                |gpio_atr__parameterized0_1163                                        |    447|
|1045  |          reg_atr_disable                                                                          |setting_reg__parameterized32_1175                                    |     32|
|1046  |          reg_ddr                                                                                  |setting_reg__parameterized31_1176                                    |     32|
|1047  |          reg_fabric_ctrl                                                                          |setting_reg__parameterized26_1177                                    |     32|
|1048  |          reg_fdx                                                                                  |setting_reg__parameterized30_1178                                    |     32|
|1049  |          reg_idle                                                                                 |setting_reg__parameterized27_1179                                    |     64|
|1050  |          reg_rx                                                                                   |setting_reg__parameterized28_1180                                    |     64|
|1051  |          reg_tx                                                                                   |setting_reg__parameterized29_1181                                    |     32|
|1052  |        leds_gpio_atr                                                                              |gpio_atr_1164                                                        |    293|
|1053  |          reg_atr_disable                                                                          |setting_reg__parameterized25_1170                                    |     32|
|1054  |          reg_fdx                                                                                  |setting_reg__parameterized23_1171                                    |     32|
|1055  |          reg_idle                                                                                 |setting_reg__parameterized20_1172                                    |     64|
|1056  |          reg_rx                                                                                   |setting_reg__parameterized21_1173                                    |     64|
|1057  |          reg_tx                                                                                   |setting_reg__parameterized22_1174                                    |     32|
|1058  |        simple_spi_core                                                                            |simple_spi_core_1165                                                 |    249|
|1059  |          ctrl_sr                                                                                  |setting_reg__parameterized41_1167                                    |     24|
|1060  |          data_sr                                                                                  |setting_reg__parameterized42_1168                                    |     34|
|1061  |          divider_sr                                                                               |setting_reg__parameterized40_1169                                    |     22|
|1062  |        sr_misc_outs                                                                               |setting_reg__parameterized19_1166                                    |     32|
|1063  |      rx_fe_corr_i                                                                                 |rx_frontend_gen3_1084                                                |   4940|
|1064  |        add_clip_i                                                                                 |add2_and_clip_reg_1105                                               |     83|
|1065  |          add2_and_clip                                                                            |add2_and_clip_1160                                                   |     30|
|1066  |            clip                                                                                   |clip_1161                                                            |     24|
|1067  |        add_clip_q                                                                                 |add2_and_clip_reg_1106                                               |    106|
|1068  |          add2_and_clip                                                                            |add2_and_clip_1158                                                   |     30|
|1069  |            clip                                                                                   |clip_1159                                                            |     24|
|1070  |        clip_cordic_i                                                                              |clip_reg_1107                                                        |     58|
|1071  |          clip                                                                                     |clip_1157                                                            |     23|
|1072  |        clip_cordic_q                                                                              |clip_reg_1108                                                        |     57|
|1073  |          clip                                                                                     |clip_1156                                                            |     23|
|1074  |        het_cordic_i                                                                               |cordic_1109                                                          |   3306|
|1075  |          \genblk1[0].cordic_stage                                                                 |_cordic_stage_1136                                                   |    229|
|1076  |          \genblk1[10].cordic_stage                                                                |_cordic_stage__parameterized9_1137                                   |    170|
|1077  |          \genblk1[11].cordic_stage                                                                |_cordic_stage__parameterized10_1138                                  |    172|
|1078  |          \genblk1[12].cordic_stage                                                                |_cordic_stage__parameterized11_1139                                  |    172|
|1079  |          \genblk1[13].cordic_stage                                                                |_cordic_stage__parameterized12_1140                                  |    173|
|1080  |          \genblk1[14].cordic_stage                                                                |_cordic_stage__parameterized13_1141                                  |    154|
|1081  |          \genblk1[15].cordic_stage                                                                |_cordic_stage__parameterized14_1142                                  |    153|
|1082  |          \genblk1[16].cordic_stage                                                                |_cordic_stage__parameterized15_1143                                  |    151|
|1083  |          \genblk1[17].cordic_stage                                                                |_cordic_stage__parameterized16_1144                                  |    153|
|1084  |          \genblk1[18].cordic_stage                                                                |_cordic_stage__parameterized17_1145                                  |    121|
|1085  |          \genblk1[19].cordic_stage                                                                |_cordic_stage__parameterized18_1146                                  |     51|
|1086  |          \genblk1[1].cordic_stage                                                                 |_cordic_stage__parameterized0_1147                                   |    162|
|1087  |          \genblk1[2].cordic_stage                                                                 |_cordic_stage__parameterized1_1148                                   |    156|
|1088  |          \genblk1[3].cordic_stage                                                                 |_cordic_stage__parameterized2_1149                                   |    170|
|1089  |          \genblk1[4].cordic_stage                                                                 |_cordic_stage__parameterized3_1150                                   |    166|
|1090  |          \genblk1[5].cordic_stage                                                                 |_cordic_stage__parameterized4_1151                                   |    167|
|1091  |          \genblk1[6].cordic_stage                                                                 |_cordic_stage__parameterized5_1152                                   |    168|
|1092  |          \genblk1[7].cordic_stage                                                                 |_cordic_stage__parameterized6_1153                                   |    168|
|1093  |          \genblk1[8].cordic_stage                                                                 |_cordic_stage__parameterized7_1154                                   |    169|
|1094  |          \genblk1[9].cordic_stage                                                                 |_cordic_stage__parameterized8_1155                                   |    169|
|1095  |        mult_i                                                                                     |MULT_MACRO_1110                                                      |     25|
|1096  |        mult_q                                                                                     |MULT_MACRO_1111                                                      |     25|
|1097  |        round_i                                                                                    |round_sd_1112                                                        |     97|
|1098  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1134                                               |     65|
|1099  |            add2_and_clip                                                                          |add2_and_clip_1135                                                   |     36|
|1100  |        round_q                                                                                    |round_sd_1113                                                        |     94|
|1101  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1132                                               |     64|
|1102  |            add2_and_clip                                                                          |add2_and_clip_1133                                                   |     36|
|1103  |        rx_dcoffset_i                                                                              |rx_dcoffset_1114                                                     |    353|
|1104  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1126                                               |    123|
|1105  |            add2_and_clip                                                                          |add2_and_clip_1130                                                   |     28|
|1106  |              clip                                                                                 |clip_1131                                                            |     24|
|1107  |          round_sd                                                                                 |round_sd__parameterized0_1127                                        |    185|
|1108  |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0_1128                               |    131|
|1109  |              add2_and_clip                                                                        |add2_and_clip__parameterized0_1129                                   |     11|
|1110  |        rx_dcoffset_q                                                                              |rx_dcoffset__parameterized0_1115                                     |    352|
|1111  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1120                                               |    122|
|1112  |            add2_and_clip                                                                          |add2_and_clip_1124                                                   |     28|
|1113  |              clip                                                                                 |clip_1125                                                            |     24|
|1114  |          round_sd                                                                                 |round_sd__parameterized0_1121                                        |    185|
|1115  |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0_1122                               |    131|
|1116  |              add2_and_clip                                                                        |add2_and_clip__parameterized0_1123                                   |     11|
|1117  |        sr_het_phase_incr                                                                          |setting_reg__parameterized51_1116                                    |     73|
|1118  |        sr_mag_corr                                                                                |setting_reg__parameterized48_1117                                    |     18|
|1119  |        sr_mux_sel                                                                                 |setting_reg__parameterized50_1118                                    |     67|
|1120  |        sr_phase_corr                                                                              |setting_reg__parameterized49_1119                                    |     18|
|1121  |      tx_fe_corr_i                                                                                 |tx_frontend_gen3                                                     |    636|
|1122  |        add_clip_i                                                                                 |add2_and_clip_reg_1085                                               |     56|
|1123  |          add2_and_clip                                                                            |add2_and_clip_1103                                                   |     30|
|1124  |            clip                                                                                   |clip_1104                                                            |     24|
|1125  |        add_clip_q                                                                                 |add2_and_clip_reg_1086                                               |     55|
|1126  |          add2_and_clip                                                                            |add2_and_clip_1101                                                   |     30|
|1127  |            clip                                                                                   |clip_1102                                                            |     24|
|1128  |        add_dco_i                                                                                  |add2_and_clip_reg_1087                                               |     88|
|1129  |          add2_and_clip                                                                            |add2_and_clip_1099                                                   |     30|
|1130  |            clip                                                                                   |clip_1100                                                            |     24|
|1131  |        add_dco_q                                                                                  |add2_and_clip_reg_1088                                               |     87|
|1132  |          add2_and_clip                                                                            |add2_and_clip_1097                                                   |     30|
|1133  |            clip                                                                                   |clip_1098                                                            |     24|
|1134  |        mult_i                                                                                     |MULT_MACRO_1089                                                      |     17|
|1135  |        mult_q                                                                                     |MULT_MACRO_1090                                                      |     17|
|1136  |        round_i                                                                                    |round_sd_1091                                                        |     55|
|1137  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1095                                               |     39|
|1138  |            add2_and_clip                                                                          |add2_and_clip_1096                                                   |      6|
|1139  |        round_q                                                                                    |round_sd_1092                                                        |     54|
|1140  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1093                                               |     38|
|1141  |            add2_and_clip                                                                          |add2_and_clip_1094                                                   |      6|
|1142  |        sr_i_dc_offset                                                                             |setting_reg__parameterized43                                         |     49|
|1143  |        sr_mag_corr                                                                                |setting_reg__parameterized45                                         |     18|
|1144  |        sr_mux_ctrl                                                                                |setting_reg__parameterized47                                         |      8|
|1145  |        sr_phase_corr                                                                              |setting_reg__parameterized46                                         |     18|
|1146  |        sr_q_dc_offset                                                                             |setting_reg__parameterized44                                         |     49|
|1147  |    \genblk4[3].db_fe_core_i                                                                       |x300_db_fe_core_97                                                   |   6819|
|1148  |      db_control_i                                                                                 |db_control                                                           |   1290|
|1149  |        db_gpio_atr                                                                                |gpio_atr__parameterized1                                             |    447|
|1150  |          reg_atr_disable                                                                          |setting_reg__parameterized39                                         |     32|
|1151  |          reg_ddr                                                                                  |setting_reg__parameterized38                                         |     32|
|1152  |          reg_fabric_ctrl                                                                          |setting_reg__parameterized33                                         |     32|
|1153  |          reg_fdx                                                                                  |setting_reg__parameterized37                                         |     32|
|1154  |          reg_idle                                                                                 |setting_reg__parameterized34                                         |     64|
|1155  |          reg_rx                                                                                   |setting_reg__parameterized35                                         |     64|
|1156  |          reg_tx                                                                                   |setting_reg__parameterized36                                         |     32|
|1157  |        fp_gpio_atr                                                                                |gpio_atr__parameterized0                                             |    447|
|1158  |          reg_atr_disable                                                                          |setting_reg__parameterized32                                         |     32|
|1159  |          reg_ddr                                                                                  |setting_reg__parameterized31                                         |     32|
|1160  |          reg_fabric_ctrl                                                                          |setting_reg__parameterized26                                         |     32|
|1161  |          reg_fdx                                                                                  |setting_reg__parameterized30                                         |     32|
|1162  |          reg_idle                                                                                 |setting_reg__parameterized27                                         |     64|
|1163  |          reg_rx                                                                                   |setting_reg__parameterized28                                         |     64|
|1164  |          reg_tx                                                                                   |setting_reg__parameterized29                                         |     32|
|1165  |        leds_gpio_atr                                                                              |gpio_atr                                                             |    290|
|1166  |          reg_atr_disable                                                                          |setting_reg__parameterized25                                         |     32|
|1167  |          reg_fdx                                                                                  |setting_reg__parameterized23                                         |     32|
|1168  |          reg_idle                                                                                 |setting_reg__parameterized20                                         |     64|
|1169  |          reg_rx                                                                                   |setting_reg__parameterized21                                         |     64|
|1170  |          reg_tx                                                                                   |setting_reg__parameterized22                                         |     32|
|1171  |        simple_spi_core                                                                            |simple_spi_core                                                      |     71|
|1172  |          ctrl_sr                                                                                  |setting_reg__parameterized41                                         |     11|
|1173  |          data_sr                                                                                  |setting_reg__parameterized42                                         |      1|
|1174  |          divider_sr                                                                               |setting_reg__parameterized40                                         |     22|
|1175  |        sr_misc_outs                                                                               |setting_reg__parameterized19                                         |     32|
|1176  |      rx_fe_corr_i                                                                                 |rx_frontend_gen3                                                     |   4893|
|1177  |        add_clip_i                                                                                 |add2_and_clip_reg_1061                                               |     83|
|1178  |          add2_and_clip                                                                            |add2_and_clip_1081                                                   |     30|
|1179  |            clip                                                                                   |clip_1082                                                            |     24|
|1180  |        add_clip_q                                                                                 |add2_and_clip_reg_1062                                               |    106|
|1181  |          add2_and_clip                                                                            |add2_and_clip_1079                                                   |     30|
|1182  |            clip                                                                                   |clip_1080                                                            |     24|
|1183  |        clip_cordic_i                                                                              |clip_reg                                                             |     58|
|1184  |          clip                                                                                     |clip_1078                                                            |     23|
|1185  |        clip_cordic_q                                                                              |clip_reg_1063                                                        |     57|
|1186  |          clip                                                                                     |clip_1077                                                            |     23|
|1187  |        het_cordic_i                                                                               |cordic                                                               |   3306|
|1188  |          \genblk1[0].cordic_stage                                                                 |_cordic_stage                                                        |    229|
|1189  |          \genblk1[10].cordic_stage                                                                |_cordic_stage__parameterized9                                        |    170|
|1190  |          \genblk1[11].cordic_stage                                                                |_cordic_stage__parameterized10                                       |    172|
|1191  |          \genblk1[12].cordic_stage                                                                |_cordic_stage__parameterized11                                       |    172|
|1192  |          \genblk1[13].cordic_stage                                                                |_cordic_stage__parameterized12                                       |    173|
|1193  |          \genblk1[14].cordic_stage                                                                |_cordic_stage__parameterized13                                       |    154|
|1194  |          \genblk1[15].cordic_stage                                                                |_cordic_stage__parameterized14                                       |    153|
|1195  |          \genblk1[16].cordic_stage                                                                |_cordic_stage__parameterized15                                       |    151|
|1196  |          \genblk1[17].cordic_stage                                                                |_cordic_stage__parameterized16                                       |    153|
|1197  |          \genblk1[18].cordic_stage                                                                |_cordic_stage__parameterized17                                       |    121|
|1198  |          \genblk1[19].cordic_stage                                                                |_cordic_stage__parameterized18                                       |     51|
|1199  |          \genblk1[1].cordic_stage                                                                 |_cordic_stage__parameterized0                                        |    162|
|1200  |          \genblk1[2].cordic_stage                                                                 |_cordic_stage__parameterized1                                        |    156|
|1201  |          \genblk1[3].cordic_stage                                                                 |_cordic_stage__parameterized2                                        |    170|
|1202  |          \genblk1[4].cordic_stage                                                                 |_cordic_stage__parameterized3                                        |    166|
|1203  |          \genblk1[5].cordic_stage                                                                 |_cordic_stage__parameterized4                                        |    167|
|1204  |          \genblk1[6].cordic_stage                                                                 |_cordic_stage__parameterized5                                        |    168|
|1205  |          \genblk1[7].cordic_stage                                                                 |_cordic_stage__parameterized6                                        |    168|
|1206  |          \genblk1[8].cordic_stage                                                                 |_cordic_stage__parameterized7                                        |    169|
|1207  |          \genblk1[9].cordic_stage                                                                 |_cordic_stage__parameterized8                                        |    169|
|1208  |        mult_i                                                                                     |MULT_MACRO                                                           |     25|
|1209  |        mult_q                                                                                     |MULT_MACRO_1064                                                      |     25|
|1210  |        round_i                                                                                    |round_sd                                                             |     96|
|1211  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1075                                               |     65|
|1212  |            add2_and_clip                                                                          |add2_and_clip_1076                                                   |     36|
|1213  |        round_q                                                                                    |round_sd_1065                                                        |     94|
|1214  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1073                                               |     64|
|1215  |            add2_and_clip                                                                          |add2_and_clip_1074                                                   |     36|
|1216  |        rx_dcoffset_i                                                                              |rx_dcoffset                                                          |    330|
|1217  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1067                                               |    100|
|1218  |            add2_and_clip                                                                          |add2_and_clip_1071                                                   |     28|
|1219  |              clip                                                                                 |clip_1072                                                            |     24|
|1220  |          round_sd                                                                                 |round_sd__parameterized0_1068                                        |    185|
|1221  |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0_1069                               |    131|
|1222  |              add2_and_clip                                                                        |add2_and_clip__parameterized0_1070                                   |     11|
|1223  |        rx_dcoffset_q                                                                              |rx_dcoffset__parameterized0                                          |    329|
|1224  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_1066                                               |     99|
|1225  |            add2_and_clip                                                                          |add2_and_clip                                                        |     28|
|1226  |              clip                                                                                 |clip                                                                 |     24|
|1227  |          round_sd                                                                                 |round_sd__parameterized0                                             |    185|
|1228  |            add2_and_clip_reg                                                                      |add2_and_clip_reg__parameterized0                                    |    131|
|1229  |              add2_and_clip                                                                        |add2_and_clip__parameterized0                                        |     11|
|1230  |        sr_het_phase_incr                                                                          |setting_reg__parameterized51                                         |     73|
|1231  |        sr_mag_corr                                                                                |setting_reg__parameterized48                                         |     18|
|1232  |        sr_mux_sel                                                                                 |setting_reg__parameterized50                                         |     67|
|1233  |        sr_phase_corr                                                                              |setting_reg__parameterized49                                         |     18|
|1234  |    inst_Latencytest                                                                               |noc_block_Latencytest                                                |   6416|
|1235  |      axi_wrapper                                                                                  |axi_wrapper__xdcDup__1                                               |   1199|
|1236  |        chdr_framer                                                                                |chdr_framer_2clk__xdcDup__1                                          |    742|
|1237  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__2                             |    180|
|1238  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_1057                                    |      2|
|1239  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1060                               |      2|
|1240  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_1058                                    |      2|
|1241  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1059                               |      2|
|1242  |          body_fifo_i                                                                              |axi_fifo_2clk__parameterized6__xdcDup__1                             |    376|
|1243  |            ext_fifo_i                                                                             |axi_fifo_bram__parameterized3_1050                                   |     74|
|1244  |              ram                                                                                  |ram_2port__parameterized6_1056                                       |      4|
|1245  |            ext_fifo_pipe_i                                                                        |axi_fifo_flop2_1051                                                  |    202|
|1246  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_1052                                    |      2|
|1247  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1055                               |      2|
|1248  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_1053                                    |      2|
|1249  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1054                               |      2|
|1250  |        chdr_deframer                                                                              |chdr_deframer_2clk__xdcDup__1                                        |    453|
|1251  |          body_fifo                                                                                |axi_fifo_2clk__parameterized5__xdcDup__1                             |    132|
|1252  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_1046                                    |      2|
|1253  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1049                               |      2|
|1254  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_1047                                    |      2|
|1255  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1048                               |      2|
|1256  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__1                             |    252|
|1257  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_1042                                    |      2|
|1258  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1045                               |      2|
|1259  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_1043                                    |      2|
|1260  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_1044                               |      2|
|1261  |        clear_tx_sync_i                                                                            |synchronizer__parameterized0_1040                                    |      2|
|1262  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized0_1041                               |      2|
|1263  |      noc_shell                                                                                    |noc_shell__parameterized0                                            |   4840|
|1264  |        ackin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__3                             |     90|
|1265  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1036                                    |      2|
|1266  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1039                               |      2|
|1267  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1037                                    |      2|
|1268  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1038                               |      2|
|1269  |        ackout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__4                             |     90|
|1270  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1032                                    |      2|
|1271  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1035                               |      2|
|1272  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1033                                    |      2|
|1273  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1034                               |      2|
|1274  |        axi_demux                                                                                  |axi_demux__parameterized0                                            |      2|
|1275  |        axi_mux                                                                                    |axi_mux__parameterized1                                              |      1|
|1276  |        cmdin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__5                             |     90|
|1277  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1028                                    |      2|
|1278  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1031                               |      2|
|1279  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1029                                    |      2|
|1280  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1030                               |      2|
|1281  |        cmdout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__6                             |     90|
|1282  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_1024                                    |      2|
|1283  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1027                               |      2|
|1284  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_1025                                    |      2|
|1285  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_1026                               |      2|
|1286  |        \gen_noc_input_port[0].noc_input_port                                                      |noc_input_port__parameterized0_961                                   |   3074|
|1287  |          axi_fifo_receive_window                                                                  |chdr_fifo_large__parameterized0_996                                  |    485|
|1288  |            fifo_flop2                                                                             |axi_fifo_flop2_1019                                                  |    201|
|1289  |            main_fifo                                                                              |axi_fifo__parameterized4_1020                                        |     83|
|1290  |              fifo_bram                                                                            |axi_fifo_bram__parameterized2_1022                                   |     83|
|1291  |                ram                                                                                |ram_2port__parameterized5_1023                                       |      6|
|1292  |            pre_fifo                                                                               |axi_fifo_flop2_1021                                                  |    201|
|1293  |          axi_mux                                                                                  |axi_mux__parameterized0_997                                          |    210|
|1294  |            axi_fifo                                                                               |axi_fifo__parameterized3_1017                                        |    208|
|1295  |              fifo_flop2                                                                           |axi_fifo_flop2_1018                                                  |    208|
|1296  |          noc_responder                                                                            |noc_responder_998                                                    |   2379|
|1297  |            flow_control_responder                                                                 |flow_control_responder_999                                           |   1193|
|1298  |              chdr_framer                                                                          |chdr_framer_1009                                                     |    469|
|1299  |                body_fifo                                                                          |axi_fifo__parameterized3_1014                                        |    105|
|1300  |                  fifo_flop2                                                                       |axi_fifo_flop2_1016                                                  |    105|
|1301  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_1015                                  |    271|
|1302  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_1010                                |    499|
|1303  |                axi_fifo_flop                                                                      |axi_fifo_flop2_1013                                                  |    401|
|1304  |              sr_cycles                                                                            |setting_reg__parameterized16_1011                                    |     50|
|1305  |              sr_packets                                                                           |setting_reg__parameterized17_1012                                    |     33|
|1306  |            packet_error_responder                                                                 |packet_error_responder_1000                                          |   1186|
|1307  |              axi_fifo_flop                                                                        |axi_fifo_flop2_1001                                                  |    199|
|1308  |              chdr_framer_resp_pkt                                                                 |chdr_framer_1002                                                     |    493|
|1309  |                body_fifo                                                                          |axi_fifo__parameterized3_1006                                        |     87|
|1310  |                  fifo_flop2                                                                       |axi_fifo_flop2_1008                                                  |     87|
|1311  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_1007                                  |    303|
|1312  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_1003                                |    459|
|1313  |                axi_fifo_flop                                                                      |axi_fifo_flop2_1005                                                  |    380|
|1314  |              sr_error_policy                                                                      |setting_reg__parameterized18_1004                                    |      6|
|1315  |        \gen_noc_output_port[0].noc_output_port                                                    |noc_output_port_962                                                  |    193|
|1316  |          source_flow_control                                                                      |source_flow_control_993                                              |    193|
|1317  |            sr_window_enable                                                                       |setting_reg__parameterized15_994                                     |      2|
|1318  |            sr_window_size                                                                         |setting_reg__parameterized14_995                                     |     74|
|1319  |        \genblk1[0].clear_rx_stb_sync_i                                                            |pulse_synchronizer_963                                               |      9|
|1320  |          handshake_sync_i                                                                         |synchronizer__parameterized4_989                                     |      2|
|1321  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_992                                |      2|
|1322  |          toggle_sync_i                                                                            |synchronizer__parameterized4_990                                     |      5|
|1323  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_991                                |      5|
|1324  |        \genblk1[0].clear_tx_stb_sync_i                                                            |pulse_synchronizer_964                                               |     11|
|1325  |          handshake_sync_i                                                                         |synchronizer__parameterized4_985                                     |      2|
|1326  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_988                                |      2|
|1327  |          toggle_sync_i                                                                            |synchronizer__parameterized4_986                                     |      7|
|1328  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_987                                |      7|
|1329  |        \genblk1[0].cmd_pkt_proc                                                                   |cmd_pkt_proc_965                                                     |    446|
|1330  |          axi_fifo                                                                                 |axi_fifo__parameterized1_983                                         |     91|
|1331  |            fifo_short                                                                             |axi_fifo_short_984                                                   |     91|
|1332  |        \genblk1[0].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__1                             |     98|
|1333  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_979                                     |      2|
|1334  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_982                                |      2|
|1335  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_980                                     |      2|
|1336  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_981                                |      2|
|1337  |        \genblk1[0].sr_block_sid                                                                   |setting_reg__parameterized13_966                                     |     16|
|1338  |        \genblk1[0].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_967                                      |      1|
|1339  |        \genblk1[0].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_968                                     |      1|
|1340  |        \genblk1[0].sr_next_dst_sid                                                                |setting_reg__parameterized11_969                                     |     16|
|1341  |        \genblk1[0].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_970                                      |     16|
|1342  |        \genblk1[0].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_971                                     |     16|
|1343  |        input_demux                                                                                |axi_demux4_972                                                       |     16|
|1344  |        output_mux                                                                                 |axi_mux4__parameterized1_973                                         |    352|
|1345  |          axi_fifo_flop2                                                                           |axi_fifo_flop2_978                                                   |    344|
|1346  |        sid_settings_2clk_i                                                                        |axi_fifo_2clk__parameterized3                                        |     90|
|1347  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_974                                     |      2|
|1348  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_977                                |      2|
|1349  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_975                                     |      2|
|1350  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_976                                |      2|
|1351  |      shiftRegiste_4_1                                                                             |shiftRegiste_4                                                       |    267|
|1352  |      sr_test_reg_0                                                                                |setting_reg__parameterized52_959                                     |     32|
|1353  |      sr_test_reg_1                                                                                |setting_reg__parameterized53_960                                     |     32|
|1354  |    inst_ddc                                                                                       |noc_block_ddc                                                        |  25395|
|1355  |      \gen_ddc_chains[0].axi_rate_change                                                           |axi_rate_change                                                      |   1377|
|1356  |        axi_drop_partial_packet                                                                    |axi_drop_partial_packet_945                                          |    424|
|1357  |          axi_fifo_flop2                                                                           |axi_fifo_flop2__parameterized3_955                                   |    109|
|1358  |          pkt_gate_i                                                                               |axi_packet_gate__parameterized2_956                                  |    155|
|1359  |            ram_i                                                                                  |ram_2port__parameterized7_958                                        |     23|
|1360  |          set_pkt_size                                                                             |setting_reg__parameterized54_957                                     |     14|
|1361  |        axi_fifo_flop_from_user_0                                                                  |axi_fifo_flop__parameterized2_946                                    |     39|
|1362  |        axi_fifo_flop_input                                                                        |axi_fifo_flop__parameterized1_947                                    |    321|
|1363  |        axi_fifo_flop_output                                                                       |axi_fifo_flop__parameterized1_948                                    |    141|
|1364  |        axi_fifo_word_cnt                                                                          |axi_fifo__parameterized7_949                                         |     52|
|1365  |          fifo_flop                                                                                |axi_fifo_flop__parameterized0_954                                    |     52|
|1366  |        cvita_hdr_decoder_in_header                                                                |cvita_hdr_decoder_950                                                |     32|
|1367  |        set_config                                                                                 |setting_reg__parameterized56_951                                     |      7|
|1368  |        set_m                                                                                      |setting_reg__parameterized55_952                                     |      2|
|1369  |        set_n                                                                                      |setting_reg__parameterized54_953                                     |     13|
|1370  |      \gen_ddc_chains[0].axi_tag_time                                                              |axi_tag_time                                                         |    420|
|1371  |        axi_fifo                                                                                   |axi_fifo__parameterized6_942                                         |    150|
|1372  |          fifo_short                                                                               |axi_fifo_short_944                                                   |    150|
|1373  |        axi_fifo_flop                                                                              |axi_fifo_flop_943                                                    |    116|
|1374  |      \gen_ddc_chains[0].axi_wrapper                                                               |axi_wrapper__xdcDup__2                                               |   1201|
|1375  |        chdr_framer                                                                                |chdr_framer_2clk__xdcDup__2                                          |    742|
|1376  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__4                             |    180|
|1377  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_938                                     |      2|
|1378  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_941                                |      2|
|1379  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_939                                     |      2|
|1380  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_940                                |      2|
|1381  |          body_fifo_i                                                                              |axi_fifo_2clk__parameterized6__xdcDup__2                             |    376|
|1382  |            ext_fifo_i                                                                             |axi_fifo_bram__parameterized3_931                                    |     74|
|1383  |              ram                                                                                  |ram_2port__parameterized6_937                                        |      4|
|1384  |            ext_fifo_pipe_i                                                                        |axi_fifo_flop2_932                                                   |    202|
|1385  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_933                                     |      2|
|1386  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_936                                |      2|
|1387  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_934                                     |      2|
|1388  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_935                                |      2|
|1389  |        chdr_deframer                                                                              |chdr_deframer_2clk__xdcDup__2                                        |    456|
|1390  |          body_fifo                                                                                |axi_fifo_2clk__parameterized5__xdcDup__2                             |    132|
|1391  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_927                                     |      2|
|1392  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_930                                |      2|
|1393  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_928                                     |      2|
|1394  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_929                                |      2|
|1395  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__3                             |    255|
|1396  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_923                                     |      2|
|1397  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_926                                |      2|
|1398  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_924                                     |      2|
|1399  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_925                                |      2|
|1400  |        clear_tx_sync_i                                                                            |synchronizer__parameterized0_921                                     |      2|
|1401  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized0_922                                |      2|
|1402  |      \gen_ddc_chains[0].ddc                                                                       |ddc__xdcDup__1                                                       |   5099|
|1403  |        SCALE_I                                                                                    |MULT_MACRO__parameterized0_887                                       |     19|
|1404  |        SCALE_Q                                                                                    |MULT_MACRO__parameterized0_888                                       |     19|
|1405  |        axi_sync                                                                                   |axi_sync_889                                                         |     69|
|1406  |          \genblk1[0].axi_fifo                                                                     |axi_fifo__parameterized9_917                                         |     39|
|1407  |            fifo_flop                                                                              |axi_fifo_flop__parameterized3_920                                    |     39|
|1408  |          \genblk1[1].axi_fifo                                                                     |axi_fifo__parameterized10_918                                        |     30|
|1409  |            fifo_flop                                                                              |axi_fifo_flop__parameterized4_919                                    |     30|
|1410  |        cic_decimate_i                                                                             |cic_decimate_890                                                     |   1801|
|1411  |        cic_decimate_q                                                                             |cic_decimate_891                                                     |   1785|
|1412  |        clip_i                                                                                     |clip_reg__parameterized0_892                                         |     18|
|1413  |        clip_q                                                                                     |clip_reg__parameterized0_893                                         |     17|
|1414  |        dds_freq_tune_inst                                                                         |dds_freq_tune__xdcDup__1                                             |    324|
|1415  |          axi_sync                                                                                 |axi_sync__parameterized0_912                                         |     79|
|1416  |            \genblk1[0].axi_fifo                                                                   |axi_fifo__parameterized11_913                                        |     42|
|1417  |              fifo_flop                                                                            |axi_fifo_flop__parameterized5_916                                    |     42|
|1418  |            \genblk1[1].axi_fifo                                                                   |axi_fifo__parameterized9_914                                         |     37|
|1419  |              fifo_flop                                                                            |axi_fifo_flop__parameterized3_915                                    |     37|
|1420  |        dds_input_fifo                                                                             |axi_fifo__parameterized8_894                                         |     63|
|1421  |          fifo_short                                                                               |axi_fifo_short__parameterized2_911                                   |     63|
|1422  |        round_i                                                                                    |round_sd__parameterized1_895                                         |     45|
|1423  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_910                                                |     27|
|1424  |        round_q                                                                                    |round_sd__parameterized1_896                                         |     41|
|1425  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_909                                                |     25|
|1426  |        set_coeffs                                                                                 |setting_reg__parameterized61_897                                     |     31|
|1427  |        set_decim                                                                                  |setting_reg__parameterized59_898                                     |     13|
|1428  |        set_freq                                                                                   |setting_reg__parameterized57_899                                     |     50|
|1429  |        set_freq_timed                                                                             |axi_setting_reg_900                                                  |     73|
|1430  |          axi_fifo                                                                                 |axi_fifo__parameterized8_907                                         |     48|
|1431  |            fifo_short                                                                             |axi_fifo_short__parameterized2_908                                   |     48|
|1432  |        set_mux                                                                                    |setting_reg__parameterized60_901                                     |      4|
|1433  |        set_scale_iq                                                                               |setting_reg__parameterized58_902                                     |     18|
|1434  |        strobed_to_axi                                                                             |strobed_to_axi_903                                                   |     64|
|1435  |          axi_fifo                                                                                 |axi_fifo__parameterized12_904                                        |     64|
|1436  |            fifo_bram                                                                              |axi_fifo_bram__parameterized4_905                                    |     64|
|1437  |              ram                                                                                  |ram_2port__parameterized8_906                                        |      2|
|1438  |      \gen_ddc_chains[1].axi_rate_change                                                           |axi_rate_change_715                                                  |   1382|
|1439  |        axi_drop_partial_packet                                                                    |axi_drop_partial_packet                                              |    451|
|1440  |          axi_fifo_flop2                                                                           |axi_fifo_flop2__parameterized3                                       |    138|
|1441  |          pkt_gate_i                                                                               |axi_packet_gate__parameterized2                                      |    170|
|1442  |            ram_i                                                                                  |ram_2port__parameterized7                                            |     40|
|1443  |          set_pkt_size                                                                             |setting_reg__parameterized54_886                                     |     14|
|1444  |        axi_fifo_flop_from_user_0                                                                  |axi_fifo_flop__parameterized2                                        |     40|
|1445  |        axi_fifo_flop_input                                                                        |axi_fifo_flop__parameterized1                                        |    308|
|1446  |        axi_fifo_flop_output                                                                       |axi_fifo_flop__parameterized1_885                                    |    146|
|1447  |        axi_fifo_word_cnt                                                                          |axi_fifo__parameterized7                                             |     54|
|1448  |          fifo_flop                                                                                |axi_fifo_flop__parameterized0                                        |     54|
|1449  |        cvita_hdr_decoder_in_header                                                                |cvita_hdr_decoder                                                    |     32|
|1450  |        set_config                                                                                 |setting_reg__parameterized56                                         |      6|
|1451  |        set_m                                                                                      |setting_reg__parameterized55                                         |      3|
|1452  |        set_n                                                                                      |setting_reg__parameterized54                                         |      1|
|1453  |      \gen_ddc_chains[1].axi_tag_time                                                              |axi_tag_time_716                                                     |    423|
|1454  |        axi_fifo                                                                                   |axi_fifo__parameterized6_883                                         |    150|
|1455  |          fifo_short                                                                               |axi_fifo_short_884                                                   |    150|
|1456  |        axi_fifo_flop                                                                              |axi_fifo_flop                                                        |    117|
|1457  |      \gen_ddc_chains[1].axi_wrapper                                                               |axi_wrapper                                                          |   1265|
|1458  |        chdr_framer                                                                                |chdr_framer_2clk                                                     |    742|
|1459  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__6                             |    180|
|1460  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_879                                     |      2|
|1461  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_882                                |      2|
|1462  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_880                                     |      2|
|1463  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_881                                |      2|
|1464  |          body_fifo_i                                                                              |axi_fifo_2clk__parameterized6                                        |    376|
|1465  |            ext_fifo_i                                                                             |axi_fifo_bram__parameterized3                                        |     74|
|1466  |              ram                                                                                  |ram_2port__parameterized6                                            |      4|
|1467  |            ext_fifo_pipe_i                                                                        |axi_fifo_flop2_874                                                   |    202|
|1468  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_875                                     |      2|
|1469  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_878                                |      2|
|1470  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_876                                     |      2|
|1471  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_877                                |      2|
|1472  |        chdr_deframer                                                                              |chdr_deframer_2clk__xdcDup__3                                        |    455|
|1473  |          body_fifo                                                                                |axi_fifo_2clk__parameterized5__xdcDup__3                             |    132|
|1474  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_870                                     |      2|
|1475  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_873                                |      2|
|1476  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_871                                     |      2|
|1477  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_872                                |      2|
|1478  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__5                             |    254|
|1479  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_866                                     |      2|
|1480  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_869                                |      2|
|1481  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_867                                     |      2|
|1482  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_868                                |      2|
|1483  |        clear_tx_sync_i                                                                            |synchronizer__parameterized0_864                                     |      2|
|1484  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized0_865                                |      2|
|1485  |      \gen_ddc_chains[1].ddc                                                                       |ddc                                                                  |   4998|
|1486  |        SCALE_I                                                                                    |MULT_MACRO__parameterized0                                           |     19|
|1487  |        SCALE_Q                                                                                    |MULT_MACRO__parameterized0_855                                       |     19|
|1488  |        axi_sync                                                                                   |axi_sync                                                             |     67|
|1489  |          \genblk1[0].axi_fifo                                                                     |axi_fifo__parameterized9_862                                         |     40|
|1490  |            fifo_flop                                                                              |axi_fifo_flop__parameterized3_863                                    |     40|
|1491  |          \genblk1[1].axi_fifo                                                                     |axi_fifo__parameterized10                                            |     27|
|1492  |            fifo_flop                                                                              |axi_fifo_flop__parameterized4                                        |     27|
|1493  |        cic_decimate_i                                                                             |cic_decimate                                                         |   1771|
|1494  |        cic_decimate_q                                                                             |cic_decimate_856                                                     |   1755|
|1495  |        clip_i                                                                                     |clip_reg__parameterized0                                             |     18|
|1496  |        clip_q                                                                                     |clip_reg__parameterized0_857                                         |     17|
|1497  |        dds_freq_tune_inst                                                                         |dds_freq_tune                                                        |    325|
|1498  |          axi_sync                                                                                 |axi_sync__parameterized0                                             |     77|
|1499  |            \genblk1[0].axi_fifo                                                                   |axi_fifo__parameterized11                                            |     40|
|1500  |              fifo_flop                                                                            |axi_fifo_flop__parameterized5                                        |     40|
|1501  |            \genblk1[1].axi_fifo                                                                   |axi_fifo__parameterized9                                             |     37|
|1502  |              fifo_flop                                                                            |axi_fifo_flop__parameterized3                                        |     37|
|1503  |        dds_input_fifo                                                                             |axi_fifo__parameterized8                                             |     63|
|1504  |          fifo_short                                                                               |axi_fifo_short__parameterized2_861                                   |     63|
|1505  |        round_i                                                                                    |round_sd__parameterized1                                             |     45|
|1506  |          add2_and_clip_reg                                                                        |add2_and_clip_reg_860                                                |     27|
|1507  |        round_q                                                                                    |round_sd__parameterized1_858                                         |     41|
|1508  |          add2_and_clip_reg                                                                        |add2_and_clip_reg                                                    |     25|
|1509  |        set_coeffs                                                                                 |setting_reg__parameterized61                                         |     31|
|1510  |        set_decim                                                                                  |setting_reg__parameterized59                                         |     13|
|1511  |        set_freq                                                                                   |setting_reg__parameterized57                                         |     50|
|1512  |        set_freq_timed                                                                             |axi_setting_reg                                                      |     73|
|1513  |          axi_fifo                                                                                 |axi_fifo__parameterized8_859                                         |     48|
|1514  |            fifo_short                                                                             |axi_fifo_short__parameterized2                                       |     48|
|1515  |        set_mux                                                                                    |setting_reg__parameterized60                                         |      2|
|1516  |        set_scale_iq                                                                               |setting_reg__parameterized58                                         |     18|
|1517  |        strobed_to_axi                                                                             |strobed_to_axi                                                       |     60|
|1518  |          axi_fifo                                                                                 |axi_fifo__parameterized12                                            |     60|
|1519  |            fifo_bram                                                                              |axi_fifo_bram__parameterized4                                        |     60|
|1520  |              ram                                                                                  |ram_2port__parameterized8                                            |      3|
|1521  |      noc_shell                                                                                    |noc_shell__parameterized1                                            |   9219|
|1522  |        ackin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__7                             |     91|
|1523  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_851                                     |      2|
|1524  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_854                                |      2|
|1525  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_852                                     |      2|
|1526  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_853                                |      2|
|1527  |        ackout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__8                             |     90|
|1528  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_847                                     |      2|
|1529  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_850                                |      2|
|1530  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_848                                     |      2|
|1531  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_849                                |      2|
|1532  |        axi_demux                                                                                  |axi_demux_717                                                        |      5|
|1533  |        axi_demux__0                                                                               |axi_demux_718                                                        |      5|
|1534  |        axi_demux__1                                                                               |axi_demux_719                                                        |      7|
|1535  |        axi_mux                                                                                    |axi_mux_720                                                          |      6|
|1536  |        axi_mux__0                                                                                 |axi_mux_721                                                          |      7|
|1537  |        axi_mux__1                                                                                 |axi_mux_722                                                          |      5|
|1538  |        cmdin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__9                             |     91|
|1539  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_843                                     |      2|
|1540  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_846                                |      2|
|1541  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_844                                     |      2|
|1542  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_845                                |      2|
|1543  |        cmdout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__10                            |     90|
|1544  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_839                                     |      2|
|1545  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_842                                |      2|
|1546  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_840                                     |      2|
|1547  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_841                                |      2|
|1548  |        \gen_noc_input_port[0].noc_input_port                                                      |noc_input_port__parameterized0                                       |   3061|
|1549  |          axi_fifo_receive_window                                                                  |chdr_fifo_large__parameterized0_811                                  |    485|
|1550  |            fifo_flop2                                                                             |axi_fifo_flop2_834                                                   |    201|
|1551  |            main_fifo                                                                              |axi_fifo__parameterized4_835                                         |     83|
|1552  |              fifo_bram                                                                            |axi_fifo_bram__parameterized2_837                                    |     83|
|1553  |                ram                                                                                |ram_2port__parameterized5_838                                        |      6|
|1554  |            pre_fifo                                                                               |axi_fifo_flop2_836                                                   |    201|
|1555  |          axi_mux                                                                                  |axi_mux__parameterized0_812                                          |    210|
|1556  |            axi_fifo                                                                               |axi_fifo__parameterized3_832                                         |    208|
|1557  |              fifo_flop2                                                                           |axi_fifo_flop2_833                                                   |    208|
|1558  |          noc_responder                                                                            |noc_responder_813                                                    |   2366|
|1559  |            flow_control_responder                                                                 |flow_control_responder_814                                           |   1180|
|1560  |              chdr_framer                                                                          |chdr_framer_824                                                      |    456|
|1561  |                body_fifo                                                                          |axi_fifo__parameterized3_829                                         |    105|
|1562  |                  fifo_flop2                                                                       |axi_fifo_flop2_831                                                   |    105|
|1563  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_830                                   |    271|
|1564  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_825                                 |    499|
|1565  |                axi_fifo_flop                                                                      |axi_fifo_flop2_828                                                   |    401|
|1566  |              sr_cycles                                                                            |setting_reg__parameterized16_826                                     |     50|
|1567  |              sr_packets                                                                           |setting_reg__parameterized17_827                                     |     33|
|1568  |            packet_error_responder                                                                 |packet_error_responder_815                                           |   1186|
|1569  |              axi_fifo_flop                                                                        |axi_fifo_flop2_816                                                   |    199|
|1570  |              chdr_framer_resp_pkt                                                                 |chdr_framer_817                                                      |    493|
|1571  |                body_fifo                                                                          |axi_fifo__parameterized3_821                                         |     87|
|1572  |                  fifo_flop2                                                                       |axi_fifo_flop2_823                                                   |     87|
|1573  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_822                                   |    303|
|1574  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_818                                 |    459|
|1575  |                axi_fifo_flop                                                                      |axi_fifo_flop2_820                                                   |    380|
|1576  |              sr_error_policy                                                                      |setting_reg__parameterized18_819                                     |      6|
|1577  |        \gen_noc_input_port[1].noc_input_port                                                      |noc_input_port__parameterized0_723                                   |   3126|
|1578  |          axi_fifo_receive_window                                                                  |chdr_fifo_large__parameterized0                                      |    485|
|1579  |            fifo_flop2                                                                             |axi_fifo_flop2_807                                                   |    201|
|1580  |            main_fifo                                                                              |axi_fifo__parameterized4                                             |     83|
|1581  |              fifo_bram                                                                            |axi_fifo_bram__parameterized2_809                                    |     83|
|1582  |                ram                                                                                |ram_2port__parameterized5_810                                        |      6|
|1583  |            pre_fifo                                                                               |axi_fifo_flop2_808                                                   |    201|
|1584  |          axi_mux                                                                                  |axi_mux__parameterized0_785                                          |    275|
|1585  |            axi_fifo                                                                               |axi_fifo__parameterized3_805                                         |    273|
|1586  |              fifo_flop2                                                                           |axi_fifo_flop2_806                                                   |    273|
|1587  |          noc_responder                                                                            |noc_responder_786                                                    |   2366|
|1588  |            flow_control_responder                                                                 |flow_control_responder_787                                           |   1180|
|1589  |              chdr_framer                                                                          |chdr_framer_797                                                      |    456|
|1590  |                body_fifo                                                                          |axi_fifo__parameterized3_802                                         |    105|
|1591  |                  fifo_flop2                                                                       |axi_fifo_flop2_804                                                   |    105|
|1592  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_803                                   |    271|
|1593  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_798                                 |    499|
|1594  |                axi_fifo_flop                                                                      |axi_fifo_flop2_801                                                   |    401|
|1595  |              sr_cycles                                                                            |setting_reg__parameterized16_799                                     |     50|
|1596  |              sr_packets                                                                           |setting_reg__parameterized17_800                                     |     33|
|1597  |            packet_error_responder                                                                 |packet_error_responder_788                                           |   1186|
|1598  |              axi_fifo_flop                                                                        |axi_fifo_flop2_789                                                   |    199|
|1599  |              chdr_framer_resp_pkt                                                                 |chdr_framer_790                                                      |    493|
|1600  |                body_fifo                                                                          |axi_fifo__parameterized3_794                                         |     87|
|1601  |                  fifo_flop2                                                                       |axi_fifo_flop2_796                                                   |     87|
|1602  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_795                                   |    303|
|1603  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_791                                 |    459|
|1604  |                axi_fifo_flop                                                                      |axi_fifo_flop2_793                                                   |    380|
|1605  |              sr_error_policy                                                                      |setting_reg__parameterized18_792                                     |      6|
|1606  |        \gen_noc_output_port[0].noc_output_port                                                    |noc_output_port_724                                                  |    197|
|1607  |          source_flow_control                                                                      |source_flow_control_782                                              |    197|
|1608  |            sr_window_enable                                                                       |setting_reg__parameterized15_783                                     |      2|
|1609  |            sr_window_size                                                                         |setting_reg__parameterized14_784                                     |     74|
|1610  |        \gen_noc_output_port[1].noc_output_port                                                    |noc_output_port__parameterized0_725                                  |    197|
|1611  |          source_flow_control                                                                      |source_flow_control_779                                              |    197|
|1612  |            sr_window_enable                                                                       |setting_reg__parameterized15_780                                     |      2|
|1613  |            sr_window_size                                                                         |setting_reg__parameterized14_781                                     |     74|
|1614  |        \genblk1[0].clear_rx_stb_sync_i                                                            |pulse_synchronizer_726                                               |     10|
|1615  |          handshake_sync_i                                                                         |synchronizer__parameterized4_775                                     |      3|
|1616  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_778                                |      3|
|1617  |          toggle_sync_i                                                                            |synchronizer__parameterized4_776                                     |      5|
|1618  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_777                                |      5|
|1619  |        \genblk1[0].clear_tx_stb_sync_i                                                            |pulse_synchronizer_727                                               |     12|
|1620  |          handshake_sync_i                                                                         |synchronizer__parameterized4_771                                     |      3|
|1621  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_774                                |      3|
|1622  |          toggle_sync_i                                                                            |synchronizer__parameterized4_772                                     |      7|
|1623  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_773                                |      7|
|1624  |        \genblk1[0].cmd_pkt_proc                                                                   |cmd_pkt_proc_728                                                     |    633|
|1625  |          axi_fifo                                                                                 |axi_fifo__parameterized1_769                                         |    107|
|1626  |            fifo_short                                                                             |axi_fifo_short_770                                                   |    107|
|1627  |        \genblk1[0].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__2                             |     99|
|1628  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_765                                     |      2|
|1629  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_768                                |      2|
|1630  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_766                                     |      2|
|1631  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_767                                |      2|
|1632  |        \genblk1[0].sr_block_sid                                                                   |setting_reg__parameterized13_729                                     |     16|
|1633  |        \genblk1[0].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_730                                      |      1|
|1634  |        \genblk1[0].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_731                                     |      3|
|1635  |        \genblk1[0].sr_next_dst_sid                                                                |setting_reg__parameterized11_732                                     |     16|
|1636  |        \genblk1[0].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_733                                      |     16|
|1637  |        \genblk1[0].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_734                                     |     16|
|1638  |        \genblk1[1].clear_rx_stb_sync_i                                                            |pulse_synchronizer_735                                               |     10|
|1639  |          handshake_sync_i                                                                         |synchronizer__parameterized4_761                                     |      3|
|1640  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_764                                |      3|
|1641  |          toggle_sync_i                                                                            |synchronizer__parameterized4_762                                     |      5|
|1642  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_763                                |      5|
|1643  |        \genblk1[1].clear_tx_stb_sync_i                                                            |pulse_synchronizer_736                                               |     12|
|1644  |          handshake_sync_i                                                                         |synchronizer__parameterized4_757                                     |      3|
|1645  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_760                                |      3|
|1646  |          toggle_sync_i                                                                            |synchronizer__parameterized4_758                                     |      7|
|1647  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_759                                |      7|
|1648  |        \genblk1[1].cmd_pkt_proc                                                                   |cmd_pkt_proc_737                                                     |    701|
|1649  |          axi_fifo                                                                                 |axi_fifo__parameterized1_755                                         |    106|
|1650  |            fifo_short                                                                             |axi_fifo_short_756                                                   |    106|
|1651  |        \genblk1[1].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__3                             |     99|
|1652  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_751                                     |      2|
|1653  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_754                                |      2|
|1654  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_752                                     |      2|
|1655  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_753                                |      2|
|1656  |        \genblk1[1].sr_block_sid                                                                   |setting_reg__parameterized13_738                                     |     16|
|1657  |        \genblk1[1].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_739                                      |      1|
|1658  |        \genblk1[1].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_740                                     |      3|
|1659  |        \genblk1[1].sr_next_dst_sid                                                                |setting_reg__parameterized11_741                                     |     16|
|1660  |        \genblk1[1].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_742                                      |     16|
|1661  |        \genblk1[1].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_743                                     |     16|
|1662  |        input_demux                                                                                |axi_demux4_744                                                       |     16|
|1663  |        output_mux                                                                                 |axi_mux4__parameterized1_745                                         |    291|
|1664  |          axi_fifo_flop2                                                                           |axi_fifo_flop2_750                                                   |    284|
|1665  |        sid_settings_2clk_i                                                                        |axi_fifo_2clk__parameterized2__xdcDup__1                             |     92|
|1666  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_746                                     |      2|
|1667  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_749                                |      2|
|1668  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_747                                     |      2|
|1669  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_748                                |      2|
|1670  |    inst_noc_block_dram_fifo                                                                       |noc_block_axi_dma_fifo                                               |  17770|
|1671  |      \gen_dma_fifos[0].axi_dma_fifo_i                                                             |axi_dma_fifo                                                         |   4329|
|1672  |        axi_chdr_test_pattern_i                                                                    |axi_chdr_test_pattern_685                                            |    740|
|1673  |          reg_ctrl                                                                                 |setting_reg__parameterized5_711                                      |     15|
|1674  |          reg_delay                                                                                |setting_reg__parameterized3_712                                      |     52|
|1675  |          reg_pkt_config                                                                           |setting_reg__parameterized6_713                                      |    134|
|1676  |          reg_sid                                                                                  |setting_reg__parameterized4_714                                      |     99|
|1677  |        axi_demux                                                                                  |axi_demux4__parameterized0_686                                       |     14|
|1678  |        axi_dma_master_i                                                                           |axi_dma_master_687                                                   |    255|
|1679  |        axi_embed_tlast_i                                                                          |axi_embed_tlast_688                                                  |      6|
|1680  |        axi_extract_tlast_i                                                                        |axi_extract_tlast_689                                                |      7|
|1681  |        axi_mux                                                                                    |axi_mux4__parameterized0_690                                         |    284|
|1682  |          axi_fifo_flop2                                                                           |axi_fifo_flop2_710                                                   |    279|
|1683  |        clear_sync_inst                                                                            |synchronizer__parameterized1_691                                     |     90|
|1684  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized1_709                                |     90|
|1685  |        fifo_i1                                                                                    |axi_fifo__parameterized0_692                                         |    217|
|1686  |          fifo_bram                                                                                |axi_fifo_bram__parameterized0_707                                    |    217|
|1687  |            ram                                                                                    |ram_2port__parameterized3_708                                        |      3|
|1688  |        fifo_i2                                                                                    |axi_fifo__parameterized0_693                                         |    118|
|1689  |          fifo_bram                                                                                |axi_fifo_bram__parameterized0_705                                    |    118|
|1690  |            ram                                                                                    |ram_2port__parameterized3_706                                        |      3|
|1691  |        input_pipe_i0                                                                              |axi_fifo_flop2_694                                                   |    359|
|1692  |        input_pipe_i1                                                                              |axi_fifo_flop2__parameterized0_695                                   |    136|
|1693  |        out_pkt_gate                                                                               |axi_packet_gate__parameterized1_696                                  |    137|
|1694  |          ram_i                                                                                    |ram_2port__parameterized2_704                                        |     23|
|1695  |        output_pipe_i0                                                                             |axi_fifo_flop2__parameterized0_697                                   |    197|
|1696  |        output_pipe_i1                                                                             |axi_fifo_flop2__parameterized0_698                                   |    200|
|1697  |        output_pipe_i2                                                                             |axi_fifo_flop2__parameterized0_699                                   |    232|
|1698  |        output_pipe_i3                                                                             |axi_fifo_flop2_700                                                   |    202|
|1699  |        sr_fifo_addr_mask                                                                          |setting_reg__parameterized2_701                                      |     30|
|1700  |        sr_fifo_base_addr                                                                          |setting_reg__parameterized1                                          |     30|
|1701  |        sr_fifo_ctrl                                                                               |setting_reg__parameterized0_702                                      |     31|
|1702  |        sr_readback                                                                                |setting_reg_703                                                      |     31|
|1703  |      \gen_dma_fifos[1].axi_dma_fifo_i                                                             |axi_dma_fifo__parameterized0                                         |   4350|
|1704  |        axi_chdr_test_pattern_i                                                                    |axi_chdr_test_pattern                                                |    740|
|1705  |          reg_ctrl                                                                                 |setting_reg__parameterized5                                          |     15|
|1706  |          reg_delay                                                                                |setting_reg__parameterized3                                          |     52|
|1707  |          reg_pkt_config                                                                           |setting_reg__parameterized6                                          |    134|
|1708  |          reg_sid                                                                                  |setting_reg__parameterized4                                          |     99|
|1709  |        axi_demux                                                                                  |axi_demux4__parameterized0_673                                       |     14|
|1710  |        axi_dma_master_i                                                                           |axi_dma_master                                                       |    255|
|1711  |        axi_embed_tlast_i                                                                          |axi_embed_tlast                                                      |      6|
|1712  |        axi_extract_tlast_i                                                                        |axi_extract_tlast                                                    |      7|
|1713  |        axi_mux                                                                                    |axi_mux4__parameterized0                                             |    284|
|1714  |          axi_fifo_flop2                                                                           |axi_fifo_flop2_684                                                   |    279|
|1715  |        clear_sync_inst                                                                            |synchronizer__parameterized1_674                                     |     90|
|1716  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized1_683                                |     90|
|1717  |        fifo_i1                                                                                    |axi_fifo__parameterized0                                             |    217|
|1718  |          fifo_bram                                                                                |axi_fifo_bram__parameterized0_681                                    |    217|
|1719  |            ram                                                                                    |ram_2port__parameterized3_682                                        |      3|
|1720  |        fifo_i2                                                                                    |axi_fifo__parameterized0_675                                         |    118|
|1721  |          fifo_bram                                                                                |axi_fifo_bram__parameterized0                                        |    118|
|1722  |            ram                                                                                    |ram_2port__parameterized3                                            |      3|
|1723  |        input_pipe_i0                                                                              |axi_fifo_flop2_676                                                   |    359|
|1724  |        input_pipe_i1                                                                              |axi_fifo_flop2__parameterized0                                       |    136|
|1725  |        out_pkt_gate                                                                               |axi_packet_gate__parameterized1                                      |    158|
|1726  |          ram_i                                                                                    |ram_2port__parameterized2                                            |     44|
|1727  |        output_pipe_i0                                                                             |axi_fifo_flop2__parameterized0_677                                   |    197|
|1728  |        output_pipe_i1                                                                             |axi_fifo_flop2__parameterized0_678                                   |    200|
|1729  |        output_pipe_i2                                                                             |axi_fifo_flop2__parameterized0_679                                   |    232|
|1730  |        output_pipe_i3                                                                             |axi_fifo_flop2_680                                                   |    202|
|1731  |        sr_fifo_addr_mask                                                                          |setting_reg__parameterized2                                          |     30|
|1732  |        sr_fifo_base_addr                                                                          |setting_reg__parameterized7                                          |     30|
|1733  |        sr_fifo_ctrl                                                                               |setting_reg__parameterized0                                          |     31|
|1734  |        sr_readback                                                                                |setting_reg                                                          |     31|
|1735  |      noc_shell                                                                                    |noc_shell                                                            |   9054|
|1736  |        ackin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__11                            |     91|
|1737  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_669                                     |      2|
|1738  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_672                                |      2|
|1739  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_670                                     |      2|
|1740  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_671                                |      2|
|1741  |        ackout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__12                            |     90|
|1742  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_665                                     |      2|
|1743  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_668                                |      2|
|1744  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_666                                     |      2|
|1745  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_667                                |      2|
|1746  |        axi_demux                                                                                  |axi_demux_538                                                        |      5|
|1747  |        axi_demux__0                                                                               |axi_demux_539                                                        |      5|
|1748  |        axi_demux__1                                                                               |axi_demux_540                                                        |      5|
|1749  |        axi_mux                                                                                    |axi_mux_541                                                          |      6|
|1750  |        axi_mux__0                                                                                 |axi_mux_542                                                          |      7|
|1751  |        axi_mux__1                                                                                 |axi_mux_543                                                          |      5|
|1752  |        cmdin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__13                            |     93|
|1753  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_661                                     |      2|
|1754  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_664                                |      2|
|1755  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_662                                     |      2|
|1756  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_663                                |      2|
|1757  |        cmdout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__14                            |     90|
|1758  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_657                                     |      2|
|1759  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_660                                |      2|
|1760  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_658                                     |      2|
|1761  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_659                                |      2|
|1762  |        \gen_noc_input_port[0].noc_input_port                                                      |noc_input_port                                                       |   3118|
|1763  |          axi_fifo_receive_window                                                                  |chdr_fifo_large_629                                                  |    546|
|1764  |            fifo_flop2                                                                             |axi_fifo_flop2_652                                                   |    201|
|1765  |            main_fifo                                                                              |axi_fifo__parameterized2_653                                         |    131|
|1766  |              fifo_bram                                                                            |axi_fifo_bram__parameterized1_655                                    |    131|
|1767  |                ram                                                                                |ram_2port__parameterized4_656                                        |     35|
|1768  |            pre_fifo                                                                               |axi_fifo_flop2_654                                                   |    214|
|1769  |          axi_mux                                                                                  |axi_mux__parameterized0_630                                          |    208|
|1770  |            axi_fifo                                                                               |axi_fifo__parameterized3_650                                         |    206|
|1771  |              fifo_flop2                                                                           |axi_fifo_flop2_651                                                   |    206|
|1772  |          noc_responder                                                                            |noc_responder_631                                                    |   2364|
|1773  |            flow_control_responder                                                                 |flow_control_responder_632                                           |   1182|
|1774  |              chdr_framer                                                                          |chdr_framer_642                                                      |    457|
|1775  |                body_fifo                                                                          |axi_fifo__parameterized3_647                                         |    106|
|1776  |                  fifo_flop2                                                                       |axi_fifo_flop2_649                                                   |    106|
|1777  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_648                                   |    271|
|1778  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_643                                 |    500|
|1779  |                axi_fifo_flop                                                                      |axi_fifo_flop2_646                                                   |    402|
|1780  |              sr_cycles                                                                            |setting_reg__parameterized16_644                                     |     50|
|1781  |              sr_packets                                                                           |setting_reg__parameterized17_645                                     |     33|
|1782  |            packet_error_responder                                                                 |packet_error_responder_633                                           |   1182|
|1783  |              axi_fifo_flop                                                                        |axi_fifo_flop2_634                                                   |    201|
|1784  |              chdr_framer_resp_pkt                                                                 |chdr_framer_635                                                      |    494|
|1785  |                body_fifo                                                                          |axi_fifo__parameterized3_639                                         |     88|
|1786  |                  fifo_flop2                                                                       |axi_fifo_flop2_641                                                   |     88|
|1787  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_640                                   |    303|
|1788  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_636                                 |    452|
|1789  |                axi_fifo_flop                                                                      |axi_fifo_flop2_638                                                   |    373|
|1790  |              sr_error_policy                                                                      |setting_reg__parameterized18_637                                     |      6|
|1791  |        \gen_noc_input_port[1].noc_input_port                                                      |noc_input_port_544                                                   |   3183|
|1792  |          axi_fifo_receive_window                                                                  |chdr_fifo_large                                                      |    546|
|1793  |            fifo_flop2                                                                             |axi_fifo_flop2_627                                                   |    201|
|1794  |            main_fifo                                                                              |axi_fifo__parameterized2                                             |    131|
|1795  |              fifo_bram                                                                            |axi_fifo_bram__parameterized1                                        |    131|
|1796  |                ram                                                                                |ram_2port__parameterized4                                            |     35|
|1797  |            pre_fifo                                                                               |axi_fifo_flop2_628                                                   |    214|
|1798  |          axi_mux                                                                                  |axi_mux__parameterized0_605                                          |    273|
|1799  |            axi_fifo                                                                               |axi_fifo__parameterized3_625                                         |    271|
|1800  |              fifo_flop2                                                                           |axi_fifo_flop2_626                                                   |    271|
|1801  |          noc_responder                                                                            |noc_responder_606                                                    |   2364|
|1802  |            flow_control_responder                                                                 |flow_control_responder_607                                           |   1182|
|1803  |              chdr_framer                                                                          |chdr_framer_617                                                      |    457|
|1804  |                body_fifo                                                                          |axi_fifo__parameterized3_622                                         |    106|
|1805  |                  fifo_flop2                                                                       |axi_fifo_flop2_624                                                   |    106|
|1806  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_623                                   |    271|
|1807  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_618                                 |    500|
|1808  |                axi_fifo_flop                                                                      |axi_fifo_flop2_621                                                   |    402|
|1809  |              sr_cycles                                                                            |setting_reg__parameterized16_619                                     |     50|
|1810  |              sr_packets                                                                           |setting_reg__parameterized17_620                                     |     33|
|1811  |            packet_error_responder                                                                 |packet_error_responder_608                                           |   1182|
|1812  |              axi_fifo_flop                                                                        |axi_fifo_flop2_609                                                   |    201|
|1813  |              chdr_framer_resp_pkt                                                                 |chdr_framer_610                                                      |    494|
|1814  |                body_fifo                                                                          |axi_fifo__parameterized3_614                                         |     88|
|1815  |                  fifo_flop2                                                                       |axi_fifo_flop2_616                                                   |     88|
|1816  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_615                                   |    303|
|1817  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_611                                 |    452|
|1818  |                axi_fifo_flop                                                                      |axi_fifo_flop2_613                                                   |    373|
|1819  |              sr_error_policy                                                                      |setting_reg__parameterized18_612                                     |      6|
|1820  |        \gen_noc_output_port[0].noc_output_port                                                    |noc_output_port_545                                                  |    196|
|1821  |          source_flow_control                                                                      |source_flow_control_602                                              |    196|
|1822  |            sr_window_enable                                                                       |setting_reg__parameterized15_603                                     |      2|
|1823  |            sr_window_size                                                                         |setting_reg__parameterized14_604                                     |     74|
|1824  |        \gen_noc_output_port[1].noc_output_port                                                    |noc_output_port__parameterized0_546                                  |    196|
|1825  |          source_flow_control                                                                      |source_flow_control_599                                              |    196|
|1826  |            sr_window_enable                                                                       |setting_reg__parameterized15_600                                     |      2|
|1827  |            sr_window_size                                                                         |setting_reg__parameterized14_601                                     |     74|
|1828  |        \genblk1[0].clear_rx_stb_sync_i                                                            |pulse_synchronizer_547                                               |     10|
|1829  |          handshake_sync_i                                                                         |synchronizer__parameterized4_595                                     |      3|
|1830  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_598                                |      3|
|1831  |          toggle_sync_i                                                                            |synchronizer__parameterized4_596                                     |      5|
|1832  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_597                                |      5|
|1833  |        \genblk1[0].clear_tx_stb_sync_i                                                            |pulse_synchronizer_548                                               |     12|
|1834  |          handshake_sync_i                                                                         |synchronizer__parameterized4_591                                     |      3|
|1835  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_594                                |      3|
|1836  |          toggle_sync_i                                                                            |synchronizer__parameterized4_592                                     |      7|
|1837  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_593                                |      7|
|1838  |        \genblk1[0].cmd_pkt_proc                                                                   |cmd_pkt_proc                                                         |    465|
|1839  |          axi_fifo                                                                                 |axi_fifo__parameterized1_589                                         |     90|
|1840  |            fifo_short                                                                             |axi_fifo_short_590                                                   |     90|
|1841  |        \genblk1[0].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__4                             |     99|
|1842  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_585                                     |      2|
|1843  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_588                                |      2|
|1844  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_586                                     |      2|
|1845  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_587                                |      2|
|1846  |        \genblk1[0].sr_block_sid                                                                   |setting_reg__parameterized13_549                                     |     32|
|1847  |        \genblk1[0].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_550                                      |      1|
|1848  |        \genblk1[0].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_551                                     |      1|
|1849  |        \genblk1[0].sr_next_dst_sid                                                                |setting_reg__parameterized11_552                                     |     32|
|1850  |        \genblk1[0].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_553                                      |     16|
|1851  |        \genblk1[0].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_554                                     |     16|
|1852  |        \genblk1[1].clear_rx_stb_sync_i                                                            |pulse_synchronizer_555                                               |     10|
|1853  |          handshake_sync_i                                                                         |synchronizer__parameterized4_581                                     |      3|
|1854  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_584                                |      3|
|1855  |          toggle_sync_i                                                                            |synchronizer__parameterized4_582                                     |      5|
|1856  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_583                                |      5|
|1857  |        \genblk1[1].clear_tx_stb_sync_i                                                            |pulse_synchronizer_556                                               |     12|
|1858  |          handshake_sync_i                                                                         |synchronizer__parameterized4_577                                     |      3|
|1859  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_580                                |      3|
|1860  |          toggle_sync_i                                                                            |synchronizer__parameterized4_578                                     |      7|
|1861  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_579                                |      7|
|1862  |        \genblk1[1].cmd_pkt_proc                                                                   |cmd_pkt_proc_557                                                     |    533|
|1863  |          axi_fifo                                                                                 |axi_fifo__parameterized1_575                                         |     90|
|1864  |            fifo_short                                                                             |axi_fifo_short_576                                                   |     90|
|1865  |        \genblk1[1].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__5                             |     99|
|1866  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_571                                     |      2|
|1867  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_574                                |      2|
|1868  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_572                                     |      2|
|1869  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_573                                |      2|
|1870  |        \genblk1[1].sr_block_sid                                                                   |setting_reg__parameterized13_558                                     |     32|
|1871  |        \genblk1[1].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_559                                      |      1|
|1872  |        \genblk1[1].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_560                                     |      1|
|1873  |        \genblk1[1].sr_next_dst_sid                                                                |setting_reg__parameterized11_561                                     |     32|
|1874  |        \genblk1[1].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_562                                      |     16|
|1875  |        \genblk1[1].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_563                                     |     16|
|1876  |        input_demux                                                                                |axi_demux4_564                                                       |     15|
|1877  |        output_mux                                                                                 |axi_mux4__parameterized1_565                                         |    291|
|1878  |          axi_fifo_flop2                                                                           |axi_fifo_flop2_570                                                   |    284|
|1879  |        sid_settings_2clk_i                                                                        |axi_fifo_2clk__parameterized2__xdcDup__2                             |     92|
|1880  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_566                                     |      2|
|1881  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_569                                |      2|
|1882  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_567                                     |      2|
|1883  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_568                                |      2|
|1884  |    noc_block_radio_core_i0                                                                        |noc_block_radio_core__xdcDup__1                                      |  18944|
|1885  |      noc_shell                                                                                    |noc_shell__parameterized2__xdcDup__1                                 |   9830|
|1886  |        ackin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__15                            |     92|
|1887  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_534                                     |      2|
|1888  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_537                                |      2|
|1889  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_535                                     |      2|
|1890  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_536                                |      2|
|1891  |        ackout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__16                            |     90|
|1892  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_530                                     |      2|
|1893  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_533                                |      2|
|1894  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_531                                     |      2|
|1895  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_532                                |      2|
|1896  |        axi_demux                                                                                  |axi_demux_390                                                        |      5|
|1897  |        axi_demux__0                                                                               |axi_demux_391                                                        |      5|
|1898  |        axi_demux__1                                                                               |axi_demux_392                                                        |      5|
|1899  |        axi_mux                                                                                    |axi_mux_393                                                          |     71|
|1900  |        axi_mux__0                                                                                 |axi_mux_394                                                          |      7|
|1901  |        axi_mux__1                                                                                 |axi_mux__parameterized3_395                                          |    241|
|1902  |          \(null)[0].axi_fifo                                                                      |axi_fifo__parameterized6_526                                         |     85|
|1903  |            fifo_short                                                                             |axi_fifo_short_529                                                   |     85|
|1904  |          \(null)[1].axi_fifo                                                                      |axi_fifo__parameterized6_527                                         |    154|
|1905  |            fifo_short                                                                             |axi_fifo_short_528                                                   |    154|
|1906  |        cmdin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__17                            |     93|
|1907  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_522                                     |      2|
|1908  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_525                                |      2|
|1909  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_523                                     |      2|
|1910  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_524                                |      2|
|1911  |        cmdout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__18                            |     92|
|1912  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_518                                     |      2|
|1913  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_521                                |      2|
|1914  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_519                                     |      2|
|1915  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_520                                |      2|
|1916  |        \gen_noc_input_port[0].noc_input_port                                                      |noc_input_port__parameterized1_396                                   |   3054|
|1917  |          axi_fifo_receive_window                                                                  |chdr_fifo_large__parameterized1_490                                  |    481|
|1918  |            fifo_flop2                                                                             |axi_fifo_flop2_513                                                   |    201|
|1919  |            main_fifo                                                                              |axi_fifo__parameterized17_514                                        |     79|
|1920  |              fifo_bram                                                                            |axi_fifo_bram__parameterized7_516                                    |     79|
|1921  |                ram                                                                                |ram_2port__parameterized13_517                                       |     10|
|1922  |            pre_fifo                                                                               |axi_fifo_flop2_515                                                   |    201|
|1923  |          axi_mux                                                                                  |axi_mux__parameterized0_491                                          |    208|
|1924  |            axi_fifo                                                                               |axi_fifo__parameterized3_511                                         |    206|
|1925  |              fifo_flop2                                                                           |axi_fifo_flop2_512                                                   |    206|
|1926  |          noc_responder                                                                            |noc_responder_492                                                    |   2365|
|1927  |            flow_control_responder                                                                 |flow_control_responder_493                                           |   1182|
|1928  |              chdr_framer                                                                          |chdr_framer_503                                                      |    457|
|1929  |                body_fifo                                                                          |axi_fifo__parameterized3_508                                         |    106|
|1930  |                  fifo_flop2                                                                       |axi_fifo_flop2_510                                                   |    106|
|1931  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_509                                   |    271|
|1932  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_504                                 |    500|
|1933  |                axi_fifo_flop                                                                      |axi_fifo_flop2_507                                                   |    402|
|1934  |              sr_cycles                                                                            |setting_reg__parameterized16_505                                     |     50|
|1935  |              sr_packets                                                                           |setting_reg__parameterized17_506                                     |     33|
|1936  |            packet_error_responder                                                                 |packet_error_responder_494                                           |   1183|
|1937  |              axi_fifo_flop                                                                        |axi_fifo_flop2_495                                                   |    202|
|1938  |              chdr_framer_resp_pkt                                                                 |chdr_framer_496                                                      |    494|
|1939  |                body_fifo                                                                          |axi_fifo__parameterized3_500                                         |     88|
|1940  |                  fifo_flop2                                                                       |axi_fifo_flop2_502                                                   |     88|
|1941  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_501                                   |    303|
|1942  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_497                                 |    452|
|1943  |                axi_fifo_flop                                                                      |axi_fifo_flop2_499                                                   |    373|
|1944  |              sr_error_policy                                                                      |setting_reg__parameterized18_498                                     |      6|
|1945  |        \gen_noc_input_port[1].noc_input_port                                                      |noc_input_port__parameterized2_397                                   |   3135|
|1946  |          axi_fifo_receive_window                                                                  |chdr_fifo_large__parameterized2_463                                  |    486|
|1947  |            fifo_flop2                                                                             |axi_fifo_flop2_486                                                   |    201|
|1948  |            main_fifo                                                                              |axi_fifo__parameterized1_487                                         |     84|
|1949  |              fifo_short                                                                           |axi_fifo_short_489                                                   |     84|
|1950  |            pre_fifo                                                                               |axi_fifo_flop2_488                                                   |    201|
|1951  |          axi_mux                                                                                  |axi_mux__parameterized0_464                                          |    273|
|1952  |            axi_fifo                                                                               |axi_fifo__parameterized3_484                                         |    271|
|1953  |              fifo_flop2                                                                           |axi_fifo_flop2_485                                                   |    271|
|1954  |          noc_responder                                                                            |noc_responder_465                                                    |   2376|
|1955  |            flow_control_responder                                                                 |flow_control_responder_466                                           |   1182|
|1956  |              chdr_framer                                                                          |chdr_framer_476                                                      |    457|
|1957  |                body_fifo                                                                          |axi_fifo__parameterized3_481                                         |    106|
|1958  |                  fifo_flop2                                                                       |axi_fifo_flop2_483                                                   |    106|
|1959  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_482                                   |    271|
|1960  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_477                                 |    500|
|1961  |                axi_fifo_flop                                                                      |axi_fifo_flop2_480                                                   |    402|
|1962  |              sr_cycles                                                                            |setting_reg__parameterized16_478                                     |     50|
|1963  |              sr_packets                                                                           |setting_reg__parameterized17_479                                     |     33|
|1964  |            packet_error_responder                                                                 |packet_error_responder_467                                           |   1194|
|1965  |              axi_fifo_flop                                                                        |axi_fifo_flop2_468                                                   |    202|
|1966  |              chdr_framer_resp_pkt                                                                 |chdr_framer_469                                                      |    494|
|1967  |                body_fifo                                                                          |axi_fifo__parameterized3_473                                         |     88|
|1968  |                  fifo_flop2                                                                       |axi_fifo_flop2_475                                                   |     88|
|1969  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_474                                   |    303|
|1970  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_470                                 |    463|
|1971  |                axi_fifo_flop                                                                      |axi_fifo_flop2_472                                                   |    384|
|1972  |              sr_error_policy                                                                      |setting_reg__parameterized18_471                                     |      6|
|1973  |        \gen_noc_output_port[0].noc_output_port                                                    |noc_output_port_398                                                  |    200|
|1974  |          source_flow_control                                                                      |source_flow_control_460                                              |    200|
|1975  |            sr_window_enable                                                                       |setting_reg__parameterized15_461                                     |      2|
|1976  |            sr_window_size                                                                         |setting_reg__parameterized14_462                                     |     74|
|1977  |        \gen_noc_output_port[1].noc_output_port                                                    |noc_output_port__parameterized0_399                                  |    200|
|1978  |          source_flow_control                                                                      |source_flow_control_457                                              |    200|
|1979  |            sr_window_enable                                                                       |setting_reg__parameterized15_458                                     |      2|
|1980  |            sr_window_size                                                                         |setting_reg__parameterized14_459                                     |     74|
|1981  |        \genblk1[0].clear_rx_stb_sync_i                                                            |pulse_synchronizer_400                                               |     10|
|1982  |          handshake_sync_i                                                                         |synchronizer__parameterized4_453                                     |      3|
|1983  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_456                                |      3|
|1984  |          toggle_sync_i                                                                            |synchronizer__parameterized4_454                                     |      5|
|1985  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_455                                |      5|
|1986  |        \genblk1[0].clear_tx_stb_sync_i                                                            |pulse_synchronizer_401                                               |     12|
|1987  |          handshake_sync_i                                                                         |synchronizer__parameterized4_449                                     |      3|
|1988  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_452                                |      3|
|1989  |          toggle_sync_i                                                                            |synchronizer__parameterized4_450                                     |      7|
|1990  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_451                                |      7|
|1991  |        \genblk1[0].cmd_pkt_proc                                                                   |cmd_pkt_proc__parameterized0_402                                     |    819|
|1992  |          axi_fifo                                                                                 |axi_fifo__parameterized16_445                                        |    207|
|1993  |            fifo_bram                                                                              |axi_fifo_bram__parameterized6_447                                    |    207|
|1994  |              ram                                                                                  |ram_2port__parameterized12_448                                       |    148|
|1995  |          time_compare                                                                             |time_compare_446                                                     |     16|
|1996  |        \genblk1[0].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__6                             |     99|
|1997  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_441                                     |      2|
|1998  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_444                                |      2|
|1999  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_442                                     |      2|
|2000  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_443                                |      2|
|2001  |        \genblk1[0].sr_block_sid                                                                   |setting_reg__parameterized13_403                                     |     16|
|2002  |        \genblk1[0].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_404                                      |      1|
|2003  |        \genblk1[0].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_405                                     |      1|
|2004  |        \genblk1[0].sr_next_dst_sid                                                                |setting_reg__parameterized11_406                                     |     16|
|2005  |        \genblk1[0].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_407                                      |     16|
|2006  |        \genblk1[0].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_408                                     |     16|
|2007  |        \genblk1[1].clear_rx_stb_sync_i                                                            |pulse_synchronizer_409                                               |     10|
|2008  |          handshake_sync_i                                                                         |synchronizer__parameterized4_437                                     |      3|
|2009  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_440                                |      3|
|2010  |          toggle_sync_i                                                                            |synchronizer__parameterized4_438                                     |      5|
|2011  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_439                                |      5|
|2012  |        \genblk1[1].clear_tx_stb_sync_i                                                            |pulse_synchronizer_410                                               |     12|
|2013  |          handshake_sync_i                                                                         |synchronizer__parameterized4_433                                     |      3|
|2014  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_436                                |      3|
|2015  |          toggle_sync_i                                                                            |synchronizer__parameterized4_434                                     |      7|
|2016  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_435                                |      7|
|2017  |        \genblk1[1].cmd_pkt_proc                                                                   |cmd_pkt_proc__parameterized0_411                                     |    819|
|2018  |          axi_fifo                                                                                 |axi_fifo__parameterized16_429                                        |    207|
|2019  |            fifo_bram                                                                              |axi_fifo_bram__parameterized6_431                                    |    207|
|2020  |              ram                                                                                  |ram_2port__parameterized12_432                                       |    148|
|2021  |          time_compare                                                                             |time_compare_430                                                     |     16|
|2022  |        \genblk1[1].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__7                             |     99|
|2023  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_425                                     |      2|
|2024  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_428                                |      2|
|2025  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_426                                     |      2|
|2026  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_427                                |      2|
|2027  |        \genblk1[1].sr_block_sid                                                                   |setting_reg__parameterized13_412                                     |     16|
|2028  |        \genblk1[1].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_413                                      |      1|
|2029  |        \genblk1[1].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_414                                     |      1|
|2030  |        \genblk1[1].sr_next_dst_sid                                                                |setting_reg__parameterized11_415                                     |     16|
|2031  |        \genblk1[1].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_416                                      |     16|
|2032  |        \genblk1[1].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_417                                     |     16|
|2033  |        input_demux                                                                                |axi_demux4_418                                                       |     16|
|2034  |        output_mux                                                                                 |axi_mux4__parameterized1_419                                         |    290|
|2035  |          axi_fifo_flop2                                                                           |axi_fifo_flop2_424                                                   |    283|
|2036  |        sid_settings_2clk_i                                                                        |axi_fifo_2clk__parameterized2__xdcDup__3                             |     92|
|2037  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_420                                     |      2|
|2038  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_423                                |      2|
|2039  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_421                                     |      2|
|2040  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_422                                |      2|
|2041  |      \gen[0].axi_wrapper                                                                          |axi_wrapper__parameterized0__xdcDup__1                               |   1298|
|2042  |        chdr_framer                                                                                |chdr_framer_2clk__parameterized0__xdcDup__1                          |    734|
|2043  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__8                             |    180|
|2044  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_386                                     |      2|
|2045  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_389                                |      2|
|2046  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_387                                     |      2|
|2047  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_388                                |      2|
|2048  |          body_fifo_i                                                                              |axi_fifo_2clk__parameterized8__xdcDup__1                             |    385|
|2049  |            ext_fifo_i                                                                             |axi_fifo_bram__parameterized2_379                                    |     83|
|2050  |              ram                                                                                  |ram_2port__parameterized5_385                                        |      6|
|2051  |            ext_fifo_pipe_i                                                                        |axi_fifo_flop2_380                                                   |    202|
|2052  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_381                                     |      2|
|2053  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_384                                |      2|
|2054  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_382                                     |      2|
|2055  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_383                                |      2|
|2056  |        chdr_deframer                                                                              |chdr_deframer_2clk__xdcDup__4                                        |    451|
|2057  |          body_fifo                                                                                |axi_fifo_2clk__parameterized5__xdcDup__4                             |    132|
|2058  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_375                                     |      2|
|2059  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_378                                |      2|
|2060  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_376                                     |      2|
|2061  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_377                                |      2|
|2062  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__7                             |    250|
|2063  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_371                                     |      2|
|2064  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_374                                |      2|
|2065  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_372                                     |      2|
|2066  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_373                                |      2|
|2067  |        clear_tx_sync_i                                                                            |synchronizer__parameterized0_367                                     |      3|
|2068  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized0_370                                |      3|
|2069  |        \genblk4[0].config_stream                                                                  |axi_fifo__parameterized5_368                                         |    109|
|2070  |          fifo_flop2                                                                               |axi_fifo_flop2__parameterized2_369                                   |    109|
|2071  |      \gen[0].radio_datapath_core_i                                                                |radio_datapath_core__2                                               |   2502|
|2072  |        axi_packet_mux                                                                             |axi_packet_mux_344                                                   |    635|
|2073  |          axi_mux                                                                                  |axi_mux__parameterized2_362                                          |    121|
|2074  |          chdr_framer                                                                              |chdr_framer_363                                                      |    514|
|2075  |            body_fifo                                                                              |axi_fifo__parameterized3_364                                         |     60|
|2076  |              fifo_flop2                                                                           |axi_fifo_flop2_366                                                   |     60|
|2077  |            header_fifo_flop2                                                                      |axi_fifo_flop2__parameterized1_365                                   |    414|
|2078  |        rx_control_gen3                                                                            |rx_control_gen3_345                                                  |   1359|
|2079  |          axi_fifo_flop2                                                                           |axi_fifo_flop2__parameterized4_352                                   |    455|
|2080  |          commandfifo                                                                              |axi_fifo_short__parameterized4_353                                   |    253|
|2081  |          sr_clear_cmds                                                                            |setting_reg__parameterized105_354                                    |      3|
|2082  |          sr_cmd                                                                                   |setting_reg__parameterized100_355                                    |     33|
|2083  |          sr_maxlen                                                                                |setting_reg__parameterized104_356                                    |     40|
|2084  |          sr_output_format                                                                         |setting_reg__parameterized106_357                                    |      5|
|2085  |          sr_rx_halt                                                                               |setting_reg__parameterized103_358                                    |      4|
|2086  |          sr_time_h                                                                                |setting_reg__parameterized101_359                                    |     33|
|2087  |          sr_time_l                                                                                |setting_reg__parameterized102_360                                    |     35|
|2088  |          time_compare                                                                             |time_compare_361                                                     |     14|
|2089  |        sr_codec_idle                                                                              |setting_reg__parameterized98_346                                     |     97|
|2090  |        sr_loopback                                                                                |setting_reg__parameterized96_347                                     |     33|
|2091  |        sr_test                                                                                    |setting_reg__parameterized97_348                                     |     97|
|2092  |        tx_control_gen3                                                                            |tx_control_gen3_349                                                  |    278|
|2093  |          sr_error_policy                                                                          |setting_reg__parameterized99_350                                     |      6|
|2094  |          time_compare                                                                             |time_compare_351                                                     |     18|
|2095  |      \gen[1].radio_datapath_core_i                                                                |radio_datapath_core__parameterized0__2                               |   2502|
|2096  |        axi_packet_mux                                                                             |axi_packet_mux_321                                                   |    634|
|2097  |          axi_mux                                                                                  |axi_mux__parameterized2_339                                          |    121|
|2098  |          chdr_framer                                                                              |chdr_framer_340                                                      |    513|
|2099  |            body_fifo                                                                              |axi_fifo__parameterized3_341                                         |     60|
|2100  |              fifo_flop2                                                                           |axi_fifo_flop2_343                                                   |     60|
|2101  |            header_fifo_flop2                                                                      |axi_fifo_flop2__parameterized1_342                                   |    413|
|2102  |        rx_control_gen3                                                                            |rx_control_gen3_322                                                  |   1357|
|2103  |          axi_fifo_flop2                                                                           |axi_fifo_flop2__parameterized4_329                                   |    455|
|2104  |          commandfifo                                                                              |axi_fifo_short__parameterized4_330                                   |    253|
|2105  |          sr_clear_cmds                                                                            |setting_reg__parameterized105_331                                    |      3|
|2106  |          sr_cmd                                                                                   |setting_reg__parameterized100_332                                    |     33|
|2107  |          sr_maxlen                                                                                |setting_reg__parameterized104_333                                    |     40|
|2108  |          sr_output_format                                                                         |setting_reg__parameterized106_334                                    |      5|
|2109  |          sr_rx_halt                                                                               |setting_reg__parameterized103_335                                    |      4|
|2110  |          sr_time_h                                                                                |setting_reg__parameterized101_336                                    |     33|
|2111  |          sr_time_l                                                                                |setting_reg__parameterized102_337                                    |     35|
|2112  |          time_compare                                                                             |time_compare_338                                                     |     14|
|2113  |        sr_codec_idle                                                                              |setting_reg__parameterized98_323                                     |     97|
|2114  |        sr_loopback                                                                                |setting_reg__parameterized96_324                                     |     33|
|2115  |        sr_test                                                                                    |setting_reg__parameterized97_325                                     |     96|
|2116  |        tx_control_gen3                                                                            |tx_control_gen3_326                                                  |    280|
|2117  |          sr_error_policy                                                                          |setting_reg__parameterized99_327                                     |      6|
|2118  |          time_compare                                                                             |time_compare_328                                                     |     20|
|2119  |      \gen[1].axi_wrapper                                                                          |axi_wrapper__parameterized0__xdcDup__2                               |   1298|
|2120  |        chdr_framer                                                                                |chdr_framer_2clk__parameterized0__xdcDup__2                          |    734|
|2121  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__10                            |    180|
|2122  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_317                                     |      2|
|2123  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_320                                |      2|
|2124  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_318                                     |      2|
|2125  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_319                                |      2|
|2126  |          body_fifo_i                                                                              |axi_fifo_2clk__parameterized8__xdcDup__2                             |    385|
|2127  |            ext_fifo_i                                                                             |axi_fifo_bram__parameterized2_310                                    |     83|
|2128  |              ram                                                                                  |ram_2port__parameterized5_316                                        |      6|
|2129  |            ext_fifo_pipe_i                                                                        |axi_fifo_flop2_311                                                   |    202|
|2130  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_312                                     |      2|
|2131  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_315                                |      2|
|2132  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_313                                     |      2|
|2133  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_314                                |      2|
|2134  |        chdr_deframer                                                                              |chdr_deframer_2clk__xdcDup__5                                        |    451|
|2135  |          body_fifo                                                                                |axi_fifo_2clk__parameterized5__xdcDup__5                             |    132|
|2136  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_306                                     |      2|
|2137  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_309                                |      2|
|2138  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_307                                     |      2|
|2139  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_308                                |      2|
|2140  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__9                             |    250|
|2141  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_302                                     |      2|
|2142  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_305                                |      2|
|2143  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_303                                     |      2|
|2144  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_304                                |      2|
|2145  |        clear_tx_sync_i                                                                            |synchronizer__parameterized0_298                                     |      3|
|2146  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized0_301                                |      3|
|2147  |        \genblk4[0].config_stream                                                                  |axi_fifo__parameterized5_299                                         |    109|
|2148  |          fifo_flop2                                                                               |axi_fifo_flop2__parameterized2_300                                   |    109|
|2149  |      axi_mux_cmd                                                                                  |axi_mux__parameterized0_283                                          |    273|
|2150  |        axi_fifo                                                                                   |axi_fifo__parameterized3_296                                         |    271|
|2151  |          fifo_flop2                                                                               |axi_fifo_flop2_297                                                   |    271|
|2152  |      settings_bus_mux                                                                             |settings_bus_mux_284                                                 |    342|
|2153  |        axi_mux                                                                                    |axi_mux__parameterized4_289                                          |    342|
|2154  |          \(null)[0].axi_fifo                                                                      |axi_fifo__parameterized18_290                                        |    127|
|2155  |            fifo_flop2                                                                             |axi_fifo_flop2__parameterized5_295                                   |    127|
|2156  |          \(null)[1].axi_fifo                                                                      |axi_fifo__parameterized18_291                                        |    168|
|2157  |            fifo_flop2                                                                             |axi_fifo_flop2__parameterized5_294                                   |    168|
|2158  |          axi_fifo                                                                                 |axi_fifo__parameterized18_292                                        |     45|
|2159  |            fifo_flop2                                                                             |axi_fifo_flop2__parameterized5_293                                   |     45|
|2160  |      timekeeper                                                                                   |timekeeper_285                                                       |    285|
|2161  |        sr_ctrl                                                                                    |setting_reg__parameterized107_286                                    |      9|
|2162  |        sr_time_hi                                                                                 |setting_reg__parameterized52_287                                     |     64|
|2163  |        sr_time_lo                                                                                 |setting_reg__parameterized53_288                                     |     64|
|2164  |    noc_block_radio_core_i1                                                                        |noc_block_radio_core                                                 |  18944|
|2165  |      noc_shell                                                                                    |noc_shell__parameterized2                                            |   9830|
|2166  |        ackin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__19                            |     92|
|2167  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_279                                     |      2|
|2168  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_282                                |      2|
|2169  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_280                                     |      2|
|2170  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_281                                |      2|
|2171  |        ackout_2clk_i                                                                              |axi_fifo_2clk__parameterized1__xdcDup__20                            |     90|
|2172  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_275                                     |      2|
|2173  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_278                                |      2|
|2174  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_276                                     |      2|
|2175  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_277                                |      2|
|2176  |        axi_demux                                                                                  |axi_demux                                                            |      5|
|2177  |        axi_demux__0                                                                               |axi_demux_172                                                        |      5|
|2178  |        axi_demux__1                                                                               |axi_demux_173                                                        |      5|
|2179  |        axi_mux                                                                                    |axi_mux                                                              |     71|
|2180  |        axi_mux__0                                                                                 |axi_mux_174                                                          |      7|
|2181  |        axi_mux__1                                                                                 |axi_mux__parameterized3                                              |    241|
|2182  |          \(null)[0].axi_fifo                                                                      |axi_fifo__parameterized6                                             |     85|
|2183  |            fifo_short                                                                             |axi_fifo_short_274                                                   |     85|
|2184  |          \(null)[1].axi_fifo                                                                      |axi_fifo__parameterized6_272                                         |    154|
|2185  |            fifo_short                                                                             |axi_fifo_short_273                                                   |    154|
|2186  |        cmdin_2clk_i                                                                               |axi_fifo_2clk__parameterized1__xdcDup__21                            |     93|
|2187  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_268                                     |      2|
|2188  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_271                                |      2|
|2189  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_269                                     |      2|
|2190  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_270                                |      2|
|2191  |        cmdout_2clk_i                                                                              |axi_fifo_2clk__parameterized1                                        |     92|
|2192  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_264                                     |      2|
|2193  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_267                                |      2|
|2194  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_265                                     |      2|
|2195  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_266                                |      2|
|2196  |        \gen_noc_input_port[0].noc_input_port                                                      |noc_input_port__parameterized1                                       |   3054|
|2197  |          axi_fifo_receive_window                                                                  |chdr_fifo_large__parameterized1                                      |    481|
|2198  |            fifo_flop2                                                                             |axi_fifo_flop2_262                                                   |    201|
|2199  |            main_fifo                                                                              |axi_fifo__parameterized17                                            |     79|
|2200  |              fifo_bram                                                                            |axi_fifo_bram__parameterized7                                        |     79|
|2201  |                ram                                                                                |ram_2port__parameterized13                                           |     10|
|2202  |            pre_fifo                                                                               |axi_fifo_flop2_263                                                   |    201|
|2203  |          axi_mux                                                                                  |axi_mux__parameterized0_240                                          |    208|
|2204  |            axi_fifo                                                                               |axi_fifo__parameterized3_260                                         |    206|
|2205  |              fifo_flop2                                                                           |axi_fifo_flop2_261                                                   |    206|
|2206  |          noc_responder                                                                            |noc_responder_241                                                    |   2365|
|2207  |            flow_control_responder                                                                 |flow_control_responder_242                                           |   1182|
|2208  |              chdr_framer                                                                          |chdr_framer_252                                                      |    457|
|2209  |                body_fifo                                                                          |axi_fifo__parameterized3_257                                         |    106|
|2210  |                  fifo_flop2                                                                       |axi_fifo_flop2_259                                                   |    106|
|2211  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_258                                   |    271|
|2212  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_253                                 |    500|
|2213  |                axi_fifo_flop                                                                      |axi_fifo_flop2_256                                                   |    402|
|2214  |              sr_cycles                                                                            |setting_reg__parameterized16_254                                     |     50|
|2215  |              sr_packets                                                                           |setting_reg__parameterized17_255                                     |     33|
|2216  |            packet_error_responder                                                                 |packet_error_responder_243                                           |   1183|
|2217  |              axi_fifo_flop                                                                        |axi_fifo_flop2_244                                                   |    202|
|2218  |              chdr_framer_resp_pkt                                                                 |chdr_framer_245                                                      |    494|
|2219  |                body_fifo                                                                          |axi_fifo__parameterized3_249                                         |     88|
|2220  |                  fifo_flop2                                                                       |axi_fifo_flop2_251                                                   |     88|
|2221  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_250                                   |    303|
|2222  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_246                                 |    452|
|2223  |                axi_fifo_flop                                                                      |axi_fifo_flop2_248                                                   |    373|
|2224  |              sr_error_policy                                                                      |setting_reg__parameterized18_247                                     |      6|
|2225  |        \gen_noc_input_port[1].noc_input_port                                                      |noc_input_port__parameterized2                                       |   3135|
|2226  |          axi_fifo_receive_window                                                                  |chdr_fifo_large__parameterized2                                      |    486|
|2227  |            fifo_flop2                                                                             |axi_fifo_flop2_237                                                   |    201|
|2228  |            main_fifo                                                                              |axi_fifo__parameterized1                                             |     84|
|2229  |              fifo_short                                                                           |axi_fifo_short_239                                                   |     84|
|2230  |            pre_fifo                                                                               |axi_fifo_flop2_238                                                   |    201|
|2231  |          axi_mux                                                                                  |axi_mux__parameterized0_222                                          |    273|
|2232  |            axi_fifo                                                                               |axi_fifo__parameterized3_235                                         |    271|
|2233  |              fifo_flop2                                                                           |axi_fifo_flop2_236                                                   |    271|
|2234  |          noc_responder                                                                            |noc_responder                                                        |   2376|
|2235  |            flow_control_responder                                                                 |flow_control_responder                                               |   1182|
|2236  |              chdr_framer                                                                          |chdr_framer_229                                                      |    457|
|2237  |                body_fifo                                                                          |axi_fifo__parameterized3_232                                         |    106|
|2238  |                  fifo_flop2                                                                       |axi_fifo_flop2_234                                                   |    106|
|2239  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_233                                   |    271|
|2240  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0_230                                 |    500|
|2241  |                axi_fifo_flop                                                                      |axi_fifo_flop2_231                                                   |    402|
|2242  |              sr_cycles                                                                            |setting_reg__parameterized16                                         |     50|
|2243  |              sr_packets                                                                           |setting_reg__parameterized17                                         |     33|
|2244  |            packet_error_responder                                                                 |packet_error_responder                                               |   1194|
|2245  |              axi_fifo_flop                                                                        |axi_fifo_flop2_223                                                   |    202|
|2246  |              chdr_framer_resp_pkt                                                                 |chdr_framer_224                                                      |    494|
|2247  |                body_fifo                                                                          |axi_fifo__parameterized3_226                                         |     88|
|2248  |                  fifo_flop2                                                                       |axi_fifo_flop2_228                                                   |     88|
|2249  |                header_fifo_flop2                                                                  |axi_fifo_flop2__parameterized1_227                                   |    303|
|2250  |              cvita_hdr_parser                                                                     |cvita_hdr_parser__parameterized0                                     |    463|
|2251  |                axi_fifo_flop                                                                      |axi_fifo_flop2_225                                                   |    384|
|2252  |              sr_error_policy                                                                      |setting_reg__parameterized18                                         |      6|
|2253  |        \gen_noc_output_port[0].noc_output_port                                                    |noc_output_port                                                      |    200|
|2254  |          source_flow_control                                                                      |source_flow_control_219                                              |    200|
|2255  |            sr_window_enable                                                                       |setting_reg__parameterized15_220                                     |      2|
|2256  |            sr_window_size                                                                         |setting_reg__parameterized14_221                                     |     74|
|2257  |        \gen_noc_output_port[1].noc_output_port                                                    |noc_output_port__parameterized0                                      |    200|
|2258  |          source_flow_control                                                                      |source_flow_control                                                  |    200|
|2259  |            sr_window_enable                                                                       |setting_reg__parameterized15                                         |      2|
|2260  |            sr_window_size                                                                         |setting_reg__parameterized14                                         |     74|
|2261  |        \genblk1[0].clear_rx_stb_sync_i                                                            |pulse_synchronizer                                                   |     10|
|2262  |          handshake_sync_i                                                                         |synchronizer__parameterized4_215                                     |      3|
|2263  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_218                                |      3|
|2264  |          toggle_sync_i                                                                            |synchronizer__parameterized4_216                                     |      5|
|2265  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_217                                |      5|
|2266  |        \genblk1[0].clear_tx_stb_sync_i                                                            |pulse_synchronizer_175                                               |     12|
|2267  |          handshake_sync_i                                                                         |synchronizer__parameterized4_211                                     |      3|
|2268  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_214                                |      3|
|2269  |          toggle_sync_i                                                                            |synchronizer__parameterized4_212                                     |      7|
|2270  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_213                                |      7|
|2271  |        \genblk1[0].cmd_pkt_proc                                                                   |cmd_pkt_proc__parameterized0                                         |    819|
|2272  |          axi_fifo                                                                                 |axi_fifo__parameterized16_207                                        |    207|
|2273  |            fifo_bram                                                                              |axi_fifo_bram__parameterized6_209                                    |    207|
|2274  |              ram                                                                                  |ram_2port__parameterized12_210                                       |    148|
|2275  |          time_compare                                                                             |time_compare_208                                                     |     16|
|2276  |        \genblk1[0].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0__xdcDup__8                             |     99|
|2277  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_203                                     |      2|
|2278  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_206                                |      2|
|2279  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_204                                     |      2|
|2280  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_205                                |      2|
|2281  |        \genblk1[0].sr_block_sid                                                                   |setting_reg__parameterized13                                         |     16|
|2282  |        \genblk1[0].sr_clear_rx_fc                                                                 |setting_reg__parameterized8                                          |      1|
|2283  |        \genblk1[0].sr_clear_tx_fc                                                                 |setting_reg__parameterized10                                         |      1|
|2284  |        \genblk1[0].sr_next_dst_sid                                                                |setting_reg__parameterized11                                         |     16|
|2285  |        \genblk1[0].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9                                          |     16|
|2286  |        \genblk1[0].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12                                         |     16|
|2287  |        \genblk1[1].clear_rx_stb_sync_i                                                            |pulse_synchronizer_176                                               |     10|
|2288  |          handshake_sync_i                                                                         |synchronizer__parameterized4_199                                     |      3|
|2289  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_202                                |      3|
|2290  |          toggle_sync_i                                                                            |synchronizer__parameterized4_200                                     |      5|
|2291  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_201                                |      5|
|2292  |        \genblk1[1].clear_tx_stb_sync_i                                                            |pulse_synchronizer_177                                               |     12|
|2293  |          handshake_sync_i                                                                         |synchronizer__parameterized4                                         |      3|
|2294  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_198                                |      3|
|2295  |          toggle_sync_i                                                                            |synchronizer__parameterized4_196                                     |      7|
|2296  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized4_197                                |      7|
|2297  |        \genblk1[1].cmd_pkt_proc                                                                   |cmd_pkt_proc__parameterized0_178                                     |    819|
|2298  |          axi_fifo                                                                                 |axi_fifo__parameterized16                                            |    207|
|2299  |            fifo_bram                                                                              |axi_fifo_bram__parameterized6                                        |    207|
|2300  |              ram                                                                                  |ram_2port__parameterized12                                           |    148|
|2301  |          time_compare                                                                             |time_compare_195                                                     |     16|
|2302  |        \genblk1[1].sett_bus_2clk_i                                                                |axi_fifo_2clk__parameterized0                                        |     99|
|2303  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_191                                     |      2|
|2304  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_194                                |      2|
|2305  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_192                                     |      2|
|2306  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_193                                |      2|
|2307  |        \genblk1[1].sr_block_sid                                                                   |setting_reg__parameterized13_179                                     |     16|
|2308  |        \genblk1[1].sr_clear_rx_fc                                                                 |setting_reg__parameterized8_180                                      |      1|
|2309  |        \genblk1[1].sr_clear_tx_fc                                                                 |setting_reg__parameterized10_181                                     |      1|
|2310  |        \genblk1[1].sr_next_dst_sid                                                                |setting_reg__parameterized11_182                                     |     16|
|2311  |        \genblk1[1].sr_resp_in_dst_sid                                                             |setting_reg__parameterized9_183                                      |     16|
|2312  |        \genblk1[1].sr_resp_out_dst_sid                                                            |setting_reg__parameterized12_184                                     |     16|
|2313  |        input_demux                                                                                |axi_demux4_185                                                       |     16|
|2314  |        output_mux                                                                                 |axi_mux4__parameterized1                                             |    290|
|2315  |          axi_fifo_flop2                                                                           |axi_fifo_flop2_190                                                   |    283|
|2316  |        sid_settings_2clk_i                                                                        |axi_fifo_2clk__parameterized2                                        |     92|
|2317  |          i_rst_sync_i                                                                             |synchronizer__parameterized1_186                                     |      2|
|2318  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_189                                |      2|
|2319  |          o_rst_sync_i                                                                             |synchronizer__parameterized1_187                                     |      2|
|2320  |            synchronizer_false_path                                                                |synchronizer_impl__parameterized1_188                                |      2|
|2321  |      \gen[0].axi_wrapper                                                                          |axi_wrapper__parameterized0__xdcDup__3                               |   1298|
|2322  |        chdr_framer                                                                                |chdr_framer_2clk__parameterized0__xdcDup__3                          |    734|
|2323  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__12                            |    180|
|2324  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_168                                     |      2|
|2325  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_171                                |      2|
|2326  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_169                                     |      2|
|2327  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_170                                |      2|
|2328  |          body_fifo_i                                                                              |axi_fifo_2clk__parameterized8__xdcDup__3                             |    385|
|2329  |            ext_fifo_i                                                                             |axi_fifo_bram__parameterized2_161                                    |     83|
|2330  |              ram                                                                                  |ram_2port__parameterized5_167                                        |      6|
|2331  |            ext_fifo_pipe_i                                                                        |axi_fifo_flop2_162                                                   |    202|
|2332  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_163                                     |      2|
|2333  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_166                                |      2|
|2334  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_164                                     |      2|
|2335  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_165                                |      2|
|2336  |        chdr_deframer                                                                              |chdr_deframer_2clk__xdcDup__6                                        |    451|
|2337  |          body_fifo                                                                                |axi_fifo_2clk__parameterized5__xdcDup__6                             |    132|
|2338  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_157                                     |      2|
|2339  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_160                                |      2|
|2340  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_158                                     |      2|
|2341  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_159                                |      2|
|2342  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__11                            |    250|
|2343  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_153                                     |      2|
|2344  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_156                                |      2|
|2345  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_154                                     |      2|
|2346  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_155                                |      2|
|2347  |        clear_tx_sync_i                                                                            |synchronizer__parameterized0_149                                     |      3|
|2348  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized0_152                                |      3|
|2349  |        \genblk4[0].config_stream                                                                  |axi_fifo__parameterized5_150                                         |    109|
|2350  |          fifo_flop2                                                                               |axi_fifo_flop2__parameterized2_151                                   |    109|
|2351  |      \gen[0].radio_datapath_core_i                                                                |radio_datapath_core                                                  |   2502|
|2352  |        axi_packet_mux                                                                             |axi_packet_mux_126                                                   |    635|
|2353  |          axi_mux                                                                                  |axi_mux__parameterized2_144                                          |    121|
|2354  |          chdr_framer                                                                              |chdr_framer_145                                                      |    514|
|2355  |            body_fifo                                                                              |axi_fifo__parameterized3_146                                         |     60|
|2356  |              fifo_flop2                                                                           |axi_fifo_flop2_148                                                   |     60|
|2357  |            header_fifo_flop2                                                                      |axi_fifo_flop2__parameterized1_147                                   |    414|
|2358  |        rx_control_gen3                                                                            |rx_control_gen3_127                                                  |   1359|
|2359  |          axi_fifo_flop2                                                                           |axi_fifo_flop2__parameterized4_134                                   |    455|
|2360  |          commandfifo                                                                              |axi_fifo_short__parameterized4_135                                   |    253|
|2361  |          sr_clear_cmds                                                                            |setting_reg__parameterized105_136                                    |      3|
|2362  |          sr_cmd                                                                                   |setting_reg__parameterized100_137                                    |     33|
|2363  |          sr_maxlen                                                                                |setting_reg__parameterized104_138                                    |     40|
|2364  |          sr_output_format                                                                         |setting_reg__parameterized106_139                                    |      5|
|2365  |          sr_rx_halt                                                                               |setting_reg__parameterized103_140                                    |      4|
|2366  |          sr_time_h                                                                                |setting_reg__parameterized101_141                                    |     33|
|2367  |          sr_time_l                                                                                |setting_reg__parameterized102_142                                    |     35|
|2368  |          time_compare                                                                             |time_compare_143                                                     |     14|
|2369  |        sr_codec_idle                                                                              |setting_reg__parameterized98_128                                     |     97|
|2370  |        sr_loopback                                                                                |setting_reg__parameterized96_129                                     |     33|
|2371  |        sr_test                                                                                    |setting_reg__parameterized97_130                                     |     97|
|2372  |        tx_control_gen3                                                                            |tx_control_gen3_131                                                  |    278|
|2373  |          sr_error_policy                                                                          |setting_reg__parameterized99_132                                     |      6|
|2374  |          time_compare                                                                             |time_compare_133                                                     |     18|
|2375  |      \gen[1].radio_datapath_core_i                                                                |radio_datapath_core__parameterized0                                  |   2502|
|2376  |        axi_packet_mux                                                                             |axi_packet_mux                                                       |    634|
|2377  |          axi_mux                                                                                  |axi_mux__parameterized2                                              |    121|
|2378  |          chdr_framer                                                                              |chdr_framer                                                          |    513|
|2379  |            body_fifo                                                                              |axi_fifo__parameterized3_124                                         |     60|
|2380  |              fifo_flop2                                                                           |axi_fifo_flop2_125                                                   |     60|
|2381  |            header_fifo_flop2                                                                      |axi_fifo_flop2__parameterized1                                       |    413|
|2382  |        rx_control_gen3                                                                            |rx_control_gen3                                                      |   1357|
|2383  |          axi_fifo_flop2                                                                           |axi_fifo_flop2__parameterized4                                       |    455|
|2384  |          commandfifo                                                                              |axi_fifo_short__parameterized4                                       |    253|
|2385  |          sr_clear_cmds                                                                            |setting_reg__parameterized105                                        |      3|
|2386  |          sr_cmd                                                                                   |setting_reg__parameterized100                                        |     33|
|2387  |          sr_maxlen                                                                                |setting_reg__parameterized104                                        |     40|
|2388  |          sr_output_format                                                                         |setting_reg__parameterized106                                        |      5|
|2389  |          sr_rx_halt                                                                               |setting_reg__parameterized103                                        |      4|
|2390  |          sr_time_h                                                                                |setting_reg__parameterized101                                        |     33|
|2391  |          sr_time_l                                                                                |setting_reg__parameterized102                                        |     35|
|2392  |          time_compare                                                                             |time_compare_123                                                     |     14|
|2393  |        sr_codec_idle                                                                              |setting_reg__parameterized98                                         |     97|
|2394  |        sr_loopback                                                                                |setting_reg__parameterized96                                         |     33|
|2395  |        sr_test                                                                                    |setting_reg__parameterized97                                         |     96|
|2396  |        tx_control_gen3                                                                            |tx_control_gen3                                                      |    280|
|2397  |          sr_error_policy                                                                          |setting_reg__parameterized99                                         |      6|
|2398  |          time_compare                                                                             |time_compare                                                         |     20|
|2399  |      \gen[1].axi_wrapper                                                                          |axi_wrapper__parameterized0                                          |   1298|
|2400  |        chdr_framer                                                                                |chdr_framer_2clk__parameterized0                                     |    734|
|2401  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4                                        |    180|
|2402  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_119                                     |      2|
|2403  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_122                                |      2|
|2404  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_120                                     |      2|
|2405  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_121                                |      2|
|2406  |          body_fifo_i                                                                              |axi_fifo_2clk__parameterized8                                        |    385|
|2407  |            ext_fifo_i                                                                             |axi_fifo_bram__parameterized2                                        |     83|
|2408  |              ram                                                                                  |ram_2port__parameterized5                                            |      6|
|2409  |            ext_fifo_pipe_i                                                                        |axi_fifo_flop2_114                                                   |    202|
|2410  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_115                                     |      2|
|2411  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_118                                |      2|
|2412  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_116                                     |      2|
|2413  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_117                                |      2|
|2414  |        chdr_deframer                                                                              |chdr_deframer_2clk                                                   |    451|
|2415  |          body_fifo                                                                                |axi_fifo_2clk__parameterized5                                        |    132|
|2416  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_110                                     |      2|
|2417  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_113                                |      2|
|2418  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_111                                     |      2|
|2419  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_112                                |      2|
|2420  |          hdr_fifo_i                                                                               |axi_fifo_2clk__parameterized4__xdcDup__13                            |    250|
|2421  |            i_rst_sync_i                                                                           |synchronizer__parameterized1_106                                     |      2|
|2422  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_109                                |      2|
|2423  |            o_rst_sync_i                                                                           |synchronizer__parameterized1_107                                     |      2|
|2424  |              synchronizer_false_path                                                              |synchronizer_impl__parameterized1_108                                |      2|
|2425  |        clear_tx_sync_i                                                                            |synchronizer__parameterized0_104                                     |      3|
|2426  |          synchronizer_false_path                                                                  |synchronizer_impl__parameterized0_105                                |      3|
|2427  |        \genblk4[0].config_stream                                                                  |axi_fifo__parameterized5                                             |    109|
|2428  |          fifo_flop2                                                                               |axi_fifo_flop2__parameterized2                                       |    109|
|2429  |      axi_mux_cmd                                                                                  |axi_mux__parameterized0                                              |    273|
|2430  |        axi_fifo                                                                                   |axi_fifo__parameterized3                                             |    271|
|2431  |          fifo_flop2                                                                               |axi_fifo_flop2                                                       |    271|
|2432  |      settings_bus_mux                                                                             |settings_bus_mux                                                     |    342|
|2433  |        axi_mux                                                                                    |axi_mux__parameterized4                                              |    342|
|2434  |          \(null)[0].axi_fifo                                                                      |axi_fifo__parameterized18                                            |    127|
|2435  |            fifo_flop2                                                                             |axi_fifo_flop2__parameterized5_103                                   |    127|
|2436  |          \(null)[1].axi_fifo                                                                      |axi_fifo__parameterized18_100                                        |    168|
|2437  |            fifo_flop2                                                                             |axi_fifo_flop2__parameterized5_102                                   |    168|
|2438  |          axi_fifo                                                                                 |axi_fifo__parameterized18_101                                        |     45|
|2439  |            fifo_flop2                                                                             |axi_fifo_flop2__parameterized5                                       |     45|
|2440  |      timekeeper                                                                                   |timekeeper                                                           |    285|
|2441  |        sr_ctrl                                                                                    |setting_reg__parameterized107                                        |      9|
|2442  |        sr_time_hi                                                                                 |setting_reg__parameterized52                                         |     64|
|2443  |        sr_time_lo                                                                                 |setting_reg__parameterized53                                         |     64|
|2444  |    pps_sync_inst                                                                                  |pps_synchronizer                                                     |      6|
|2445  |      pps_sync_refclk_inst                                                                         |synchronizer__parameterized6                                         |      2|
|2446  |        synchronizer_constrained                                                                   |synchronizer_impl__parameterized0_99                                 |      2|
|2447  |      pps_sync_tbclk_inst                                                                          |synchronizer__parameterized6_98                                      |      3|
|2448  |        synchronizer_constrained                                                                   |synchronizer_impl__parameterized0                                    |      3|
|2449  |    time_sync_synchronizer                                                                         |synchronizer__parameterized5                                         |      2|
|2450  |      synchronizer_false_path                                                                      |synchronizer_impl__parameterized4                                    |      2|
|2451  |  x300_pcie_int                                                                                    |x300_pcie_int                                                        |   7802|
|2452  |    basic_regs                                                                                     |pcie_basic_regs                                                      |    306|
|2453  |    input_dma_demux                                                                                |axi_demux8                                                           |     40|
|2454  |      demux2                                                                                       |axi_demux4__parameterized0                                           |     13|
|2455  |      demux4_int0                                                                                  |axi_demux4_93                                                        |     16|
|2456  |      demux4_int1                                                                                  |axi_demux4__parameterized0_94                                        |     11|
|2457  |    iop2_msg_arbiter                                                                               |pcie_iop2_msg_arbiter                                                |    123|
|2458  |      regi_arbiter_demux                                                                           |axi_demux4                                                           |     26|
|2459  |      rego_arbiter_mux                                                                             |axi_mux4_92                                                          |     95|
|2460  |    output_dma_mux                                                                                 |axi_mux8                                                             |    262|
|2461  |      mux2                                                                                         |axi_mux4                                                             |     88|
|2462  |      mux4_int0                                                                                    |axi_mux4_90                                                          |    156|
|2463  |      mux4_int1                                                                                    |axi_mux4_91                                                          |     18|
|2464  |    pcie_in_msg_fifo                                                                               |axi_fifo_2clk__xdcDup__1                                             |    482|
|2465  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_86                                      |      2|
|2466  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_89                                 |      2|
|2467  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_87                                      |      2|
|2468  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_88                                 |      2|
|2469  |    pcie_out_msg_fifo                                                                              |axi_fifo_2clk__xdcDup__2                                             |     97|
|2470  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_82                                      |      2|
|2471  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_85                                 |      2|
|2472  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_83                                      |      2|
|2473  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_84                                 |      2|
|2474  |    rx_dma_ctrl_regs                                                                               |pcie_dma_ctrl__parameterized0                                        |   1107|
|2475  |      route_specifier                                                                              |pcie_pkt_route_specifier                                             |      7|
|2476  |    \rx_dma_stuff_generator[0].rx_dma_chunker                                                      |cvita_chunker                                                        |     64|
|2477  |    \rx_dma_stuff_generator[0].rx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__3                                             |     92|
|2478  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_78                                      |      2|
|2479  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_81                                 |      2|
|2480  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_79                                      |      2|
|2481  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_80                                 |      2|
|2482  |    \rx_dma_stuff_generator[1].rx_dma_chunker                                                      |cvita_chunker_14                                                     |     73|
|2483  |    \rx_dma_stuff_generator[1].rx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__4                                             |     92|
|2484  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_74                                      |      2|
|2485  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_77                                 |      2|
|2486  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_75                                      |      2|
|2487  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_76                                 |      2|
|2488  |    \rx_dma_stuff_generator[2].rx_dma_chunker                                                      |cvita_chunker_15                                                     |     73|
|2489  |    \rx_dma_stuff_generator[2].rx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__5                                             |     92|
|2490  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_70                                      |      2|
|2491  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_73                                 |      2|
|2492  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_71                                      |      2|
|2493  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_72                                 |      2|
|2494  |    \rx_dma_stuff_generator[3].rx_dma_chunker                                                      |cvita_chunker_16                                                     |     73|
|2495  |    \rx_dma_stuff_generator[3].rx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__6                                             |     92|
|2496  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_66                                      |      2|
|2497  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_69                                 |      2|
|2498  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_67                                      |      2|
|2499  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_68                                 |      2|
|2500  |    \rx_dma_stuff_generator[4].rx_dma_chunker                                                      |cvita_chunker_17                                                     |     72|
|2501  |    \rx_dma_stuff_generator[4].rx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__7                                             |     92|
|2502  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_62                                      |      2|
|2503  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_65                                 |      2|
|2504  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_63                                      |      2|
|2505  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_64                                 |      2|
|2506  |    \rx_dma_stuff_generator[5].rx_dma_chunker                                                      |cvita_chunker_18                                                     |     70|
|2507  |    \rx_dma_stuff_generator[5].rx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__8                                             |     92|
|2508  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_58                                      |      2|
|2509  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_61                                 |      2|
|2510  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_59                                      |      2|
|2511  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_60                                 |      2|
|2512  |    rx_pipeline_srl                                                                                |axi_fifo_short_19                                                    |    528|
|2513  |    tx_dma_ctrl_regs                                                                               |pcie_dma_ctrl                                                        |   1010|
|2514  |    \tx_dma_stuff_generator[0].tx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__9                                             |    177|
|2515  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_54                                      |      2|
|2516  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_57                                 |      2|
|2517  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_55                                      |      2|
|2518  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_56                                 |      2|
|2519  |    \tx_dma_stuff_generator[0].tx_dma_dechunker                                                    |cvita_dechunker                                                      |    142|
|2520  |    \tx_dma_stuff_generator[0].vita_chdr_gate                                                      |axi_packet_gate                                                      |    144|
|2521  |      ram_i                                                                                        |ram_2port_53                                                         |     10|
|2522  |    \tx_dma_stuff_generator[1].tx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__10                                            |    177|
|2523  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_49                                      |      2|
|2524  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_52                                 |      2|
|2525  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_50                                      |      2|
|2526  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_51                                 |      2|
|2527  |    \tx_dma_stuff_generator[1].tx_dma_dechunker                                                    |cvita_dechunker_20                                                   |    142|
|2528  |    \tx_dma_stuff_generator[1].vita_chdr_gate                                                      |axi_packet_gate_21                                                   |    145|
|2529  |      ram_i                                                                                        |ram_2port_48                                                         |     10|
|2530  |    \tx_dma_stuff_generator[2].tx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__11                                            |    177|
|2531  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_44                                      |      2|
|2532  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_47                                 |      2|
|2533  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_45                                      |      2|
|2534  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_46                                 |      2|
|2535  |    \tx_dma_stuff_generator[2].tx_dma_dechunker                                                    |cvita_dechunker_22                                                   |    142|
|2536  |    \tx_dma_stuff_generator[2].vita_chdr_gate                                                      |axi_packet_gate_23                                                   |    144|
|2537  |      ram_i                                                                                        |ram_2port_43                                                         |     10|
|2538  |    \tx_dma_stuff_generator[3].tx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__12                                            |    177|
|2539  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_39                                      |      2|
|2540  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_42                                 |      2|
|2541  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_40                                      |      2|
|2542  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_41                                 |      2|
|2543  |    \tx_dma_stuff_generator[3].tx_dma_dechunker                                                    |cvita_dechunker_24                                                   |    142|
|2544  |    \tx_dma_stuff_generator[3].vita_chdr_gate                                                      |axi_packet_gate_25                                                   |    144|
|2545  |      ram_i                                                                                        |ram_2port_38                                                         |     10|
|2546  |    \tx_dma_stuff_generator[4].tx_dma_clock_crossing_fifo                                          |axi_fifo_2clk__xdcDup__13                                            |    177|
|2547  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1_34                                      |      2|
|2548  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_37                                 |      2|
|2549  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_35                                      |      2|
|2550  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_36                                 |      2|
|2551  |    \tx_dma_stuff_generator[4].tx_dma_dechunker                                                    |cvita_dechunker_26                                                   |    143|
|2552  |    \tx_dma_stuff_generator[4].vita_chdr_gate                                                      |axi_packet_gate_27                                                   |    144|
|2553  |      ram_i                                                                                        |ram_2port_33                                                         |     10|
|2554  |    \tx_dma_stuff_generator[5].tx_dma_clock_crossing_fifo                                          |axi_fifo_2clk                                                        |    177|
|2555  |      i_rst_sync_i                                                                                 |synchronizer__parameterized1                                         |      2|
|2556  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1_32                                 |      2|
|2557  |      o_rst_sync_i                                                                                 |synchronizer__parameterized1_31                                      |      2|
|2558  |        synchronizer_false_path                                                                    |synchronizer_impl__parameterized1                                    |      2|
|2559  |    \tx_dma_stuff_generator[5].tx_dma_dechunker                                                    |cvita_dechunker_28                                                   |    142|
|2560  |    \tx_dma_stuff_generator[5].vita_chdr_gate                                                      |axi_packet_gate_29                                                   |    144|
|2561  |      ram_i                                                                                        |ram_2port                                                            |     10|
|2562  |    tx_pipeline_srl                                                                                |axi_fifo_short_30                                                    |     85|
|2563  |  xgige_clk_gen_i                                                                                  |ten_gige_phy_clk_gen                                                 |      4|
+------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:53 ; elapsed = 00:15:27 . Memory (MB): peak = 3073.008 ; gain = 1780.746 ; free physical = 338 ; free virtual = 776
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2236 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:24 ; elapsed = 00:14:02 . Memory (MB): peak = 3076.918 ; gain = 1077.859 ; free physical = 3550 ; free virtual = 4114
Synthesis Optimization Complete : Time (s): cpu = 00:11:54 ; elapsed = 00:15:42 . Memory (MB): peak = 3076.918 ; gain = 1784.656 ; free physical = 3549 ; free virtual = 4114
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design LvFpga_Chinch_Interface.ngc ...
WARNING:NetListWriters:298 - No output is written to
   LvFpga_Chinch_Interface.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[15]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[15]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[15]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceToFifo[15]_StreamState has a mismatched property name
   bInputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[15]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[15]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[14]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[14]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[14]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceToFifo[14]_StreamState has a mismatched property name
   bInputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[14]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[14]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[13]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[13]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[13]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceToFifo[13]_StreamState has a mismatched property name
   bInputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[13]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[13]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[12]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[12]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[12]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceToFifo[12]_StreamState has a mismatched property name
   bInputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[12]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[12]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[11]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[11]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[11]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceToFifo[11]_StreamState has a mismatched property name
   bInputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[11]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[11]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[10]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[10]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[10]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceToFifo[10]_StreamState has a mismatched property name
   bInputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[10]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[10]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[9]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[9]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[9]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[9]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[9]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[9]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[8]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[8]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[8]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[8]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[8]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[8]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[7]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[7]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[7]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[7]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[7]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[7]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[6]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[6]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[6]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[6]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[6]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[6]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[5]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[5]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[5]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[5]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[5]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[5]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[4]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[4]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[4]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[4]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[4]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[4]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[3]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[3]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[3]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[3]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[3]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[3]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[2]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[2]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[2]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[2]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[2]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[2]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[1]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[1]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[1]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[1]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[1]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[1]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[0]_BytesRead
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[0]_BytesRead on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[0]_BytesRead<2:0>.
WARNING:NetListWriters:305 - Port bus bInputStreamInterfaceToFifo[0]_StreamState
   has a mismatched property name bInputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceToFifo[0]_StreamState on block ChinchDmaFifos using the
   data bInputStreamInterfaceToFifo[0]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[15]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[15]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[15]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[15]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[15]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[15]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[15]_NumWriteSpaces has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[15]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[15]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[15]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[15]_StreamState on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[15]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[14]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[14]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[14]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[14]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[14]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[14]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[14]_NumWriteSpaces has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[14]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[14]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[14]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[14]_StreamState on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[14]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[13]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[13]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[13]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[13]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[13]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[13]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[13]_NumWriteSpaces has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[13]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[13]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[13]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[13]_StreamState on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[13]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[12]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[12]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[12]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[12]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[12]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[12]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[12]_NumWriteSpaces has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[12]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[12]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[12]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[12]_StreamState on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[12]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[11]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[11]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[11]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[11]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[11]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[11]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[11]_NumWriteSpaces has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[11]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[11]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[11]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[11]_StreamState on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[11]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[10]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[10]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[10]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[10]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[10]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[10]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[10]_NumWriteSpaces has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[10]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[10]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[10]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[10]_StreamState on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[10]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[9]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[9]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[9]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[9]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[9]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[9]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[9]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[9]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[9]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[9]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[9]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[9]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[8]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[8]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[8]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[8]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[8]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[8]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[8]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[8]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[8]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[8]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[8]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[8]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[7]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[7]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[7]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[7]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[7]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[7]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[7]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[7]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[7]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[7]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[7]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[7]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[6]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[6]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[6]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[6]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[6]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[6]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[6]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[6]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[6]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[6]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[6]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[6]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[5]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[5]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[5]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[5]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[5]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[5]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[5]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[5]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[5]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[5]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[5]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[5]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[4]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[4]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[4]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[4]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[4]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[4]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[4]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[4]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[4]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[4]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[4]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[4]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[3]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[3]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[3]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[3]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[3]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[3]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[3]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[3]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[3]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[3]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[3]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[3]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[2]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[2]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[2]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[2]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[2]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[2]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[2]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[2]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[2]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[2]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[2]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[2]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[1]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[1]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[1]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[1]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[1]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[1]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[1]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[1]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[1]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[1]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[1]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[1]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[0]_WriteLengthInBytes has a mismatched property
   name bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[0]_WriteLengthInBytes on block ChinchDmaFifos
   using the data bOutputStreamInterfaceToFifo[0]_WriteLengthInBytes<3:0>.
WARNING:NetListWriters:305 - Port bus bOutputStreamInterfaceToFifo[0]_FifoData
   has a mismatched property name bOutputStreamInterfaceToFifo on block
   ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[0]_FifoData on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[0]_FifoData<63:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[0]_NumWriteSpaces has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[0]_NumWriteSpaces on block ChinchDmaFifos using
   the data bOutputStreamInterfaceToFifo[0]_NumWriteSpaces<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceToFifo[0]_StreamState has a mismatched property name
   bOutputStreamInterfaceToFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceToFifo[0]_StreamState on block ChinchDmaFifos using the
   data bOutputStreamInterfaceToFifo[0]_StreamState<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[15]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[15]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[15]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[15]_FifoFullCount has a mismatched property
   name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[15]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[15]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[15]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[15]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[15]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[14]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[14]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[14]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[14]_FifoFullCount has a mismatched property
   name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[14]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[14]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[14]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[14]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[14]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[13]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[13]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[13]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[13]_FifoFullCount has a mismatched property
   name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[13]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[13]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[13]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[13]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[13]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[12]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[12]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[12]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[12]_FifoFullCount has a mismatched property
   name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[12]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[12]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[12]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[12]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[12]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[11]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[11]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[11]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[11]_FifoFullCount has a mismatched property
   name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[11]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[11]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[11]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[11]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[11]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[10]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[10]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[10]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[10]_FifoFullCount has a mismatched property
   name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[10]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[10]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[10]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[10]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[10]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[9]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[9]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[9]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[9]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[9]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[9]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[9]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[9]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[9]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[8]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[8]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[8]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[8]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[8]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[8]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[8]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[8]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[8]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[7]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[7]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[7]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[7]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[7]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[7]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[7]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[7]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[7]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[6]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[6]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[6]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[6]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[6]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[6]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[6]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[6]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[6]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[5]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[5]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[5]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[5]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[5]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[5]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[5]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[5]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[5]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[4]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[4]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[4]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[4]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[4]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[4]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[4]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[4]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[4]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[3]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[3]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[3]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[3]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[3]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[3]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[3]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[3]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[3]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[2]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[2]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[2]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[2]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[2]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[2]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[2]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[2]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[2]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[1]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[1]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[1]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[1]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[1]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[1]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[1]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[1]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[1]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[0]_FifoDataOut has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[0]_FifoDataOut on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[0]_FifoDataOut<63:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[0]_FifoFullCount has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[0]_FifoFullCount on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[0]_FifoFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[0]_ByteLanePtr has a mismatched property name
   bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[0]_ByteLanePtr on block ChinchDmaFifos using
   the data bInputStreamInterfaceFromFifo[0]_ByteLanePtr<2:0>.
WARNING:NetListWriters:305 - Port bus
   bInputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain has a mismatched
   property name bInputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bInputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bInputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[15]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[15]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[15]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[15]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[15]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[15]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[14]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[14]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[14]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[14]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[14]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[14]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[13]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[13]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[13]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[13]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[13]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[13]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[12]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[12]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[12]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[12]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[12]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[12]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[11]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[11]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[11]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[11]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[11]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[11]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[10]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[10]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[10]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[10]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[10]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[10]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[9]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[9]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[9]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[9]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[9]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[9]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[8]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[8]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[8]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[8]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[8]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[8]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[7]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[7]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[7]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[7]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[7]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[7]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[6]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[6]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[6]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[6]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[6]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[6]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[5]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[5]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[5]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[5]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[5]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[5]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[4]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[4]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[4]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[4]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[4]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[4]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[3]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[3]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[3]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[3]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[3]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[3]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[2]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[2]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[2]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[2]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[2]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[2]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[1]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[1]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[1]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[1]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[1]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[1]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[0]_EmptyCount has a mismatched property name
   bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[0]_EmptyCount on block ChinchDmaFifos using
   the data bOutputStreamInterfaceFromFifo[0]_EmptyCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[0]_HostReadableFullCount has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[0]_HostReadableFullCount on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[0]_HostReadableFullCount<31:0>.
WARNING:NetListWriters:305 - Port bus
   bOutputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain has a mismatched
   property name bOutputStreamInterfaceFromFifo on block ChinchDmaFifos.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   bOutputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain on block
   ChinchDmaFifos using the data
   bOutputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain<1:0>.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InS
   trmFifoFlagsx/Madd_oReadAddUns[9]_GND_1114_o_add_4_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[1].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InS
   trmFifoFlagsx/Madd_oReadAddUns[9]_GND_1114_o_add_4_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InS
   trmFifoFlagsx/Madd_oReadAddUns[9]_GND_1114_o_add_4_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InS
   trmFifoFlagsx/Madd_oReadAddUns[9]_GND_1114_o_add_4_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[4].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InS
   trmFifoFlagsx/Madd_oReadAddUns[9]_GND_1114_o_add_4_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[5].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InS
   trmFifoFlagsx/Madd_oReadAddUns[9]_GND_1114_o_add_4_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[6].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/
   OutStrmFifoFlagsx/Madd_oReadAddUns[9]_GND_1745_o_add_5_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[7].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/
   OutStrmFifoFlagsx/Madd_oReadAddUns[9]_GND_1745_o_add_5_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[8].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/
   OutStrmFifoFlagsx/Madd_oReadAddUns[9]_GND_1745_o_add_5_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[9].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/
   OutStrmFifoFlagsx/Madd_oReadAddUns[9]_GND_1745_o_add_5_OUT_cy[7 : 4] on block
   ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[10].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox
   /OutStrmFifoFlagsx/Madd_oReadAddUns[9]_GND_1745_o_add_5_OUT_cy[7 : 4] on
   block ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DmaBlk.DmaComponents[11].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox
   /OutStrmFifoFlagsx/Madd_oReadAddUns[9]_GND_1745_o_add_5_OUT_cy[7 : 4] on
   block ChinchDmaFifos is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus bLvFpgaOutputTx_Data[51 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bFlashOutputTx_Data[63 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.PacketFullyReceived/Madd_oeOutputCountGray[7]_GND_50_o_add_25_OUT_lut[7 :
   4] on block EttusUsrpChinchWrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.PacketFullyReceived/Madd_ieInputCountGray[7]_GND_50_o_add_13_OUT_lut[7 :
   4] on block EttusUsrpChinchWrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlag
   s/oNxInputCount2[5 : 2] on block EttusUsrpChinchWrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/PacketFu
   llyReceived/Madd_oeOutputCountGray[9]_GND_80_o_add_26_OUT_lut[9 : 3] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/PacketFu
   llyReceived/Madd_oeOutputCountGray[9]_GND_80_o_add_26_OUT_cy[6 : 3] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/PacketFu
   llyReceived/Madd_ieInputCountGray[9]_GND_80_o_add_12_OUT_cy[6 : 3] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPortClkDelayTrainerx/Madd_TrainerBlock.bWindowSummation_cy[
   4 : 0] on block EttusUsrpChinchWrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IoPort2Wrapperx/IoPortClkDelayTrainerx/Madd_TrainerBlock.bWindowSummation_lut
   [3 : 1] on block EttusUsrpChinchWrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SwitchedChinchBimx/BimReceiveInterfacex/bInputData[63 : 3] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/bMemInputTx_Data[36 : 15] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[6].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/bPacketData[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[7].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/bPacketData[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[8].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/bPacketData[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[9].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/bPacketData[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[10].HostOutputStream.ChinchDmaOut
   putx/ChinchDmaOutputControllerx/bPacketData[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[11].HostOutputStream.ChinchDmaOut
   putx/ChinchDmaOutputControllerx/bPacketData[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[11].HostOutputStream.ChinchDmaOut
   putx/ChinchDmaOutputControllerx/_n0157[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[10].HostOutputStream.ChinchDmaOut
   putx/ChinchDmaOutputControllerx/_n0157[34 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[9].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/_n0157[34 : 0] on block EttusUsrpChinchWrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[8].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/_n0157[34 : 0] on block EttusUsrpChinchWrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[7].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/_n0157[34 : 0] on block EttusUsrpChinchWrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[6].HostOutputStream.ChinchDmaOutp
   utx/ChinchDmaOutputControllerx/_n0157[34 : 0] on block EttusUsrpChinchWrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ChinchLvFpgaInterfacex/ChinchRegisterAccessx/bResponseHeader[63 : 5] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus RequiredRegistersx/SignatureSrDataOut[23
   : 10] on block EttusUsrpChinchWrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   RequiredRegistersx/SignatureShiftRegister/cShiftReg[95]_cShiftReg[63]_mux_2_O
   UT[87 : 10] on block EttusUsrpChinchWrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   RequiredRegistersx/SignatureShiftRegister/cShiftReg[87 : 2] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SwitchedChinchBimx/bRegisterOut_Data[48
   : 32] on block EttusUsrpChinchWrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SwitchedChinchBimx/BimTransmitInterfacex/bRegisterOut_Data[55 : 0] on block
   EttusUsrpChinchWrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bDmaCtCountArray<10 : 0> on block
   LvFpga_Chinch_Interface is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bIORG_WriteData<41 : 0> on block
   LvFpga_Chinch_Interface is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SwChBimRegPortMasterx/bRequestHeader<63
   : 0> on block LvFpga_Chinch_Interface is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus IoPort2Restartx/bFpgaInUserModeDlyVec<6
   : 0> on block LvFpga_Chinch_Interface is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file LvFpga_Chinch_Interface.edif ...
ngc2edif: Total memory usage is 191716 kilobytes

Reading core file '/home/vivado/rfnoc/src/uhd-fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.ngc' for (cell view 'LvFpga_Chinch_Interface', library 'work')
Parsing EDIF File [./.ngc2edfcache/LvFpga_Chinch_Interface_ngc_effa797.edif]
Finished Parsing EDIF File [./.ngc2edfcache/LvFpga_Chinch_Interface_ngc_effa797.edif]
Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hbdec1.ngc ...
WARNING:NetListWriters:298 - No output is written to hbdec1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hbdec1.edif ...
ngc2edif: Total memory usage is 113184 kilobytes

Reading core file '/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/coregen_dsp/hbdec1.ngc' for (cell view 'hbdec1', library 'work')
Parsing EDIF File [./.ngc2edfcache/hbdec1_ngc_d65762a0.edif]
Finished Parsing EDIF File [./.ngc2edfcache/hbdec1_ngc_d65762a0.edif]
Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hbdec2.ngc ...
WARNING:NetListWriters:298 - No output is written to hbdec2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hbdec2.edif ...
ngc2edif: Total memory usage is 109684 kilobytes

Reading core file '/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/coregen_dsp/hbdec2.ngc' for (cell view 'hbdec2', library 'work')
Parsing EDIF File [./.ngc2edfcache/hbdec2_ngc_d65762a0.edif]
Finished Parsing EDIF File [./.ngc2edfcache/hbdec2_ngc_d65762a0.edif]
Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20171106 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hbdec3.ngc ...
WARNING:NetListWriters:298 - No output is written to hbdec3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hbdec3.edif ...
ngc2edif: Total memory usage is 108784 kilobytes

Reading core file '/home/vivado/rfnoc/src/uhd-fpga/usrp3/top/x300/coregen_dsp/hbdec3.ngc' for (cell view 'hbdec3', library 'work')
Parsing EDIF File [./.ngc2edfcache/hbdec3_ngc_d65762a0.edif]
Finished Parsing EDIF File [./.ngc2edfcache/hbdec3_ngc_d65762a0.edif]
INFO: [Netlist 29-17] Analyzing 34574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20171106
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 22 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22758 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 848 instances
  FD => FDRE: 1161 instances
  FDC => FDCE: 3279 instances
  FDCPE => FDCPE (FDCE, FDPE, LUT3, LDCE, VCC): 242 instances
  FDCPE_1 => FDCPE (inverted pins: C) (FDCE, FDPE, LUT3, LDCE, VCC): 104 instances
  FDE => FDRE: 13135 instances
  FDP => FDPE: 153 instances
  FDR => FDRE: 1534 instances
  FDS => FDSE: 44 instances
  FD_1 => FDRE (inverted pins: C): 104 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 2 instances
  INV => LUT1: 247 instances
  IOBUF => IOBUF (IBUF, OBUFT): 83 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 39 instances
  RAM16X1S => RAM32X1S (RAMS32): 138 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 107 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1492 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances
  RAMB36 => RAMB36E1: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
2304 Infos, 877 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:17 ; elapsed = 00:17:18 . Memory (MB): peak = 3089.016 ; gain = 1800.754 ; free physical = 3342 ; free virtual = 4040
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/vivado/rfnoc/src/rfnoc-kwan_cross/xilinx-fpga-project/2wire/2wire.runs/synth_1/x300.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 3113.027 ; gain = 24.012 ; free physical = 3299 ; free virtual = 4037
INFO: [runtcl-4] Executing : report_utilization -file x300_utilization_synth.rpt -pb x300_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3113.027 ; gain = 0.000 ; free physical = 3286 ; free virtual = 4039
INFO: [Common 17-206] Exiting Vivado at Thu Aug 16 16:35:43 2018...
