Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec  3 19:04:55 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   31          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.539        0.000                      0                   97        0.258        0.000                      0                   97        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.539        0.000                      0                   97        0.258        0.000                      0                   97        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 3.138ns (57.477%)  route 2.322ns (42.523%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.771 r  A/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.771    A/timer_reg[28]_i_1_n_6
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[29]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 3.117ns (57.313%)  route 2.322ns (42.687%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.750 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.750    A/timer_reg[28]_i_1_n_4
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 3.043ns (56.724%)  route 2.322ns (43.276%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.676 r  A/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.676    A/timer_reg[28]_i_1_n_5
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[30]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 3.027ns (56.594%)  route 2.322ns (43.406%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.660 r  A/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.660    A/timer_reg[28]_i_1_n_7
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[28]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 3.024ns (56.570%)  route 2.322ns (43.430%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.657 r  A/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.657    A/timer_reg[24]_i_1_n_6
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[25]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 3.003ns (56.399%)  route 2.322ns (43.601%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.636 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.636    A/timer_reg[24]_i_1_n_4
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.929ns (55.784%)  route 2.322ns (44.216%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  A/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.562    A/timer_reg[24]_i_1_n_5
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[26]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 2.913ns (55.649%)  route 2.322ns (44.351%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.546 r  A/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.546    A/timer_reg[24]_i_1_n_7
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[24]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.910ns (55.624%)  route 2.322ns (44.376%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.543 r  A/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.543    A/timer_reg[20]_i_1_n_6
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[21]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 2.889ns (55.445%)  route 2.322ns (44.555%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.497     9.097    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.221    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.753 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.522 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.522    A/timer_reg[20]_i_1_n_4
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  4.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 A/present_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/NL_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.223%)  route 0.176ns (45.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.680 f  A/present_state_reg[2]/Q
                         net (fo=53, routed)          0.176     1.857    A/present_state[2]
    SLICE_X7Y107         LUT5 (Prop_lut5_I3_O)        0.045     1.902 r  A/NL_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    A/NL_out[0]_i_1_n_0
    SLICE_X7Y107         FDSE                                         r  A/NL_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.866     2.032    A/clk_IBUF_BUFG
    SLICE_X7Y107         FDSE                                         r  A/NL_out_reg[0]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X7Y107         FDSE (Hold_fdse_C_D)         0.091     1.643    A/NL_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 A/timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[15]/Q
                         net (fo=2, routed)           0.169     1.827    A/timer_reg[15]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  A/timer[12]_i_2/O
                         net (fo=1, routed)           0.000     1.872    A/timer[12]_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  A/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    A/timer_reg[12]_i_1_n_4
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[15]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[23]/Q
                         net (fo=2, routed)           0.170     1.828    A/timer_reg[23]
    SLICE_X3Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  A/timer[20]_i_2/O
                         net (fo=1, routed)           0.000     1.873    A/timer[20]_i_2_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    A/timer_reg[20]_i_1_n_4
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[11]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[11]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[8]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[8]_i_2_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[8]_i_1_n_4
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[7]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[7]
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[4]_i_2_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[4]_i_1_n_4
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  A/timer_reg[27]/Q
                         net (fo=3, routed)           0.170     1.827    A/timer_reg[27]
    SLICE_X3Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  A/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.872    A/timer[24]_i_2_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    A/timer_reg[24]_i_1_n_4
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.105     1.620    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[3]
    SLICE_X3Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.874    A/timer[0]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[0]_i_1_n_4
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  A/timer_reg[31]/Q
                         net (fo=3, routed)           0.170     1.827    A/timer_reg[31]
    SLICE_X3Y111         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  A/timer[28]_i_2/O
                         net (fo=1, routed)           0.000     1.872    A/timer[28]_i_2_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    A/timer_reg[28]_i_1_n_4
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.105     1.620    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 A/timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[12]/Q
                         net (fo=3, routed)           0.167     1.825    A/timer_reg[12]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  A/timer[12]_i_5/O
                         net (fo=1, routed)           0.000     1.870    A/timer[12]_i_5_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.940 r  A/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    A/timer_reg[12]_i_1_n_7
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[12]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 A/timer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[16]/Q
                         net (fo=2, routed)           0.167     1.825    A/timer_reg[16]
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  A/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     1.870    A/timer[16]_i_5_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.940 r  A/timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    A/timer_reg[16]_i_1_n_7
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[16]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y107    A/EL_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y107    A/EL_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y107    A/EL_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    A/E_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y109    A/E_out_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    A/E_out_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y107    A/NL_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y109    A/NL_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y109    A/NL_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    A/EL_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    A/EL_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/E_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/E_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y109    A/E_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y109    A/E_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    A/EL_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    A/EL_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y107    A/EL_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/E_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/E_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y109    A/E_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y109    A/E_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 2.096ns (26.998%)  route 5.668ns (73.002%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sensor_IBUF[6]_inst/O
                         net (fo=12, routed)          3.075     4.569    A/sensor_IBUF[6]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.152     4.721 r  A/next_state_reg[2]_i_13/O
                         net (fo=1, routed)           0.949     5.670    A/next_state_reg[2]_i_13_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I2_O)        0.326     5.996 r  A/next_state_reg[2]_i_5/O
                         net (fo=1, routed)           0.829     6.825    A/next_state_reg[2]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.124     6.949 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.815     7.764    A/next_state_reg[2]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.941ns  (logic 1.866ns (26.884%)  route 5.075ns (73.116%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sensor_IBUF[6]_inst/O
                         net (fo=12, routed)          3.075     4.569    A/sensor_IBUF[6]
    SLICE_X4Y108         LUT4 (Prop_lut4_I0_O)        0.124     4.693 r  A/next_state_reg[3]_i_10/O
                         net (fo=1, routed)           0.669     5.362    A/next_state_reg[3]_i_10_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I1_O)        0.124     5.486 r  A/next_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.656     6.143    A/next_state_reg[3]_i_5_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I5_O)        0.124     6.267 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.675     6.941    A/next_state_reg[3]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[5]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 2.101ns (33.438%)  route 4.183ns (66.562%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sensor[5] (IN)
                         net (fo=0)                   0.000     0.000    sensor[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sensor_IBUF[5]_inst/O
                         net (fo=11, routed)          2.355     3.853    A/sensor_IBUF[5]
    SLICE_X1Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.977 r  A/next_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.571     4.548    A/next_state_reg[1]_i_6_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I4_O)        0.153     4.701 r  A/next_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.674     5.375    A/next_state_reg[1]_i_2_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.327     5.702 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.582     6.284    A/next_state_reg[1]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[3]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 2.112ns (33.868%)  route 4.124ns (66.132%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sensor[3] (IN)
                         net (fo=0)                   0.000     0.000    sensor[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  sensor_IBUF[3]_inst/O
                         net (fo=10, routed)          2.371     3.848    A/sensor_IBUF[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.124     3.972 r  A/next_state_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     3.972    A/next_state_reg[0]_i_7_n_0
    SLICE_X1Y110         MUXF7 (Prop_muxf7_I0_O)      0.212     4.184 r  A/next_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.941     5.125    A/next_state_reg[0]_i_4_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.299     5.424 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.812     6.237    A/next_state_reg[0]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[4]
                            (input port)
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.408ns  (logic 1.958ns (36.197%)  route 3.451ns (63.803%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sensor[4] (IN)
                         net (fo=0)                   0.000     0.000    sensor[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  sensor_IBUF[4]_inst/O
                         net (fo=11, routed)          2.578     4.070    A/sensor_IBUF[4]
    SLICE_X4Y108         LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  A/next_state_reg[5]_i_5/O
                         net (fo=1, routed)           0.873     5.067    A/next_state_reg[5]_i_5_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I1_O)        0.124     5.191 r  A/next_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     5.191    A/next_state_reg[5]_i_4_n_0
    SLICE_X5Y108         MUXF7 (Prop_muxf7_I1_O)      0.217     5.408 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.408    A/next_state_reg[5]_i_1_n_0
    SLICE_X5Y108         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.062ns  (logic 2.341ns (46.249%)  route 2.721ns (53.751%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sensor_IBUF[6]_inst/O
                         net (fo=12, routed)          2.425     3.919    A/sensor_IBUF[6]
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.124     4.043 r  A/next_state_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     4.043    A/next_state_reg[4]_i_8_n_0
    SLICE_X1Y107         MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  A/next_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.296     4.551    A/next_state_reg[4]_i_4_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.299     4.850 r  A/next_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     4.850    A/next_state_reg[4]_i_2_n_0
    SLICE_X1Y108         MUXF7 (Prop_muxf7_I0_O)      0.212     5.062 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.062    A/next_state_reg[4]_i_1_n_0
    SLICE_X1Y108         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[1]
                            (input port)
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.162ns  (logic 0.402ns (34.641%)  route 0.759ns (65.359%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sensor[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  sensor_IBUF[1]_inst/O
                         net (fo=16, routed)          0.648     0.895    A/sensor_IBUF[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045     0.940 r  A/next_state_reg[4]_i_6/O
                         net (fo=1, routed)           0.111     1.052    A/next_state_reg[4]_i_6_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.097 r  A/next_state_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.097    A/next_state_reg[4]_i_3_n_0
    SLICE_X1Y108         MUXF7 (Prop_muxf7_I1_O)      0.065     1.162 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.162    A/next_state_reg[4]_i_1_n_0
    SLICE_X1Y108         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[7]
                            (input port)
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 0.385ns (33.048%)  route 0.781ns (66.952%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sensor[7] (IN)
                         net (fo=0)                   0.000     0.000    sensor[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sensor_IBUF[7]_inst/O
                         net (fo=11, routed)          0.781     1.056    A/sensor_IBUF[7]
    SLICE_X5Y108         LUT5 (Prop_lut5_I2_O)        0.045     1.101 r  A/next_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     1.101    A/next_state_reg[5]_i_4_n_0
    SLICE_X5Y108         MUXF7 (Prop_muxf7_I1_O)      0.065     1.166 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.166    A/next_state_reg[5]_i_1_n_0
    SLICE_X5Y108         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[2]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.276ns  (logic 0.355ns (27.850%)  route 0.921ns (72.150%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  sensor[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sensor_IBUF[2]_inst/O
                         net (fo=14, routed)          0.542     0.808    A/sensor_IBUF[2]
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.045     0.853 r  A/next_state_reg[0]_i_5/O
                         net (fo=1, routed)           0.105     0.958    A/next_state_reg[0]_i_5_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I5_O)        0.045     1.003 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.273     1.276    A/next_state_reg[0]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[2]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.308ns  (logic 0.355ns (27.181%)  route 0.952ns (72.819%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  sensor[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sensor_IBUF[2]_inst/O
                         net (fo=14, routed)          0.662     0.927    A/sensor_IBUF[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     0.972 r  A/next_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.106     1.079    A/next_state_reg[1]_i_5_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I5_O)        0.045     1.124 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.184     1.308    A/next_state_reg[1]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[0]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.465ns  (logic 0.380ns (25.963%)  route 1.085ns (74.037%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sensor[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sensor_IBUF[0]_inst/O
                         net (fo=10, routed)          0.538     0.783    A/sensor_IBUF[0]
    SLICE_X4Y107         LUT6 (Prop_lut6_I1_O)        0.045     0.828 r  A/next_state_reg[3]_i_6/O
                         net (fo=1, routed)           0.153     0.981    A/next_state_reg[3]_i_6_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.045     1.026 r  A/next_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.196     1.223    A/next_state_reg[3]_i_2_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I0_O)        0.045     1.268 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.198     1.465    A/next_state_reg[3]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[7]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.573ns  (logic 0.424ns (26.989%)  route 1.148ns (73.011%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sensor[7] (IN)
                         net (fo=0)                   0.000     0.000    sensor[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sensor_IBUF[7]_inst/O
                         net (fo=11, routed)          0.726     1.001    A/sensor_IBUF[7]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.042     1.043 r  A/next_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.137     1.180    A/next_state_reg[2]_i_2_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I0_O)        0.107     1.287 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.286     1.573    A/next_state_reg[2]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/EL_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.836ns  (logic 4.061ns (45.967%)  route 4.774ns (54.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  A/EL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  A/EL_out_reg[0]/Q
                         net (fo=1, routed)           4.774    10.524    EL_LED_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.543    14.067 r  EL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.067    EL_LED[0]
    E7                                                                r  EL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.040ns (48.138%)  route 4.353ns (51.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X6Y110         FDSE                                         r  A/N_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDSE (Prop_fdse_C_Q)         0.518     5.826 r  A/N_out_reg[2]/Q
                         net (fo=1, routed)           4.353    10.179    NL_LED_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.522    13.702 r  NL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.702    NL_LED[2]
    G2                                                                r  NL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 3.983ns (47.771%)  route 4.355ns (52.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  A/N_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  A/N_out_reg[0]/Q
                         net (fo=1, routed)           4.355    10.119    NL_LED_OBUF[0]
    H2                   OBUF (Prop_obuf_I_O)         3.527    13.646 r  NL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.646    NL_LED[0]
    H2                                                                r  NL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 3.971ns (48.468%)  route 4.222ns (51.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.707     5.309    A/clk_IBUF_BUFG
    SLICE_X7Y107         FDSE                                         r  A/NL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  A/NL_out_reg[0]/Q
                         net (fo=1, routed)           4.222     9.988    N_LED_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.503 r  N_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.503    N_LED[0]
    H4                                                                r  N_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.026ns (49.389%)  route 4.126ns (50.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.707     5.309    A/clk_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  A/EL_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  A/EL_out_reg[1]/Q
                         net (fo=1, routed)           4.126     9.953    EL_LED_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.462 r  EL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.462    EL_LED[1]
    J3                                                                r  EL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.129ns (50.676%)  route 4.019ns (49.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  A/N_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 r  A/N_out_reg[1]/Q
                         net (fo=1, routed)           4.019     9.746    NL_LED_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.710    13.456 r  NL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.456    NL_LED[1]
    G4                                                                r  NL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 3.971ns (48.838%)  route 4.160ns (51.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X7Y109         FDSE                                         r  A/E_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDSE (Prop_fdse_C_Q)         0.456     5.764 r  A/E_out_reg[2]/Q
                         net (fo=1, routed)           4.160     9.924    E_LED_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.439 r  E_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.439    E_LED[2]
    J2                                                                r  E_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.047ns (49.763%)  route 4.085ns (50.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.628     5.230    A/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  A/NL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  A/NL_out_reg[2]/Q
                         net (fo=1, routed)           4.085     9.834    N_LED_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.529    13.362 r  N_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.362    N_LED[2]
    G1                                                                r  N_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.033ns (49.730%)  route 4.077ns (50.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  A/E_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  A/E_out_reg[0]/Q
                         net (fo=1, routed)           4.077     9.826    E_LED_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.342 r  E_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.342    E_LED[0]
    K1                                                                r  E_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 4.165ns (51.503%)  route 3.922ns (48.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  A/EL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.478     5.709 r  A/EL_out_reg[2]/Q
                         net (fo=1, routed)           3.922     9.632    EL_LED_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.687    13.319 r  EL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.319    EL_LED[2]
    J4                                                                r  EL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/present_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.271ns (58.955%)  route 0.189ns (41.045%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[2]/Q
                         net (fo=53, routed)          0.189     1.869    A/present_state[2]
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.045     1.914 r  A/next_state_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.914    A/next_state_reg[5]_i_3_n_0
    SLICE_X5Y108         MUXF7 (Prop_muxf7_I0_O)      0.062     1.976 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.976    A/next_state_reg[5]_i_1_n_0
    SLICE_X5Y108         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.271ns (58.242%)  route 0.194ns (41.758%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDPE                                         r  A/present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[4]/Q
                         net (fo=39, routed)          0.194     1.875    A/present_state[4]
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.045     1.920 r  A/next_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.920    A/next_state_reg[4]_i_2_n_0
    SLICE_X1Y108         MUXF7 (Prop_muxf7_I0_O)      0.062     1.982 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    A/next_state_reg[4]_i_1_n_0
    SLICE_X1Y108         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.186ns (31.357%)  route 0.407ns (68.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X4Y107         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  A/present_state_reg[5]/Q
                         net (fo=27, routed)          0.209     1.866    A/present_state[5]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.198     2.109    A/next_state_reg[3]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.209ns (32.012%)  route 0.444ns (67.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDPE                                         r  A/present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[4]/Q
                         net (fo=39, routed)          0.260     1.940    A/present_state[4]
    SLICE_X1Y108         LUT6 (Prop_lut6_I4_O)        0.045     1.985 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.184     2.169    A/next_state_reg[1]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.209ns (28.236%)  route 0.531ns (71.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDPE                                         r  A/present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[4]/Q
                         net (fo=39, routed)          0.258     1.938    A/present_state[4]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.273     2.257    A/next_state_reg[0]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.209ns (26.053%)  route 0.593ns (73.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDPE                                         r  A/present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  A/present_state_reg[4]/Q
                         net (fo=39, routed)          0.307     1.988    A/present_state[4]
    SLICE_X2Y110         LUT6 (Prop_lut6_I4_O)        0.045     2.033 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.286     2.319    A/next_state_reg[2]_i_1_n_0
    SLICE_X2Y108         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/WL_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.379ns (78.983%)  route 0.367ns (21.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.595     1.514    A/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  A/WL_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  A/WL_out_reg[1]/Q
                         net (fo=1, routed)           0.367     2.022    WL_LED_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.238     3.261 r  WL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.261    WL_LED[1]
    E17                                                               r  WL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.407ns (80.534%)  route 0.340ns (19.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  A/W_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  A/W_out_reg[0]/Q
                         net (fo=1, routed)           0.340     1.996    W_LED_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.262 r  W_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.262    W_LED[0]
    C17                                                               r  W_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.390ns (77.983%)  route 0.392ns (22.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.595     1.514    A/clk_IBUF_BUFG
    SLICE_X5Y110         FDSE                                         r  A/W_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDSE (Prop_fdse_C_Q)         0.141     1.655 r  A/W_out_reg[2]/Q
                         net (fo=1, routed)           0.392     2.048    W_LED_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.296 r  W_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.296    W_LED[2]
    E18                                                               r  W_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/WL_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.378ns (77.305%)  route 0.405ns (22.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.595     1.514    A/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  A/WL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  A/WL_out_reg[0]/Q
                         net (fo=1, routed)           0.405     2.060    WL_LED_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.297 r  WL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.297    WL_LED[0]
    D17                                                               r  WL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.601ns (33.928%)  route 3.117ns (66.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.540     4.017    A/AS[0]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.576     4.718    A/state_out[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.601ns (33.928%)  route 3.117ns (66.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.540     4.017    A/AS[0]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.576     4.718    A/state_out[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.601ns (33.928%)  route 3.117ns (66.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.540     4.017    A/AS[0]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.576     4.718    A/state_out[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.601ns (33.928%)  route 3.117ns (66.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.540     4.017    A/AS[0]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.576     4.718    A/state_out[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.614ns  (logic 1.601ns (34.693%)  route 3.013ns (65.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.540     4.017    A/AS[0]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.473     4.614    A/state_out[5]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  A/state_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  A/state_out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 1.601ns (35.022%)  route 2.970ns (64.978%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.540     4.017    A/AS[0]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     4.141 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.429     4.570    A/state_out[5]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  A/state_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  A/state_out_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.477ns (33.835%)  route 2.887ns (66.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.887     4.364    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.477ns (33.835%)  route 2.887ns (66.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.887     4.364    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.477ns (33.835%)  route 2.887ns (66.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.887     4.364    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.477ns (33.835%)  route 2.887ns (66.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.887     4.364    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.158ns (55.685%)  route 0.126ns (44.315%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         LDCE                         0.000     0.000 r  A/next_state_reg[5]/G
    SLICE_X5Y108         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[5]/Q
                         net (fo=2, routed)           0.126     0.284    A/next_state[5]
    SLICE_X4Y107         FDPE                                         r  A/present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.866     2.032    A/clk_IBUF_BUFG
    SLICE_X4Y107         FDPE                                         r  A/present_state_reg[5]/C

Slack:                    inf
  Source:                 A/next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.160%)  route 0.128ns (44.840%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         LDCE                         0.000     0.000 r  A/next_state_reg[4]/G
    SLICE_X1Y108         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[4]/Q
                         net (fo=2, routed)           0.128     0.286    A/next_state[4]
    SLICE_X1Y106         FDRE                                         r  A/state_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  A/state_out_reg[4]/C

Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.178ns (59.755%)  route 0.120ns (40.245%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X2Y108         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[1]/Q
                         net (fo=2, routed)           0.120     0.298    A/next_state[1]
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.178ns (59.755%)  route 0.120ns (40.245%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X2Y108         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.120     0.298    A/next_state[2]
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.178ns (54.095%)  route 0.151ns (45.905%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X2Y108         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.151     0.329    A/next_state[0]
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDPE                                         r  A/present_state_reg[0]/C

Slack:                    inf
  Source:                 A/next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.158ns (46.939%)  route 0.179ns (53.061%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         LDCE                         0.000     0.000 r  A/next_state_reg[5]/G
    SLICE_X5Y108         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[5]/Q
                         net (fo=2, routed)           0.179     0.337    A/next_state[5]
    SLICE_X4Y106         FDRE                                         r  A/state_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.867     2.033    A/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  A/state_out_reg[5]/C

Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.178ns (50.748%)  route 0.173ns (49.252%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X2Y108         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[1]/Q
                         net (fo=2, routed)           0.173     0.351    A/next_state[1]
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.178ns (50.748%)  route 0.173ns (49.252%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X2Y108         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.173     0.351    A/next_state[2]
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.178ns (50.724%)  route 0.173ns (49.276%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X2Y108         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.173     0.351    A/next_state[0]
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[0]/C

Slack:                    inf
  Source:                 A/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.178ns (50.724%)  route 0.173ns (49.276%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         LDCE                         0.000     0.000 r  A/next_state_reg[3]/G
    SLICE_X2Y108         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  A/next_state_reg[3]/Q
                         net (fo=2, routed)           0.173     0.351    A/next_state[3]
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  A/state_out_reg[3]/C





