// Generated by CIRCT unknown git version
module xc_malu_mul(	// file.cleaned.mlir:2:3
  input  [31:0] rs1,	// file.cleaned.mlir:2:29
                rs2,	// file.cleaned.mlir:2:44
  input  [5:0]  count,	// file.cleaned.mlir:2:59
  input  [63:0] acc,	// file.cleaned.mlir:2:75
  input  [31:0] arg_0,	// file.cleaned.mlir:2:90
  input         carryless,	// file.cleaned.mlir:2:107
                pw_32,	// file.cleaned.mlir:2:127
                pw_16,	// file.cleaned.mlir:2:143
                pw_8,	// file.cleaned.mlir:2:159
                pw_4,	// file.cleaned.mlir:2:174
                pw_2,	// file.cleaned.mlir:2:189
                lhs_sign,	// file.cleaned.mlir:2:204
                rhs_sign,	// file.cleaned.mlir:2:223
  input  [32:0] padd_cout,	// file.cleaned.mlir:2:242
  input  [31:0] padd_result,	// file.cleaned.mlir:2:263
  output [31:0] padd_lhs,	// file.cleaned.mlir:2:287
                padd_rhs,	// file.cleaned.mlir:2:307
  output        padd_sub,	// file.cleaned.mlir:2:327
                padd_cin,	// file.cleaned.mlir:2:346
                padd_cen,	// file.cleaned.mlir:2:365
  output [63:0] n_acc,	// file.cleaned.mlir:2:384
  output [31:0] n_arg_0,	// file.cleaned.mlir:2:401
  output        ready	// file.cleaned.mlir:2:420
);

  wire        _GEN = rs2[31] & count == 6'h1F & rhs_sign & (|rs1);	// file.cleaned.mlir:3:15, :11:10, :12:10, :13:10, :14:10
  wire [32:0] _GEN_0 = arg_0[0] ? {lhs_sign & rs1[31], rs1} : 33'h0;	// file.cleaned.mlir:5:15, :10:10, :18:11, :19:11, :20:11, :21:11
  assign padd_lhs = acc[63:32];	// file.cleaned.mlir:17:10, :33:5
  assign padd_rhs = _GEN_0[31:0];	// file.cleaned.mlir:21:11, :22:11, :33:5
  assign padd_sub = _GEN;	// file.cleaned.mlir:14:10, :33:5
  assign padd_cin = 1'h0;	// file.cleaned.mlir:7:14, :33:5
  assign padd_cen = ~carryless;	// file.cleaned.mlir:23:11, :33:5
  assign n_acc =
    {~carryless & (lhs_sign & acc[63]) + _GEN_0[32] + _GEN + padd_cout[31],
     padd_result,
     acc[31:1]};	// file.cleaned.mlir:14:10, :15:10, :16:10, :21:11, :23:11, :24:11, :25:11, :26:11, :28:11, :29:11, :30:11, :33:5
  assign n_arg_0 = {1'h0, arg_0[31:1]};	// file.cleaned.mlir:7:14, :31:11, :32:11, :33:5
  assign ready = count == {pw_32, pw_16, pw_8, pw_4, pw_2, 1'h0};	// file.cleaned.mlir:7:14, :8:10, :9:10, :33:5
endmodule

